
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010569                       # Number of seconds simulated
sim_ticks                                 10568626893                       # Number of ticks simulated
final_tick                               537670689801                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 211741                       # Simulator instruction rate (inst/s)
host_op_rate                                   266359                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 275645                       # Simulator tick rate (ticks/s)
host_mem_usage                               67337180                       # Number of bytes of host memory used
host_seconds                                 38341.49                       # Real time elapsed on the host
sim_insts                                  8118471165                       # Number of instructions simulated
sim_ops                                   10212600293                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       179584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       103168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       124416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       302848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       104192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       177792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       181888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       271232                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1480320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       683008                       # Number of bytes written to this memory
system.physmem.bytes_written::total            683008                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1403                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          806                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          972                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2366                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          814                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1389                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1421                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2119                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11565                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5336                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5336                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       399673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16992179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       411785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9761722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       460230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11772201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       423896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28655378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       423896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9858613                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       387562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     16822621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       411785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17210183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       411785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     25663883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140067391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       399673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       411785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       460230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       423896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       423896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       387562                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       411785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       411785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3330612                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          64625992                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               64625992                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          64625992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       399673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16992179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       411785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9761722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       460230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11772201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       423896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28655378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       423896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9858613                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       387562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     16822621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       411785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17210183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       411785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     25663883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204693384                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25344430                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2073070                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1699892                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204858                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       855987                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          809141                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212256                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9082                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19797168                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11788915                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2073070                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021397                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2591730                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         582746                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        596869                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221415                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23360389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20768659     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          280074      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          323144      1.38%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178103      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208399      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          112815      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77067      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          201121      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1211007      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23360389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081796                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465148                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19636305                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       761073                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2571298                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19233                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        372474                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336361                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2149                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14390275                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11323                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        372474                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19666886                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         250118                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       424892                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2561184                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        84829                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14380626                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         22003                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39793                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19981957                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66967403                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66967403                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025516                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2956429                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3751                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2092                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           228709                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1375656                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       748545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19907                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165691                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14356827                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3760                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13554927                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18732                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1820085                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4223433                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          418                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23360389                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580253                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269606                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17648163     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2298355      9.84%     85.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1233925      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       854548      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       746820      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382724      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91416      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59822      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44616      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23360389                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3344     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13058     44.05%     55.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13242     44.67%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11343243     83.68%     83.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212167      1.57%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1255222      9.26%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       742637      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13554927                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534829                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29644                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002187                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50518617                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16180807                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13326143                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13584571                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34028                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       246916                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        18001                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        372474                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         201440                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14222                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14360607                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6367                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1375656                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       748545                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2091                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9899                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          137                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233574                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13352093                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1177562                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202832                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1919949                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1867430                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            742387                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526826                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13326421                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13326143                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7923390                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20757873                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525802                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381705                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268683                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2092093                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205886                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22987915                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533701                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.352618                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17976311     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2323344     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975242      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       583765      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405845      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261509      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136648      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109261      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       215990      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22987915                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268683                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859284                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128740                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755764                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       215990                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37132636                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29094047                       # The number of ROB writes
system.switch_cpus0.timesIdled                 305697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1984041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268683                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.534443                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.534443                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394564                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394564                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60232652                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18495214                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13429831                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                25344430                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2305399                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1919420                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211046                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       879210                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          840730                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          247476                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9841                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20039221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12644037                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2305399                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1088206                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2634361                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         589110                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        617899                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1246199                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       201729                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23667613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.656651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.033044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21033252     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          161215      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          203523      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          324024      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          135440      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          174233      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          202874      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93554      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1339498      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23667613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090963                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498888                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19920946                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       747853                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2621667                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1300                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        375845                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       350759                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          287                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      15455035                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1661                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        375845                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19941909                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          64061                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       626816                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2601983                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        56992                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      15358085                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          8080                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        39741                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     21447252                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     71410067                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     71410067                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17912819                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3534433                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3700                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1924                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           201467                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1440137                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       751882                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8405                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       166294                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14994550                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3715                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14373015                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        15429                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1840812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3764572                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23667613                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.607286                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.328375                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17582410     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2770951     11.71%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1136274      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       636750      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       861743      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       266748      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       261759      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       139824      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        11154      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23667613                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          99495     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13644     10.83%     89.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12872     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12107897     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196406      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1776      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1317631      9.17%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       749305      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14373015                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.567107                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             126011                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008767                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52555083                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16839173                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13997504                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14499026                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        10641                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       275772                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11909                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        375845                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          48849                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6289                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14998269                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11980                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1440137                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       751882                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1924                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5486                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           97                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124193                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119411                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       243604                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14122520                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1295969                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       250495                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2045147                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1997041                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            749178                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.557224                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13997612                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13997504                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8384335                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22521026                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552291                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372289                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10421501                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12841770                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2156562                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3585                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212629                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23291768                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.551344                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371979                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17857704     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2753711     11.82%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       999891      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       497963      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       455181      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       191767      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       189667      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        90245      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       255639      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23291768                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10421501                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12841770                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1904338                       # Number of memory references committed
system.switch_cpus1.commit.loads              1164365                       # Number of loads committed
system.switch_cpus1.commit.membars               1788                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1861418                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11561721                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       265180                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       255639                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38034383                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           30372523                       # The number of ROB writes
system.switch_cpus1.timesIdled                 306021                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1676817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10421501                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12841770                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10421501                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.431937                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.431937                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.411195                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.411195                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63539463                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19558486                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       14292090                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3582                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                25344288                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2100006                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1718200                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       207208                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       861752                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          824747                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          216950                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9469                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20215935                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11743191                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2100006                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1041697                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2450251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         567221                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        417356                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1238733                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       207256                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23440878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20990627     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          114697      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          181321      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          244827      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          252647      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          213240      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          119529      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          177495      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1146495      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23440878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082859                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463347                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20011982                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       623299                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2445782                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2739                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        357074                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       345492                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14407242                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1535                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        357074                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20067131                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         129727                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       368642                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2394083                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       124219                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14401154                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16772                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        54200                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     20095543                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     66992593                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     66992593                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17384422                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2711041                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3572                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1860                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           375270                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1348609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       729710                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8717                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       228338                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14382109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3585                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13648725                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1983                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1610893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3857483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          137                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23440878                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582262                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270446                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17623971     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2425005     10.35%     85.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1219248      5.20%     90.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       891233      3.80%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       704731      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       287252      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       182406      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        94351      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12681      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23440878                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2784     12.31%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8374     37.04%     49.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11449     50.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11478387     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       203613      1.49%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1709      0.01%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1237729      9.07%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       727287      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13648725                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538533                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              22607                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001656                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50762918                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15996649                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13439395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13671332                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        27893                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       218878                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11014                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        357074                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         101546                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12176                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14385720                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5820                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1348609                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       729710                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1863                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10340                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       119947                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       236910                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13456590                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1163767                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       192135                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1890987                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1912106                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            727220                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.530952                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13439547                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13439395                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7715452                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20791538                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530273                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371086                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10134575                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12471038                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1914613                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       209580                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23083804                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540251                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.382947                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17932299     77.68%     77.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2571032     11.14%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       955066      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       455681      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       405336      1.76%     96.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       221932      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       180176      0.78%     98.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        87485      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       274797      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23083804                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10134575                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12471038                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1848406                       # Number of memory references committed
system.switch_cpus2.commit.loads              1129719                       # Number of loads committed
system.switch_cpus2.commit.membars               1720                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1798534                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11236206                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256880                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       274797                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37194580                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29128466                       # The number of ROB writes
system.switch_cpus2.timesIdled                 308717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1903410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10134575                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12471038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10134575                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.500775                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.500775                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.399876                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.399876                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        60564104                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18720964                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13356027                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3444                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                25344430                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1983165                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1789021                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       106514                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       746605                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          705772                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          109167                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4610                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20997437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12481689                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1983165                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       814939                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2466333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         334479                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        440088                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1207680                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       106932                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     24129230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.607050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.936801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21662897     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           87786      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          180042      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           74274      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          408832      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          364114      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           70419      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          148382      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1132484      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     24129230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078249                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.492483                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20883875                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       555226                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2457260                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         7741                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        225123                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       174367                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14638137                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        225123                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20905833                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         380163                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       107850                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2444090                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        66164                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14629677                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         27249                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        24583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          201                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     17190262                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     68903211                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     68903211                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15207541                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         1982694                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1706                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          866                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           171570                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3448013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1742517                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        15701                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        85300                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14598294                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1713                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14025054                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7435                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1147641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      2757812                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     24129230                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581247                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.379112                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19153015     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1483410      6.15%     85.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1224903      5.08%     90.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       529538      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       671410      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       649918      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       369687      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        28920      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        18429      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     24129230                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35560     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        276999     86.40%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8027      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8803891     62.77%     62.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       122473      0.87%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          839      0.01%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3359558     23.95%     87.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1738293     12.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14025054                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.553378                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             320586                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022858                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     52507359                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15748013                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13903083                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14345640                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        25158                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       136920                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          367                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11289                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1244                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        225123                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         344292                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        17758                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14600019                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3448013                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1742517                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          867                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         12122                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          367                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        61070                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        63710                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       124780                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13924980                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3347841                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       100074                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             5085962                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1823663                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1738121                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549430                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13903630                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13903083                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7511312                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14806156                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.548566                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507310                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11285754                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13262369                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1338917                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1695                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       108595                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23904107                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.554815                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378713                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19097832     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1751889      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       822516      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       813881      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       221146      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       947396      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        70799      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        51737      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       126911      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23904107                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11285754                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13262369                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               5042317                       # Number of memory references committed
system.switch_cpus3.commit.loads              3311089                       # Number of loads committed
system.switch_cpus3.commit.membars                846                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1751046                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11793722                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       128433                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       126911                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            38378443                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29427741                       # The number of ROB writes
system.switch_cpus3.timesIdled                 462702                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1215200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11285754                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13262369                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11285754                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.245701                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.245701                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.445295                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.445295                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68829469                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16155952                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17418032                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1692                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                25344430                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2303071                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1917080                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       211268                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       877660                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          840230                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          247472                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9787                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20037610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12633774                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2303071                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1087702                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2632877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         589285                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        618872                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1246074                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       202060                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23665448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.656303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.032390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21032571     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          161255      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          202355      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          323991      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          136270      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          174493      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          203132      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           93608      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1337773      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23665448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090871                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498483                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19919910                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       748017                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2620451                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1268                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        375800                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       350786                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          290                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      15446651                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1671                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        375800                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19940287                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          64267                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       627612                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2601274                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        56201                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      15352209                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8005                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        39084                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     21434780                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     71388618                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     71388618                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17904602                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3530161                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3707                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1932                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           197812                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1441568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       751419                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8418                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       169342                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14986238                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         14365615                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        15464                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1839472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3767956                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          137                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23665448                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607029                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.327943                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17580097     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2774722     11.72%     86.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1134053      4.79%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       636251      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       862118      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       265864      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       261330      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       139842      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        11171      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23665448                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          99471     78.92%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13699     10.87%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12863     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     12100985     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       196179      1.37%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1775      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1317868      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       748808      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      14365615                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.566815                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             126033                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008773                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     52538174                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16829523                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13989421                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14491648                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10644                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       277762                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11805                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        375800                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          49065                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6228                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14989966                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        10979                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1441568                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       751419                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1931                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5405                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       124206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       118954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       243160                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     14115027                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1295881                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       250587                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2044560                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1995439                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            748679                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.556928                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13989510                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13989421                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8378986                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         22516171                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.551972                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372132                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10416705                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12835798                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2154220                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3585                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       212848                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23289648                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.551137                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.371638                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17856817     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2753930     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       999973      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       496596      2.13%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       455788      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       191291      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       189699      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        90099      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       255455      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23289648                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10416705                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12835798                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1903420                       # Number of memory references committed
system.switch_cpus4.commit.loads              1163806                       # Number of loads committed
system.switch_cpus4.commit.membars               1788                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1860536                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11556345                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       265049                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       255455                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            38024133                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           30355855                       # The number of ROB writes
system.switch_cpus4.timesIdled                 306387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1678982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10416705                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12835798                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10416705                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.433056                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.433056                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.411006                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.411006                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        63506707                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       19545307                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14280764                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3582                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25344430                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2073215                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1699957                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       204664                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       851896                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          808979                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          212284                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9101                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19800438                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11791983                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2073215                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1021263                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2592621                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         583462                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        587212                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1221415                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       203287                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23355801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.969570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20763180     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          280018      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          324739      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          178147      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          206668      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          113130      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           76920      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          200810      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1212189      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23355801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081802                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465269                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19637581                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       753473                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2571439                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19926                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        373376                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       336413                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         2154                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14394387                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        11349                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        373376                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19669092                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         247875                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       418122                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2561098                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        86232                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14384770                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         21661                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        40654                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     19987295                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66985254                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66985254                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17024928                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2962367                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3733                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2071                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           233858                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1376873                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       748705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        19695                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       165824                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14359956                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3739                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13555226                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        19107                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1823391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4236797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          398                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23355801                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580379                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269875                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17644587     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2296857      9.83%     85.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1234600      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       854453      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       746447      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       382102      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        92432      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        59664      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        44659      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23355801                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3368     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         13061     43.80%     55.10% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13388     44.90%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11343241     83.68%     83.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       212064      1.56%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1255733      9.26%     94.52% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       742530      5.48%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13555226                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.534840                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              29817                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002200                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50515177                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16187223                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13326658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13585043                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        33687                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       248170                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        18189                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        373376                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         198880                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        14128                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14363715                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6479                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1376873                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       748705                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2071                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         10023                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          140                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       117957                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       115470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       233427                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13352882                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1178451                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       202344                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1920713                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1867583                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            742262                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.526857                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13326967                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13326658                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7923368                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20754431                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.525822                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381768                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9999650                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12268258                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2095622                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       205686                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22982425                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533810                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.352672                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17970305     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2324054     10.11%     88.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       975148      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       584052      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       405781      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       261177      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       136499      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       109523      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       215886      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22982425                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9999650                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12268258                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1859219                       # Number of memory references committed
system.switch_cpus5.commit.loads              1128703                       # Number of loads committed
system.switch_cpus5.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1755715                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11060444                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       249602                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       215886                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37130354                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29101150                       # The number of ROB writes
system.switch_cpus5.timesIdled                 305626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1988629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9999650                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12268258                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9999650                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.534532                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.534532                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.394550                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.394550                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60237233                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18494597                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13433424                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3336                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25344430                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2066396                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1695356                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       205365                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       855372                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          808778                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          211971                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9082                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19802325                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11757062                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2066396                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1020749                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2588303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         581785                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        592893                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1221762                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       203973                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23356637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20768334     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          279067      1.19%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          326519      1.40%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          178373      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          207274      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          112818      0.48%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           77052      0.33%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          198965      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1208235      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23356637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081533                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463891                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19640181                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       758469                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2567751                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19265                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        370965                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       334140                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2151                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14354723                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        11347                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        370965                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19670923                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         230038                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       442604                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2557543                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        84558                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14345189                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         21383                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        40015                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19936047                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     66807855                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     66807855                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17008853                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2927194                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3814                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2152                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           230138                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1373706                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       745948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        18742                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       163839                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14321071                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3819                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13527232                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        17913                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1799060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4178123                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          481                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23356637                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579160                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268635                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17653426     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2297829      9.84%     85.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1231646      5.27%     90.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       851472      3.65%     94.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       744875      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       381333      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        91315      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        60288      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        44453      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23356637                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3329     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13059     43.94%     55.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13334     44.86%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11321821     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       211516      1.56%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1657      0.01%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1252378      9.26%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       739860      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13527232                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533736                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              29722                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002197                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     50458736                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16124082                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13301246                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13556954                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        33862                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       246045                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        16089                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          827                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        370965                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         182606                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13522                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14324915                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         6142                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1373706                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       745948                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2152                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       118834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       115137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       233971                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13326337                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1176066                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       200895                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1915678                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1863676                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            739612                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525809                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13301543                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13301246                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7911322                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20718641                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524819                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381846                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9990241                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12256772                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2068220                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3338                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       206430                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22985672                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533235                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.352169                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17978433     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2322490     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       973294      4.23%     92.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       583547      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       405238      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       260864      1.13%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       136633      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       109401      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       215772      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22985672                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9990241                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12256772                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1857520                       # Number of memory references committed
system.switch_cpus6.commit.loads              1127661                       # Number of loads committed
system.switch_cpus6.commit.membars               1666                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1754087                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11050099                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       249380                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       215772                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            37094827                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29020964                       # The number of ROB writes
system.switch_cpus6.timesIdled                 306331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1987793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9990241                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12256772                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9990241                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.536919                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.536919                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.394179                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.394179                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        60125324                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18462535                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13394837                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3334                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25344430                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2068598                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1691780                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       203912                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       849892                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          812650                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          212032                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9098                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20058549                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11740565                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2068598                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1024682                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2458646                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         593959                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        338559                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1235343                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       205361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23241382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.969702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20782736     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          133886      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          209683      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          334842      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          138137      0.59%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          154076      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          165598      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          107994      0.46%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1214430      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23241382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081619                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463240                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19876787                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       522130                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2450744                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         6370                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        385350                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       339009                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14334302                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1646                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        385350                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19908565                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         167604                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       265802                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2425853                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        88195                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14325001                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1797                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         24565                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        33492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         3521                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19886131                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     66631944                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     66631944                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16935986                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2950135                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3623                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1984                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           268545                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1365721                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       733861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21948                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       166622                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14303538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3632                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13519754                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17244                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1843635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4130095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          329                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23241382                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581710                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.274087                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17544499     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2284548      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1249774      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       853729      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       797850      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       228042      0.98%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       180073      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        60513      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        42354      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23241382                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3240     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         10293     39.64%     52.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12436     47.89%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11325319     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       214058      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1638      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1249485      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       729254      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13519754                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533441                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              25969                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001921                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50324103                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16150956                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13298298                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13545723                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        39614                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       247877                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        23064                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          876                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        385350                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         119251                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        12156                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14307191                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         6104                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1365721                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       733861                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1982                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8938                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       117927                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       117181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       235108                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13324389                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1174597                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       195365                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1903459                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1873948                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            728862                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525732                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13298530                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13298298                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7776087                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20316049                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524703                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382756                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9948401                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12194183                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2113032                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3303                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       207944                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22856032                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533521                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386736                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17903431     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2399044     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       934457      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       503596      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       375387      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       210190      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       130245      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       115987      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       283695      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22856032                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9948401                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12194183                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1828638                       # Number of memory references committed
system.switch_cpus7.commit.loads              1117841                       # Number of loads committed
system.switch_cpus7.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1750356                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10987946                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       247754                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       283695                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36879487                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28999837                       # The number of ROB writes
system.switch_cpus7.timesIdled                 325059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2103048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9948401                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12194183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9948401                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.547588                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.547588                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392528                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392528                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        60081977                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18435230                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13368182                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3300                       # number of misc regfile writes
system.l2.replacements                          11565                       # number of replacements
system.l2.tagsinuse                      32764.013204                       # Cycle average of tags in use
system.l2.total_refs                          2320381                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44331                       # Sample count of references to valid blocks.
system.l2.avg_refs                          52.342176                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           504.438418                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.243483                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    687.497129                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.469425                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    388.530488                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     30.670759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    456.228363                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     27.141948                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1167.510853                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     30.152417                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    388.378754                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     26.556028                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    675.047411                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.203225                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    692.349120                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     25.824053                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1059.352929                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3443.682237                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2149.527132                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2764.950719                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4640.017124                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2155.358930                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3495.213760                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3446.575502                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4422.092997                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015394                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000862                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.020981                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000899                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.011857                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000936                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.013923                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000828                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.035630                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000920                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.011852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000810                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.020601                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000891                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.021129                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000788                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.032329                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.105093                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.065598                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.084380                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.141602                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.065776                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.106665                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.105181                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.134952                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999878                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4252                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2947                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3130                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         5689                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2954                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4255                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4251                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         5171                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32660                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13714                       # number of Writeback hits
system.l2.Writeback_hits::total                 13714                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   119                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2962                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3148                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5698                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2971                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4266                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         5186                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32779                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4267                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2962                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3148                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5698                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2971                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4270                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4266                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         5186                       # number of overall hits
system.l2.overall_hits::total                   32779                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1400                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          806                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          973                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2366                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          814                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1387                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1419                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2119                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11559                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1403                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          806                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          973                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2366                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          814                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1389                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1421                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2119                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11566                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1403                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          806                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          973                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2366                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          814                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1389                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1421                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2119                       # number of overall misses
system.l2.overall_misses::total                 11566                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5014324                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    211312137                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5166453                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    122926172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5770945                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    147297204                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5377046                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    359209081                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5362091                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    123730650                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4937688                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    208677479                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5223348                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    213631398                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5183218                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    321481679                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1750300913                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       405684                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data       290257                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       291982                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        987923                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5014324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    211717821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5166453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    122926172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5770945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    147297204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5377046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    359209081                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5362091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    123730650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4937688                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    208967736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5223348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    213923380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5183218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    321481679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1751288836                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5014324                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    211717821                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5166453                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    122926172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5770945                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    147297204                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5377046                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    359209081                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5362091                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    123730650                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4937688                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    208967736                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5223348                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    213923380                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5183218                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    321481679                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1751288836                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5652                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3753                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4103                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         8055                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3768                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5670                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         7290                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               44219                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13714                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13714                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               126                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5670                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3768                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         8064                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3785                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5659                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5687                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         7305                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44345                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5670                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3768                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         8064                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3785                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5659                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5687                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         7305                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44345                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.247700                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.214762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.237144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.293731                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.216030                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.245835                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.250265                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.290672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.261403                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.055556                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.247443                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.213907                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.236108                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.293403                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.215059                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.245450                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.249868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.290075                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.260819                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.247443                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.213907                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.236108                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.293403                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.215059                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.245450                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.249868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.290075                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.260819                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151949.212121                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150937.240714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151954.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 152513.861042                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151866.973684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151384.587873                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153629.885714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151821.251479                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153202.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152003.255528                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154302.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150452.400144                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153627.882353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150550.668076                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152447.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151713.864559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151423.212475                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       135228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 145128.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       145991                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 141131.857143                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151949.212121                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150903.650036                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151954.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152513.861042                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151866.973684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151384.587873                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153629.885714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151821.251479                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153202.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152003.255528                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154302.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150444.734341                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153627.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150544.250528                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152447.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151713.864559                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151416.983918                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151949.212121                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150903.650036                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151954.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152513.861042                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151866.973684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151384.587873                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153629.885714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151821.251479                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153202.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152003.255528                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154302.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150444.734341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153627.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150544.250528                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152447.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151713.864559                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151416.983918                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5336                       # number of writebacks
system.l2.writebacks::total                      5336                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1400                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          806                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          973                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2366                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          814                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1387                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1419                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2119                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11559                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11566                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11566                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3091929                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    129769631                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3184236                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     75986639                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3557375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     90670552                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3337568                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    221399871                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3328102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     76327568                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3073004                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    127894473                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3242801                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    130973651                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3201201                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    198067692                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1077106293                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       231851                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data       173477                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       175222                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       580550                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3091929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    130001482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3184236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     75986639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3557375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     90670552                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3337568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    221399871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3328102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     76327568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3073004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    128067950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3242801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    131148873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3201201                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    198067692                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1077686843                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3091929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    130001482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3184236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     75986639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3557375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     90670552                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3337568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    221399871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3328102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     76327568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3073004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    128067950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3242801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    131148873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3201201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    198067692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1077686843                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247700                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.214762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.237144                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.293731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.216030                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.245835                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.250265                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.290672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.261403                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.247443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.213907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.236108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.293403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.215059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.245450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.249868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.290075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.260819                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.247443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.213907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.236108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.293403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.215059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.245450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.249868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.290075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.260819                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93694.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92692.593571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        93654                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94276.227047                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93615.131579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93186.589928                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95359.085714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93575.600592                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95088.628571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93768.511057                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 96031.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92209.425379                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95376.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92299.965469                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94152.970588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93472.247286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93183.345705                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 77283.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 86738.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data        87611                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82935.714286                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93694.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92659.645046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        93654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 94276.227047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93615.131579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93186.589928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95359.085714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93575.600592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95088.628571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93768.511057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 96031.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92201.547876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95376.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92293.365939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94152.970588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93472.247286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93177.143611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93694.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92659.645046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        93654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 94276.227047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93615.131579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93186.589928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95359.085714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93575.600592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95088.628571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93768.511057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 96031.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92201.547876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95376.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92293.365939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94152.970588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93472.247286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93177.143611                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               511.207070                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229465                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1940367.180233                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.207070                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.046806                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.819242                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221373                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221373                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221373                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221373                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221373                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221373                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.cpu0.icache.overall_misses::total           42                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6785137                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6785137                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6785137                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6785137                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6785137                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6785137                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221415                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221415                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221415                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221415                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221415                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221415                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161550.880952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161550.880952                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161550.880952                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161550.880952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161550.880952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161550.880952                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5564281                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5564281                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5564281                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5564281                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5564281                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5564281                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163655.323529                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163655.323529                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163655.323529                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163655.323529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163655.323529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163655.323529                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5670                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158374106                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5926                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26725.296321                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.270520                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.729480                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.879963                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.120037                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       860000                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         860000                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1707                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1707                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1586470                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1586470                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1586470                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1586470                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19438                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19438                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          484                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          484                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19922                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19922                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19922                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19922                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2241974614                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2241974614                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     55543344                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     55543344                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2297517958                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2297517958                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2297517958                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2297517958                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       879438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       879438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1606392                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1606392                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1606392                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1606392                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022103                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022103                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000666                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000666                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012402                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012402                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012402                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012402                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 115339.778475                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 115339.778475                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 114758.975207                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 114758.975207                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115325.668005                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115325.668005                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115325.668005                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115325.668005                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2298                       # number of writebacks
system.cpu0.dcache.writebacks::total             2298                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13786                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13786                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          466                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          466                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14252                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14252                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5652                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5652                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           18                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5670                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5670                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5670                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5670                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    507757495                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    507757495                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1446606                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1446606                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    509204101                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    509204101                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    509204101                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    509204101                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006427                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006427                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003530                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003530                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003530                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003530                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89836.782555                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89836.782555                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        80367                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        80367                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89806.719753                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89806.719753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89806.719753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89806.719753                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               486.439972                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1003035112                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2042841.368635                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    31.439972                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.050385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.779551                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1246154                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1246154                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1246154                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1246154                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1246154                       # number of overall hits
system.cpu1.icache.overall_hits::total        1246154                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7120553                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7120553                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7120553                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7120553                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7120553                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7120553                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1246199                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1246199                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1246199                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1246199                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1246199                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1246199                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158234.511111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158234.511111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158234.511111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158234.511111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158234.511111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158234.511111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5793943                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5793943                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5793943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5793943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5793943                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5793943                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160942.861111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160942.861111                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160942.861111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160942.861111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160942.861111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160942.861111                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3768                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148769641                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4024                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36970.586730                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.871957                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.128043                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.858875                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.141125                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       992710                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         992710                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       736290                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        736290                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1892                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1892                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1791                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1791                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1729000                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1729000                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1729000                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1729000                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9582                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9582                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           62                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           62                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9644                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9644                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9644                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9644                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    928436587                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    928436587                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5314123                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5314123                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    933750710                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    933750710                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    933750710                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    933750710                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1002292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1002292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       736352                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       736352                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1791                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1791                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1738644                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1738644                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1738644                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1738644                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009560                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009560                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000084                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000084                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005547                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005547                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005547                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005547                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 96893.820392                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96893.820392                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85711.661290                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85711.661290                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 96821.931771                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96821.931771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 96821.931771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96821.931771                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          935                       # number of writebacks
system.cpu1.dcache.writebacks::total              935                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5829                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5829                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           47                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5876                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5876                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5876                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5876                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3753                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3753                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3768                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3768                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    325520599                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    325520599                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1066991                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1066991                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    326587590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    326587590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    326587590                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    326587590                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002167                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002167                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002167                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002167                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86736.104183                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86736.104183                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71132.733333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71132.733333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86673.988854                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86673.988854                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86673.988854                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86673.988854                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               508.024029                       # Cycle average of tags in use
system.cpu2.icache.total_refs               999934519                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1941620.425243                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.024029                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.052923                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.814141                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1238684                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1238684                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1238684                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1238684                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1238684                       # number of overall hits
system.cpu2.icache.overall_hits::total        1238684                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7745801                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7745801                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7745801                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7745801                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7745801                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7745801                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1238733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1238733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1238733                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1238733                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1238733                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1238733                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158077.571429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158077.571429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158077.571429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158077.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158077.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158077.571429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6423440                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6423440                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6423440                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6423440                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6423440                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6423440                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       160586                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       160586                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       160586                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       160586                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       160586                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       160586                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4120                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152465784                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4376                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34841.358318                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.237886                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.762114                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872023                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127977                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       851325                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         851325                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       715277                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        715277                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1834                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1834                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1722                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1722                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1566602                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1566602                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1566602                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1566602                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        13182                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13182                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13287                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13287                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13287                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13287                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1439320212                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1439320212                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8627208                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8627208                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1447947420                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1447947420                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1447947420                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1447947420                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       864507                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       864507                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       715382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       715382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1722                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1722                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1579889                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1579889                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1579889                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1579889                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015248                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015248                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000147                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008410                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008410                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008410                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008410                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109188.303141                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109188.303141                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82163.885714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82163.885714                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108974.743734                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108974.743734                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108974.743734                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108974.743734                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          900                       # number of writebacks
system.cpu2.dcache.writebacks::total              900                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9079                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9079                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         9166                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9166                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         9166                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9166                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4103                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4103                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4121                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4121                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4121                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4121                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    363683207                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    363683207                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1170621                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1170621                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    364853828                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    364853828                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    364853828                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    364853828                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004746                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004746                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002608                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002608                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88638.363880                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88638.363880                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65034.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65034.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88535.265227                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88535.265227                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88535.265227                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88535.265227                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     3                       # number of replacements
system.cpu3.icache.tagsinuse               569.843151                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1030790412                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1780294.321244                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    28.158444                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.684707                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.045126                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868084                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.913210                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1207631                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1207631                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1207631                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1207631                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1207631                       # number of overall hits
system.cpu3.icache.overall_hits::total        1207631                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7684191                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7684191                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7684191                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7684191                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7684191                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7684191                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1207680                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1207680                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1207680                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1207680                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1207680                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1207680                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 156820.224490                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156820.224490                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 156820.224490                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156820.224490                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 156820.224490                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156820.224490                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5835376                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5835376                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5835376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5835376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5835376                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5835376                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162093.777778                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162093.777778                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162093.777778                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162093.777778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162093.777778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162093.777778                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  8064                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               406435471                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  8320                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              48850.417188                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.077844                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.922156                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.433898                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.566102                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3160053                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3160053                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1729481                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1729481                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          847                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          847                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          846                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          846                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      4889534                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4889534                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      4889534                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4889534                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        28135                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        28135                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           29                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        28164                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         28164                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        28164                       # number of overall misses
system.cpu3.dcache.overall_misses::total        28164                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2990341753                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2990341753                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2367318                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2367318                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2992709071                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2992709071                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2992709071                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2992709071                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3188188                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3188188                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1729510                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1729510                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      4917698                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4917698                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      4917698                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4917698                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008825                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008825                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005727                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106285.471939                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106285.471939                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81631.655172                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81631.655172                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106260.086316                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106260.086316                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106260.086316                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106260.086316                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2563                       # number of writebacks
system.cpu3.dcache.writebacks::total             2563                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        20080                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        20080                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        20100                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        20100                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        20100                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        20100                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         8055                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         8055                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         8064                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         8064                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         8064                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         8064                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    776323138                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    776323138                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       599517                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       599517                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    776922655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    776922655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    776922655                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    776922655                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001640                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001640                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 96377.794910                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 96377.794910                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        66613                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        66613                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 96344.575273                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96344.575273                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 96344.575273                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96344.575273                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               487.221185                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1003034987                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2038688.997967                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.221185                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.051637                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.780803                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1246029                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1246029                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1246029                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1246029                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1246029                       # number of overall hits
system.cpu4.icache.overall_hits::total        1246029                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7272160                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7272160                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7272160                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7272160                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7272160                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7272160                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1246074                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1246074                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1246074                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1246074                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1246074                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1246074                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 161603.555556                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 161603.555556                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 161603.555556                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 161603.555556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 161603.555556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 161603.555556                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6044086                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6044086                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6044086                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6044086                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6044086                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6044086                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 163353.675676                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 163353.675676                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 163353.675676                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 163353.675676                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 163353.675676                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 163353.675676                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3785                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148769268                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4041                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              36814.963623                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   219.863791                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    36.136209                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.858843                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.141157                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       992713                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         992713                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       735907                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        735907                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1899                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1899                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1791                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1791                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1728620                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1728620                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1728620                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1728620                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9618                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9618                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           87                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9705                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9705                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9705                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9705                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    931117983                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    931117983                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      7062060                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      7062060                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    938180043                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    938180043                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    938180043                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    938180043                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1002331                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1002331                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       735994                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       735994                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1791                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1791                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1738325                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1738325                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1738325                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1738325                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009596                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009596                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000118                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005583                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005583                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005583                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005583                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 96809.937929                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 96809.937929                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81173.103448                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81173.103448                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 96669.762287                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 96669.762287                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 96669.762287                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 96669.762287                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        12831                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets        12831                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          920                       # number of writebacks
system.cpu4.dcache.writebacks::total              920                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5850                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5850                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           70                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5920                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5920                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5920                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5920                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3768                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3768                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3785                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3785                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3785                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3785                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    326630095                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    326630095                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1222877                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1222877                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    327852972                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    327852972                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    327852972                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    327852972                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002177                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002177                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002177                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002177                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 86685.269374                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 86685.269374                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 71933.941176                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 71933.941176                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 86619.015059                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 86619.015059                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 86619.015059                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 86619.015059                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               509.727206                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001229467                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1944134.887379                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    27.727206                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.044435                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.816871                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1221375                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1221375                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1221375                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1221375                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1221375                       # number of overall hits
system.cpu5.icache.overall_hits::total        1221375                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6607130                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6607130                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6607130                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6607130                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6607130                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6607130                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1221415                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1221415                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1221415                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1221415                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1221415                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1221415                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 165178.250000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 165178.250000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 165178.250000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 165178.250000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 165178.250000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 165178.250000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5421036                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5421036                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5421036                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5421036                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5421036                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5421036                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 164273.818182                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 164273.818182                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 164273.818182                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 164273.818182                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 164273.818182                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 164273.818182                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5659                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               158375378                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5915                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              26775.211834                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   225.280553                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    30.719447                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.880002                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.119998                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       861288                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         861288                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       726471                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        726471                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1691                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1691                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1668                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1668                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1587759                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1587759                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1587759                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1587759                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        19404                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        19404                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          456                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        19860                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         19860                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        19860                       # number of overall misses
system.cpu5.dcache.overall_misses::total        19860                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2228106992                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2228106992                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     54576066                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     54576066                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2282683058                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2282683058                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2282683058                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2282683058                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       880692                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       880692                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       726927                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       726927                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1607619                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1607619                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1607619                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1607619                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.022033                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.022033                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000627                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000627                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012354                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012354                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012354                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012354                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 114827.200165                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 114827.200165                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 119684.355263                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 119684.355263                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 114938.723968                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 114938.723968                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 114938.723968                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 114938.723968                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2329                       # number of writebacks
system.cpu5.dcache.writebacks::total             2329                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13762                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13762                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          439                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          439                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        14201                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        14201                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        14201                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        14201                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5642                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5659                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5659                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5659                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5659                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    505444818                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    505444818                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1291197                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1291197                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    506736015                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    506736015                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    506736015                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    506736015                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006406                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006406                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003520                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003520                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003520                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003520                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 89586.107409                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 89586.107409                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 75952.764706                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 75952.764706                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 89545.151970                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 89545.151970                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 89545.151970                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 89545.151970                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               512.111847                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1001229811                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1936614.721470                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.111847                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.820692                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1221719                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1221719                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1221719                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1221719                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1221719                       # number of overall hits
system.cpu6.icache.overall_hits::total        1221719                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           43                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.cpu6.icache.overall_misses::total           43                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6852007                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6852007                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6852007                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6852007                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6852007                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6852007                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1221762                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1221762                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1221762                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1221762                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1221762                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1221762                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst       159349                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total       159349                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst       159349                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total       159349                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst       159349                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total       159349                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5732967                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5732967                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5732967                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5732967                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5732967                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5732967                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 163799.057143                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 163799.057143                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 163799.057143                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 163799.057143                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 163799.057143                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 163799.057143                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5687                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158372469                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5943                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              26648.572943                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   225.268302                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    30.731698                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.879954                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.120046                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       858984                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         858984                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       725816                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        725816                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1742                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1667                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1667                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1584800                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1584800                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1584800                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1584800                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        19342                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19342                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          456                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19798                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19798                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19798                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19798                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2228166481                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2228166481                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     53025097                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     53025097                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2281191578                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2281191578                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2281191578                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2281191578                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       878326                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       878326                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       726272                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       726272                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1667                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1667                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1604598                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1604598                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1604598                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1604598                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.022021                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022021                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000628                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000628                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012338                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012338                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012338                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012338                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 115198.349757                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 115198.349757                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 116283.107456                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 116283.107456                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 115223.334579                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 115223.334579                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 115223.334579                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 115223.334579                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2284                       # number of writebacks
system.cpu6.dcache.writebacks::total             2284                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13672                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13672                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          439                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          439                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        14111                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14111                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        14111                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14111                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5670                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5670                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5687                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5687                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5687                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5687                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    510127025                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    510127025                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1284398                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1284398                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    511411423                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    511411423                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    511411423                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    511411423                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003544                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003544                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003544                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003544                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89969.492945                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89969.492945                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 75552.823529                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 75552.823529                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89926.397573                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89926.397573                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89926.397573                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89926.397573                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               517.189571                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1005693344                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1915606.369524                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    27.189571                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.043573                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828829                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1235299                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1235299                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1235299                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1235299                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1235299                       # number of overall hits
system.cpu7.icache.overall_hits::total        1235299                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           44                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           44                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           44                       # number of overall misses
system.cpu7.icache.overall_misses::total           44                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6782154                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6782154                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6782154                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6782154                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6782154                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6782154                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1235343                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1235343                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1235343                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1235343                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1235343                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1235343                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 154139.863636                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 154139.863636                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 154139.863636                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 154139.863636                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 154139.863636                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 154139.863636                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5564121                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5564121                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5564121                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5564121                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5564121                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5564121                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 158974.885714                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 158974.885714                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 158974.885714                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 158974.885714                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 158974.885714                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 158974.885714                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7305                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               167226512                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7561                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              22116.983468                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.563018                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.436982                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.888918                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.111082                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       855490                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         855490                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       707375                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        707375                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1932                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1932                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1650                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1562865                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1562865                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1562865                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1562865                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18629                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18629                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           89                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18718                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18718                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18718                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18718                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2024181551                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2024181551                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7338291                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7338291                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2031519842                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2031519842                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2031519842                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2031519842                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       874119                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       874119                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       707464                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       707464                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1581583                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1581583                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1581583                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1581583                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021312                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021312                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011835                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011835                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011835                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011835                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 108657.552794                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 108657.552794                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82452.707865                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82452.707865                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 108532.954482                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 108532.954482                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 108532.954482                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 108532.954482                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1485                       # number of writebacks
system.cpu7.dcache.writebacks::total             1485                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        11339                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        11339                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           74                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        11413                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        11413                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        11413                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        11413                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7290                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7290                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7305                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7305                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7305                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7305                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    684907548                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    684907548                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       979846                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       979846                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    685887394                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    685887394                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    685887394                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    685887394                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008340                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008340                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004619                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004619                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004619                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004619                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93951.652675                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93951.652675                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65323.066667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65323.066667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 93892.867077                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 93892.867077                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93892.867077                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93892.867077                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
