$date
	Wed Mar 06 11:54:54 2024
$end
$version
	QuestaSim Version 2020.2
$end
$timescale
	1ns
$end

$scope module cont4bits_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # enable $end
$var wire 1 $ Q [3] $end
$var wire 1 % Q [2] $end
$var wire 1 & Q [1] $end
$var wire 1 ' Q [0] $end
$var wire 1 ( TC $end

$scope module cont4bits_inst $end
$var wire 1 ) clk $end
$var wire 1 * reset_n $end
$var wire 1 + enable $end
$var reg 4 , Q [3:0] $end
$var wire 1 ( TC $end
$var wire 1 - final_cuenta $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
bx ,
x'
x&
x%
x$
x(
x-
0+
1*
0)
$end
#5
1!
1)
#10
0"
0!
0*
0)
b0 ,
0-
0'
0&
0%
0$
0(
#15
1!
1)
#20
1"
0!
1*
0)
#25
1!
1)
#30
1#
0!
1+
0)
#35
1!
1)
b1 ,
1'
#40
0#
0!
0+
0)
#45
1!
1)
#50
1#
0!
1+
0)
#55
1!
1)
b10 ,
0'
1&
#60
0#
0!
0+
0)
1#
1+
#65
1!
1)
b11 ,
1'
#70
0!
0)
0#
0+
#75
1!
1)
#80
0!
0)
1#
1+
#85
1!
1)
b100 ,
0'
0&
1%
#90
0!
0)
0#
0+
#95
1!
1)
#100
0!
0)
1#
1+
#105
1!
1)
b101 ,
1'
#110
0!
0)
0#
0+
#115
1!
1)
#120
0!
0)
1#
1+
#125
1!
1)
b110 ,
0'
1&
#130
0!
0)
0#
0+
#135
1!
1)
#140
0!
0)
1#
1+
#145
1!
1)
b111 ,
1'
#150
0!
0)
0#
0+
#155
1!
1)
#160
0!
0)
1#
1+
#165
1!
1)
b1000 ,
0'
0&
0%
1$
#170
0!
0)
0#
0+
#175
1!
1)
#180
0!
0)
1#
1+
#185
1!
1)
b1001 ,
1'
#190
0!
0)
0#
0+
#195
1!
1)
#200
0!
0)
1#
1+
#205
1!
1)
b1010 ,
0'
1&
#210
0!
0)
0#
0+
#215
1!
1)
#220
0!
0)
1#
1+
#225
1!
1)
b1011 ,
1'
#230
0!
0)
0#
0+
#235
1!
1)
#240
0!
0)
1#
1+
#245
1!
1)
b1100 ,
0'
0&
1%
#250
0!
0)
0#
0+
#255
1!
1)
#260
0!
0)
1#
1+
#265
1!
1)
b1101 ,
1'
#270
0!
0)
0#
0+
#275
1!
1)
#280
0!
0)
1#
1+
#285
1!
1)
b1110 ,
0'
1&
#290
0!
0)
0#
0+
#295
1!
1)
#300
0!
0)
1#
1+
#305
1!
1)
b1111 ,
1-
1'
1(
#310
0!
0)
0#
0+
#315
1!
1)
#320
0!
0)
1#
1+
#325
1!
1)
b0 ,
0-
0'
0&
0%
0$
0(
#330
0!
0)
0#
0+
#335
1!
1)
#340
0!
0)
1#
1+
#345
1!
1)
b1 ,
1'
#350
0!
0)
0#
