[submodule "litex/data/cpu/vexriscv/verilog/ext/VexRiscv"]
	path = pythondata_cpu_cva6/verilog/src
	url = https://github.com/openhwgroup/cva6.git
