// Seed: 2120915422
module module_0 (
    input  wor   id_0,
    output uwire id_1
);
  assign id_1 = id_0 && id_0;
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    input supply1 id_7,
    output tri id_8,
    input wor id_9,
    input wire id_10,
    input wor id_11,
    output wand id_12,
    input supply1 id_13,
    input tri0 id_14
);
  assign id_12 = 1'd0;
  module_0(
      id_6, id_2
  );
  wire id_16;
endmodule
