
RTOS_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08009940  08009940  00019940  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009df4  08009df4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009df4  08009df4  00019df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009dfc  08009dfc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009dfc  08009dfc  00019dfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e00  08009e00  00019e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009e04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001adc  200001e0  08009fe4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001cbc  08009fe4  00021cbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c9ff  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038a2  00000000  00000000  0003cc0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001748  00000000  00000000  000404b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015f0  00000000  00000000  00041c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029cf5  00000000  00000000  000431f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001955d  00000000  00000000  0006cee5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe5f0  00000000  00000000  00086442  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00184a32  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000725c  00000000  00000000  00184a84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009924 	.word	0x08009924

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08009924 	.word	0x08009924

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000eb4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000eb8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000ebc:	f003 0301 	and.w	r3, r3, #1
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d013      	beq.n	8000eec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000ec4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ec8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000ecc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d00b      	beq.n	8000eec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000ed4:	e000      	b.n	8000ed8 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000ed6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000ed8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d0f9      	beq.n	8000ed6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000ee2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	b2d2      	uxtb	r2, r2
 8000eea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000eec:	687b      	ldr	r3, [r7, #4]
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <_write>:
	}
	xTaskResumeAll();
}
/*-----------------------------------------------------------*/
int _write(int file, char *ptr, int len)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b086      	sub	sp, #24
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	60f8      	str	r0, [r7, #12]
 8000f02:	60b9      	str	r1, [r7, #8]
 8000f04:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 8000f06:	2300      	movs	r3, #0
 8000f08:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	617b      	str	r3, [r7, #20]
 8000f0e:	e009      	b.n	8000f24 <_write+0x2a>
    ITM_SendChar((*ptr++));
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	1c5a      	adds	r2, r3, #1
 8000f14:	60ba      	str	r2, [r7, #8]
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff ffc7 	bl	8000eac <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	3301      	adds	r3, #1
 8000f22:	617b      	str	r3, [r7, #20]
 8000f24:	697a      	ldr	r2, [r7, #20]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	dbf1      	blt.n	8000f10 <_write+0x16>
  return len;
 8000f2c:	687b      	ldr	r3, [r7, #4]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3718      	adds	r7, #24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
	...

08000f38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f3c:	f000 fb7a 	bl	8001634 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f40:	f000 f826 	bl	8000f90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f44:	f000 f8a6 	bl	8001094 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f48:	f000 f874 	bl	8001034 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f4c:	f003 f974 	bl	8004238 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task1 */
  Task1Handle = osThreadNew(StartTask1, NULL, &Task1_attributes);
 8000f50:	4a09      	ldr	r2, [pc, #36]	; (8000f78 <main+0x40>)
 8000f52:	2100      	movs	r1, #0
 8000f54:	4809      	ldr	r0, [pc, #36]	; (8000f7c <main+0x44>)
 8000f56:	f003 f9b9 	bl	80042cc <osThreadNew>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4a08      	ldr	r2, [pc, #32]	; (8000f80 <main+0x48>)
 8000f5e:	6013      	str	r3, [r2, #0]

  /* creation of Task2 */
  Task2Handle = osThreadNew(StartTask2, NULL, &Task2_attributes);
 8000f60:	4a08      	ldr	r2, [pc, #32]	; (8000f84 <main+0x4c>)
 8000f62:	2100      	movs	r1, #0
 8000f64:	4808      	ldr	r0, [pc, #32]	; (8000f88 <main+0x50>)
 8000f66:	f003 f9b1 	bl	80042cc <osThreadNew>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	4a07      	ldr	r2, [pc, #28]	; (8000f8c <main+0x54>)
 8000f6e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f70:	f003 f986 	bl	8004280 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f74:	e7fe      	b.n	8000f74 <main+0x3c>
 8000f76:	bf00      	nop
 8000f78:	08009988 	.word	0x08009988
 8000f7c:	08001161 	.word	0x08001161
 8000f80:	20000280 	.word	0x20000280
 8000f84:	080099ac 	.word	0x080099ac
 8000f88:	080011a5 	.word	0x080011a5
 8000f8c:	20000284 	.word	0x20000284

08000f90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b096      	sub	sp, #88	; 0x58
 8000f94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f96:	f107 0314 	add.w	r3, r7, #20
 8000f9a:	2244      	movs	r2, #68	; 0x44
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f006 f825 	bl	8006fee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa4:	463b      	mov	r3, r7
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	605a      	str	r2, [r3, #4]
 8000fac:	609a      	str	r2, [r3, #8]
 8000fae:	60da      	str	r2, [r3, #12]
 8000fb0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fb2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000fb6:	f000 fe2f 	bl	8001c18 <HAL_PWREx_ControlVoltageScaling>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000fc0:	f000 f92e 	bl	8001220 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fcc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fce:	2310      	movs	r3, #16
 8000fd0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000fde:	230a      	movs	r3, #10
 8000fe0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000fe2:	2307      	movs	r3, #7
 8000fe4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fea:	2302      	movs	r3, #2
 8000fec:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 fe66 	bl	8001cc4 <HAL_RCC_OscConfig>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000ffe:	f000 f90f 	bl	8001220 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001002:	230f      	movs	r3, #15
 8001004:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001006:	2303      	movs	r3, #3
 8001008:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800100a:	2300      	movs	r3, #0
 800100c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001012:	2300      	movs	r3, #0
 8001014:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001016:	463b      	mov	r3, r7
 8001018:	2104      	movs	r1, #4
 800101a:	4618      	mov	r0, r3
 800101c:	f001 fa2e 	bl	800247c <HAL_RCC_ClockConfig>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001026:	f000 f8fb 	bl	8001220 <Error_Handler>
  }
}
 800102a:	bf00      	nop
 800102c:	3758      	adds	r7, #88	; 0x58
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
	...

08001034 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001038:	4b14      	ldr	r3, [pc, #80]	; (800108c <MX_USART2_UART_Init+0x58>)
 800103a:	4a15      	ldr	r2, [pc, #84]	; (8001090 <MX_USART2_UART_Init+0x5c>)
 800103c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800103e:	4b13      	ldr	r3, [pc, #76]	; (800108c <MX_USART2_UART_Init+0x58>)
 8001040:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001044:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001046:	4b11      	ldr	r3, [pc, #68]	; (800108c <MX_USART2_UART_Init+0x58>)
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800104c:	4b0f      	ldr	r3, [pc, #60]	; (800108c <MX_USART2_UART_Init+0x58>)
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001052:	4b0e      	ldr	r3, [pc, #56]	; (800108c <MX_USART2_UART_Init+0x58>)
 8001054:	2200      	movs	r2, #0
 8001056:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001058:	4b0c      	ldr	r3, [pc, #48]	; (800108c <MX_USART2_UART_Init+0x58>)
 800105a:	220c      	movs	r2, #12
 800105c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800105e:	4b0b      	ldr	r3, [pc, #44]	; (800108c <MX_USART2_UART_Init+0x58>)
 8001060:	2200      	movs	r2, #0
 8001062:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001064:	4b09      	ldr	r3, [pc, #36]	; (800108c <MX_USART2_UART_Init+0x58>)
 8001066:	2200      	movs	r2, #0
 8001068:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800106a:	4b08      	ldr	r3, [pc, #32]	; (800108c <MX_USART2_UART_Init+0x58>)
 800106c:	2200      	movs	r2, #0
 800106e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <MX_USART2_UART_Init+0x58>)
 8001072:	2200      	movs	r2, #0
 8001074:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001076:	4805      	ldr	r0, [pc, #20]	; (800108c <MX_USART2_UART_Init+0x58>)
 8001078:	f002 fbe4 	bl	8003844 <HAL_UART_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001082:	f000 f8cd 	bl	8001220 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	200001fc 	.word	0x200001fc
 8001090:	40004400 	.word	0x40004400

08001094 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08a      	sub	sp, #40	; 0x28
 8001098:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]
 80010a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010aa:	4b2b      	ldr	r3, [pc, #172]	; (8001158 <MX_GPIO_Init+0xc4>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ae:	4a2a      	ldr	r2, [pc, #168]	; (8001158 <MX_GPIO_Init+0xc4>)
 80010b0:	f043 0304 	orr.w	r3, r3, #4
 80010b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010b6:	4b28      	ldr	r3, [pc, #160]	; (8001158 <MX_GPIO_Init+0xc4>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ba:	f003 0304 	and.w	r3, r3, #4
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010c2:	4b25      	ldr	r3, [pc, #148]	; (8001158 <MX_GPIO_Init+0xc4>)
 80010c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c6:	4a24      	ldr	r2, [pc, #144]	; (8001158 <MX_GPIO_Init+0xc4>)
 80010c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ce:	4b22      	ldr	r3, [pc, #136]	; (8001158 <MX_GPIO_Init+0xc4>)
 80010d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010da:	4b1f      	ldr	r3, [pc, #124]	; (8001158 <MX_GPIO_Init+0xc4>)
 80010dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010de:	4a1e      	ldr	r2, [pc, #120]	; (8001158 <MX_GPIO_Init+0xc4>)
 80010e0:	f043 0301 	orr.w	r3, r3, #1
 80010e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010e6:	4b1c      	ldr	r3, [pc, #112]	; (8001158 <MX_GPIO_Init+0xc4>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	60bb      	str	r3, [r7, #8]
 80010f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f2:	4b19      	ldr	r3, [pc, #100]	; (8001158 <MX_GPIO_Init+0xc4>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f6:	4a18      	ldr	r2, [pc, #96]	; (8001158 <MX_GPIO_Init+0xc4>)
 80010f8:	f043 0302 	orr.w	r3, r3, #2
 80010fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010fe:	4b16      	ldr	r3, [pc, #88]	; (8001158 <MX_GPIO_Init+0xc4>)
 8001100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001102:	f003 0302 	and.w	r3, r3, #2
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800110a:	2200      	movs	r2, #0
 800110c:	2120      	movs	r1, #32
 800110e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001112:	f000 fd5b 	bl	8001bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001116:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800111a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800111c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001120:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001126:	f107 0314 	add.w	r3, r7, #20
 800112a:	4619      	mov	r1, r3
 800112c:	480b      	ldr	r0, [pc, #44]	; (800115c <MX_GPIO_Init+0xc8>)
 800112e:	f000 fba3 	bl	8001878 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001132:	2320      	movs	r3, #32
 8001134:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001136:	2301      	movs	r3, #1
 8001138:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113a:	2300      	movs	r3, #0
 800113c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113e:	2300      	movs	r3, #0
 8001140:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001142:	f107 0314 	add.w	r3, r7, #20
 8001146:	4619      	mov	r1, r3
 8001148:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800114c:	f000 fb94 	bl	8001878 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001150:	bf00      	nop
 8001152:	3728      	adds	r7, #40	; 0x28
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40021000 	.word	0x40021000
 800115c:	48000800 	.word	0x48000800

08001160 <StartTask1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask1 */
void StartTask1(void *argument)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  for(;;)
  {
	//vPrintStringAndNumber(*pcTextForTask1, count);
	//send_msg("1");
	//vPrintString(pcTaskName);
	printf("%s%d\n", "Task 1 run ", (int)count);
 8001168:	4b0b      	ldr	r3, [pc, #44]	; (8001198 <StartTask1+0x38>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	461a      	mov	r2, r3
 800116e:	490b      	ldr	r1, [pc, #44]	; (800119c <StartTask1+0x3c>)
 8001170:	480b      	ldr	r0, [pc, #44]	; (80011a0 <StartTask1+0x40>)
 8001172:	f006 fc43 	bl	80079fc <iprintf>
	//HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
    //HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
    (count == 10000) ? count = 0: count ++;
 8001176:	4b08      	ldr	r3, [pc, #32]	; (8001198 <StartTask1+0x38>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f242 7210 	movw	r2, #10000	; 0x2710
 800117e:	4293      	cmp	r3, r2
 8001180:	d103      	bne.n	800118a <StartTask1+0x2a>
 8001182:	4b05      	ldr	r3, [pc, #20]	; (8001198 <StartTask1+0x38>)
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	e7ee      	b.n	8001168 <StartTask1+0x8>
 800118a:	4b03      	ldr	r3, [pc, #12]	; (8001198 <StartTask1+0x38>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	3301      	adds	r3, #1
 8001190:	4a01      	ldr	r2, [pc, #4]	; (8001198 <StartTask1+0x38>)
 8001192:	6013      	str	r3, [r2, #0]
	printf("%s%d\n", "Task 1 run ", (int)count);
 8001194:	e7e8      	b.n	8001168 <StartTask1+0x8>
 8001196:	bf00      	nop
 8001198:	20000288 	.word	0x20000288
 800119c:	08009950 	.word	0x08009950
 80011a0:	0800995c 	.word	0x0800995c

080011a4 <StartTask2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask2 */
void StartTask2(void *argument)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  //char *pcTaskName;
  //const char *pcTaskName = "Task 2 is running";
  //pcTaskName = *pcTextForTask2;
  portTickType xLastWakeTime;
  xLastWakeTime = xTaskGetTickCount();
 80011ac:	f004 fa46 	bl	800563c <xTaskGetTickCount>
 80011b0:	4603      	mov	r3, r0
 80011b2:	60fb      	str	r3, [r7, #12]
  for(;;)
  {
	//vPrintStringAndNumber(*pcTextForTask2, count1);
	//vPrintString(pcTaskName);
	printf("%s%d\n", "Task 2 run ", (int)count1);
 80011b4:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <StartTask2+0x4c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	461a      	mov	r2, r3
 80011ba:	490e      	ldr	r1, [pc, #56]	; (80011f4 <StartTask2+0x50>)
 80011bc:	480e      	ldr	r0, [pc, #56]	; (80011f8 <StartTask2+0x54>)
 80011be:	f006 fc1d 	bl	80079fc <iprintf>
	//send_msg("2");
	(count1 == 10000) ? count1 = 0: count1 ++;
 80011c2:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <StartTask2+0x4c>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f242 7210 	movw	r2, #10000	; 0x2710
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d103      	bne.n	80011d6 <StartTask2+0x32>
 80011ce:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <StartTask2+0x4c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	e004      	b.n	80011e0 <StartTask2+0x3c>
 80011d6:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <StartTask2+0x4c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	3301      	adds	r3, #1
 80011dc:	4a04      	ldr	r2, [pc, #16]	; (80011f0 <StartTask2+0x4c>)
 80011de:	6013      	str	r3, [r2, #0]
	//vTaskDelay( 250 / portTICK_RATE_MS );
	vTaskDelayUntil( &xLastWakeTime, ( 5 / portTICK_RATE_MS ) );
 80011e0:	f107 030c 	add.w	r3, r7, #12
 80011e4:	2105      	movs	r1, #5
 80011e6:	4618      	mov	r0, r3
 80011e8:	f004 f88e 	bl	8005308 <vTaskDelayUntil>
	printf("%s%d\n", "Task 2 run ", (int)count1);
 80011ec:	e7e2      	b.n	80011b4 <StartTask2+0x10>
 80011ee:	bf00      	nop
 80011f0:	2000028c 	.word	0x2000028c
 80011f4:	08009964 	.word	0x08009964
 80011f8:	0800995c 	.word	0x0800995c

080011fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a04      	ldr	r2, [pc, #16]	; (800121c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d101      	bne.n	8001212 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800120e:	f000 fa31 	bl	8001674 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001212:	bf00      	nop
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40001000 	.word	0x40001000

08001220 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001224:	b672      	cpsid	i
}
 8001226:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001228:	e7fe      	b.n	8001228 <Error_Handler+0x8>
	...

0800122c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001232:	4b11      	ldr	r3, [pc, #68]	; (8001278 <HAL_MspInit+0x4c>)
 8001234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001236:	4a10      	ldr	r2, [pc, #64]	; (8001278 <HAL_MspInit+0x4c>)
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	6613      	str	r3, [r2, #96]	; 0x60
 800123e:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <HAL_MspInit+0x4c>)
 8001240:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	607b      	str	r3, [r7, #4]
 8001248:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800124a:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <HAL_MspInit+0x4c>)
 800124c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800124e:	4a0a      	ldr	r2, [pc, #40]	; (8001278 <HAL_MspInit+0x4c>)
 8001250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001254:	6593      	str	r3, [r2, #88]	; 0x58
 8001256:	4b08      	ldr	r3, [pc, #32]	; (8001278 <HAL_MspInit+0x4c>)
 8001258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800125a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125e:	603b      	str	r3, [r7, #0]
 8001260:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001262:	2200      	movs	r2, #0
 8001264:	210f      	movs	r1, #15
 8001266:	f06f 0001 	mvn.w	r0, #1
 800126a:	f000 fadb 	bl	8001824 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40021000 	.word	0x40021000

0800127c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b0ac      	sub	sp, #176	; 0xb0
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	2288      	movs	r2, #136	; 0x88
 800129a:	2100      	movs	r1, #0
 800129c:	4618      	mov	r0, r3
 800129e:	f005 fea6 	bl	8006fee <memset>
  if(huart->Instance==USART2)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a21      	ldr	r2, [pc, #132]	; (800132c <HAL_UART_MspInit+0xb0>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d13b      	bne.n	8001324 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012ac:	2302      	movs	r3, #2
 80012ae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80012b0:	2300      	movs	r3, #0
 80012b2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	4618      	mov	r0, r3
 80012ba:	f001 fb35 	bl	8002928 <HAL_RCCEx_PeriphCLKConfig>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012c4:	f7ff ffac 	bl	8001220 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012c8:	4b19      	ldr	r3, [pc, #100]	; (8001330 <HAL_UART_MspInit+0xb4>)
 80012ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012cc:	4a18      	ldr	r2, [pc, #96]	; (8001330 <HAL_UART_MspInit+0xb4>)
 80012ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012d2:	6593      	str	r3, [r2, #88]	; 0x58
 80012d4:	4b16      	ldr	r3, [pc, #88]	; (8001330 <HAL_UART_MspInit+0xb4>)
 80012d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012dc:	613b      	str	r3, [r7, #16]
 80012de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e0:	4b13      	ldr	r3, [pc, #76]	; (8001330 <HAL_UART_MspInit+0xb4>)
 80012e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e4:	4a12      	ldr	r2, [pc, #72]	; (8001330 <HAL_UART_MspInit+0xb4>)
 80012e6:	f043 0301 	orr.w	r3, r3, #1
 80012ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ec:	4b10      	ldr	r3, [pc, #64]	; (8001330 <HAL_UART_MspInit+0xb4>)
 80012ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f0:	f003 0301 	and.w	r3, r3, #1
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012f8:	230c      	movs	r3, #12
 80012fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	2302      	movs	r3, #2
 8001300:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130a:	2303      	movs	r3, #3
 800130c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001310:	2307      	movs	r3, #7
 8001312:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001316:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800131a:	4619      	mov	r1, r3
 800131c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001320:	f000 faaa 	bl	8001878 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001324:	bf00      	nop
 8001326:	37b0      	adds	r7, #176	; 0xb0
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40004400 	.word	0x40004400
 8001330:	40021000 	.word	0x40021000

08001334 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08e      	sub	sp, #56	; 0x38
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800133c:	2300      	movs	r3, #0
 800133e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001342:	4b34      	ldr	r3, [pc, #208]	; (8001414 <HAL_InitTick+0xe0>)
 8001344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001346:	4a33      	ldr	r2, [pc, #204]	; (8001414 <HAL_InitTick+0xe0>)
 8001348:	f043 0310 	orr.w	r3, r3, #16
 800134c:	6593      	str	r3, [r2, #88]	; 0x58
 800134e:	4b31      	ldr	r3, [pc, #196]	; (8001414 <HAL_InitTick+0xe0>)
 8001350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001352:	f003 0310 	and.w	r3, r3, #16
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800135a:	f107 0210 	add.w	r2, r7, #16
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	4611      	mov	r1, r2
 8001364:	4618      	mov	r0, r3
 8001366:	f001 fa4d 	bl	8002804 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800136a:	6a3b      	ldr	r3, [r7, #32]
 800136c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800136e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001370:	2b00      	cmp	r3, #0
 8001372:	d103      	bne.n	800137c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001374:	f001 fa1a 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8001378:	6378      	str	r0, [r7, #52]	; 0x34
 800137a:	e004      	b.n	8001386 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800137c:	f001 fa16 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8001380:	4603      	mov	r3, r0
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001388:	4a23      	ldr	r2, [pc, #140]	; (8001418 <HAL_InitTick+0xe4>)
 800138a:	fba2 2303 	umull	r2, r3, r2, r3
 800138e:	0c9b      	lsrs	r3, r3, #18
 8001390:	3b01      	subs	r3, #1
 8001392:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001394:	4b21      	ldr	r3, [pc, #132]	; (800141c <HAL_InitTick+0xe8>)
 8001396:	4a22      	ldr	r2, [pc, #136]	; (8001420 <HAL_InitTick+0xec>)
 8001398:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800139a:	4b20      	ldr	r3, [pc, #128]	; (800141c <HAL_InitTick+0xe8>)
 800139c:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013a0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80013a2:	4a1e      	ldr	r2, [pc, #120]	; (800141c <HAL_InitTick+0xe8>)
 80013a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013a6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80013a8:	4b1c      	ldr	r3, [pc, #112]	; (800141c <HAL_InitTick+0xe8>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ae:	4b1b      	ldr	r3, [pc, #108]	; (800141c <HAL_InitTick+0xe8>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013b4:	4b19      	ldr	r3, [pc, #100]	; (800141c <HAL_InitTick+0xe8>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80013ba:	4818      	ldr	r0, [pc, #96]	; (800141c <HAL_InitTick+0xe8>)
 80013bc:	f001 ff70 	bl	80032a0 <HAL_TIM_Base_Init>
 80013c0:	4603      	mov	r3, r0
 80013c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80013c6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d11b      	bne.n	8001406 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80013ce:	4813      	ldr	r0, [pc, #76]	; (800141c <HAL_InitTick+0xe8>)
 80013d0:	f001 ffc8 	bl	8003364 <HAL_TIM_Base_Start_IT>
 80013d4:	4603      	mov	r3, r0
 80013d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80013da:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d111      	bne.n	8001406 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80013e2:	2036      	movs	r0, #54	; 0x36
 80013e4:	f000 fa3a 	bl	800185c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2b0f      	cmp	r3, #15
 80013ec:	d808      	bhi.n	8001400 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80013ee:	2200      	movs	r2, #0
 80013f0:	6879      	ldr	r1, [r7, #4]
 80013f2:	2036      	movs	r0, #54	; 0x36
 80013f4:	f000 fa16 	bl	8001824 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013f8:	4a0a      	ldr	r2, [pc, #40]	; (8001424 <HAL_InitTick+0xf0>)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6013      	str	r3, [r2, #0]
 80013fe:	e002      	b.n	8001406 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001406:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800140a:	4618      	mov	r0, r3
 800140c:	3738      	adds	r7, #56	; 0x38
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40021000 	.word	0x40021000
 8001418:	431bde83 	.word	0x431bde83
 800141c:	20000290 	.word	0x20000290
 8001420:	40001000 	.word	0x40001000
 8001424:	20000004 	.word	0x20000004

08001428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800142c:	e7fe      	b.n	800142c <NMI_Handler+0x4>

0800142e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800142e:	b480      	push	{r7}
 8001430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001432:	e7fe      	b.n	8001432 <HardFault_Handler+0x4>

08001434 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001438:	e7fe      	b.n	8001438 <MemManage_Handler+0x4>

0800143a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800143e:	e7fe      	b.n	800143e <BusFault_Handler+0x4>

08001440 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001444:	e7fe      	b.n	8001444 <UsageFault_Handler+0x4>

08001446 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001446:	b480      	push	{r7}
 8001448:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800144a:	bf00      	nop
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001458:	4802      	ldr	r0, [pc, #8]	; (8001464 <TIM6_DAC_IRQHandler+0x10>)
 800145a:	f001 fff3 	bl	8003444 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000290 	.word	0x20000290

08001468 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  return 1;
 800146c:	2301      	movs	r3, #1
}
 800146e:	4618      	mov	r0, r3
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <_kill>:

int _kill(int pid, int sig)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001482:	f005 fc83 	bl	8006d8c <__errno>
 8001486:	4603      	mov	r3, r0
 8001488:	2216      	movs	r2, #22
 800148a:	601a      	str	r2, [r3, #0]
  return -1;
 800148c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001490:	4618      	mov	r0, r3
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <_exit>:

void _exit (int status)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f7ff ffe7 	bl	8001478 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014aa:	e7fe      	b.n	80014aa <_exit+0x12>

080014ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b086      	sub	sp, #24
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014b8:	2300      	movs	r3, #0
 80014ba:	617b      	str	r3, [r7, #20]
 80014bc:	e00a      	b.n	80014d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014be:	f3af 8000 	nop.w
 80014c2:	4601      	mov	r1, r0
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	1c5a      	adds	r2, r3, #1
 80014c8:	60ba      	str	r2, [r7, #8]
 80014ca:	b2ca      	uxtb	r2, r1
 80014cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	3301      	adds	r3, #1
 80014d2:	617b      	str	r3, [r7, #20]
 80014d4:	697a      	ldr	r2, [r7, #20]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	429a      	cmp	r2, r3
 80014da:	dbf0      	blt.n	80014be <_read+0x12>
  }

  return len;
 80014dc:	687b      	ldr	r3, [r7, #4]
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3718      	adds	r7, #24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}

080014e6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80014e6:	b480      	push	{r7}
 80014e8:	b083      	sub	sp, #12
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014fe:	b480      	push	{r7}
 8001500:	b083      	sub	sp, #12
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
 8001506:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800150e:	605a      	str	r2, [r3, #4]
  return 0;
 8001510:	2300      	movs	r3, #0
}
 8001512:	4618      	mov	r0, r3
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr

0800151e <_isatty>:

int _isatty(int file)
{
 800151e:	b480      	push	{r7}
 8001520:	b083      	sub	sp, #12
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001526:	2301      	movs	r3, #1
}
 8001528:	4618      	mov	r0, r3
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	60b9      	str	r1, [r7, #8]
 800153e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001540:	2300      	movs	r3, #0
}
 8001542:	4618      	mov	r0, r3
 8001544:	3714      	adds	r7, #20
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
	...

08001550 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001558:	4a14      	ldr	r2, [pc, #80]	; (80015ac <_sbrk+0x5c>)
 800155a:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <_sbrk+0x60>)
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001564:	4b13      	ldr	r3, [pc, #76]	; (80015b4 <_sbrk+0x64>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d102      	bne.n	8001572 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800156c:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <_sbrk+0x64>)
 800156e:	4a12      	ldr	r2, [pc, #72]	; (80015b8 <_sbrk+0x68>)
 8001570:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001572:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <_sbrk+0x64>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4413      	add	r3, r2
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	429a      	cmp	r2, r3
 800157e:	d207      	bcs.n	8001590 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001580:	f005 fc04 	bl	8006d8c <__errno>
 8001584:	4603      	mov	r3, r0
 8001586:	220c      	movs	r2, #12
 8001588:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800158a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800158e:	e009      	b.n	80015a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001590:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <_sbrk+0x64>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001596:	4b07      	ldr	r3, [pc, #28]	; (80015b4 <_sbrk+0x64>)
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4413      	add	r3, r2
 800159e:	4a05      	ldr	r2, [pc, #20]	; (80015b4 <_sbrk+0x64>)
 80015a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015a2:	68fb      	ldr	r3, [r7, #12]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3718      	adds	r7, #24
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20018000 	.word	0x20018000
 80015b0:	00000400 	.word	0x00000400
 80015b4:	200002dc 	.word	0x200002dc
 80015b8:	20001cc0 	.word	0x20001cc0

080015bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015c0:	4b06      	ldr	r3, [pc, #24]	; (80015dc <SystemInit+0x20>)
 80015c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015c6:	4a05      	ldr	r2, [pc, #20]	; (80015dc <SystemInit+0x20>)
 80015c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80015d0:	bf00      	nop
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	e000ed00 	.word	0xe000ed00

080015e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001618 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015e4:	f7ff ffea 	bl	80015bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015e8:	480c      	ldr	r0, [pc, #48]	; (800161c <LoopForever+0x6>)
  ldr r1, =_edata
 80015ea:	490d      	ldr	r1, [pc, #52]	; (8001620 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015ec:	4a0d      	ldr	r2, [pc, #52]	; (8001624 <LoopForever+0xe>)
  movs r3, #0
 80015ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015f0:	e002      	b.n	80015f8 <LoopCopyDataInit>

080015f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015f6:	3304      	adds	r3, #4

080015f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015fc:	d3f9      	bcc.n	80015f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015fe:	4a0a      	ldr	r2, [pc, #40]	; (8001628 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001600:	4c0a      	ldr	r4, [pc, #40]	; (800162c <LoopForever+0x16>)
  movs r3, #0
 8001602:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001604:	e001      	b.n	800160a <LoopFillZerobss>

08001606 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001606:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001608:	3204      	adds	r2, #4

0800160a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800160a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800160c:	d3fb      	bcc.n	8001606 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800160e:	f005 fcb9 	bl	8006f84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001612:	f7ff fc91 	bl	8000f38 <main>

08001616 <LoopForever>:

LoopForever:
    b LoopForever
 8001616:	e7fe      	b.n	8001616 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001618:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800161c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001620:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001624:	08009e04 	.word	0x08009e04
  ldr r2, =_sbss
 8001628:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800162c:	20001cbc 	.word	0x20001cbc

08001630 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001630:	e7fe      	b.n	8001630 <ADC1_2_IRQHandler>
	...

08001634 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800163a:	2300      	movs	r3, #0
 800163c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800163e:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <HAL_Init+0x3c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a0b      	ldr	r2, [pc, #44]	; (8001670 <HAL_Init+0x3c>)
 8001644:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001648:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800164a:	2003      	movs	r0, #3
 800164c:	f000 f8df 	bl	800180e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001650:	200f      	movs	r0, #15
 8001652:	f7ff fe6f 	bl	8001334 <HAL_InitTick>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d002      	beq.n	8001662 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	71fb      	strb	r3, [r7, #7]
 8001660:	e001      	b.n	8001666 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001662:	f7ff fde3 	bl	800122c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001666:	79fb      	ldrb	r3, [r7, #7]
}
 8001668:	4618      	mov	r0, r3
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40022000 	.word	0x40022000

08001674 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001678:	4b06      	ldr	r3, [pc, #24]	; (8001694 <HAL_IncTick+0x20>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	461a      	mov	r2, r3
 800167e:	4b06      	ldr	r3, [pc, #24]	; (8001698 <HAL_IncTick+0x24>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4413      	add	r3, r2
 8001684:	4a04      	ldr	r2, [pc, #16]	; (8001698 <HAL_IncTick+0x24>)
 8001686:	6013      	str	r3, [r2, #0]
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	20000008 	.word	0x20000008
 8001698:	200002e0 	.word	0x200002e0

0800169c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  return uwTick;
 80016a0:	4b03      	ldr	r3, [pc, #12]	; (80016b0 <HAL_GetTick+0x14>)
 80016a2:	681b      	ldr	r3, [r3, #0]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	200002e0 	.word	0x200002e0

080016b4 <__NVIC_SetPriorityGrouping>:
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f003 0307 	and.w	r3, r3, #7
 80016c2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016c4:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <__NVIC_SetPriorityGrouping+0x44>)
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ca:	68ba      	ldr	r2, [r7, #8]
 80016cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016d0:	4013      	ands	r3, r2
 80016d2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016e6:	4a04      	ldr	r2, [pc, #16]	; (80016f8 <__NVIC_SetPriorityGrouping+0x44>)
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	60d3      	str	r3, [r2, #12]
}
 80016ec:	bf00      	nop
 80016ee:	3714      	adds	r7, #20
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	e000ed00 	.word	0xe000ed00

080016fc <__NVIC_GetPriorityGrouping>:
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001700:	4b04      	ldr	r3, [pc, #16]	; (8001714 <__NVIC_GetPriorityGrouping+0x18>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	0a1b      	lsrs	r3, r3, #8
 8001706:	f003 0307 	and.w	r3, r3, #7
}
 800170a:	4618      	mov	r0, r3
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	e000ed00 	.word	0xe000ed00

08001718 <__NVIC_EnableIRQ>:
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001726:	2b00      	cmp	r3, #0
 8001728:	db0b      	blt.n	8001742 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	f003 021f 	and.w	r2, r3, #31
 8001730:	4907      	ldr	r1, [pc, #28]	; (8001750 <__NVIC_EnableIRQ+0x38>)
 8001732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001736:	095b      	lsrs	r3, r3, #5
 8001738:	2001      	movs	r0, #1
 800173a:	fa00 f202 	lsl.w	r2, r0, r2
 800173e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001742:	bf00      	nop
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	e000e100 	.word	0xe000e100

08001754 <__NVIC_SetPriority>:
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	6039      	str	r1, [r7, #0]
 800175e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001764:	2b00      	cmp	r3, #0
 8001766:	db0a      	blt.n	800177e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	b2da      	uxtb	r2, r3
 800176c:	490c      	ldr	r1, [pc, #48]	; (80017a0 <__NVIC_SetPriority+0x4c>)
 800176e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001772:	0112      	lsls	r2, r2, #4
 8001774:	b2d2      	uxtb	r2, r2
 8001776:	440b      	add	r3, r1
 8001778:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800177c:	e00a      	b.n	8001794 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	b2da      	uxtb	r2, r3
 8001782:	4908      	ldr	r1, [pc, #32]	; (80017a4 <__NVIC_SetPriority+0x50>)
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	f003 030f 	and.w	r3, r3, #15
 800178a:	3b04      	subs	r3, #4
 800178c:	0112      	lsls	r2, r2, #4
 800178e:	b2d2      	uxtb	r2, r2
 8001790:	440b      	add	r3, r1
 8001792:	761a      	strb	r2, [r3, #24]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	e000e100 	.word	0xe000e100
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <NVIC_EncodePriority>:
{
 80017a8:	b480      	push	{r7}
 80017aa:	b089      	sub	sp, #36	; 0x24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	f1c3 0307 	rsb	r3, r3, #7
 80017c2:	2b04      	cmp	r3, #4
 80017c4:	bf28      	it	cs
 80017c6:	2304      	movcs	r3, #4
 80017c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	3304      	adds	r3, #4
 80017ce:	2b06      	cmp	r3, #6
 80017d0:	d902      	bls.n	80017d8 <NVIC_EncodePriority+0x30>
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	3b03      	subs	r3, #3
 80017d6:	e000      	b.n	80017da <NVIC_EncodePriority+0x32>
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	43da      	mvns	r2, r3
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	401a      	ands	r2, r3
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	fa01 f303 	lsl.w	r3, r1, r3
 80017fa:	43d9      	mvns	r1, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001800:	4313      	orrs	r3, r2
}
 8001802:	4618      	mov	r0, r3
 8001804:	3724      	adds	r7, #36	; 0x24
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b082      	sub	sp, #8
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f7ff ff4c 	bl	80016b4 <__NVIC_SetPriorityGrouping>
}
 800181c:	bf00      	nop
 800181e:	3708      	adds	r7, #8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	60b9      	str	r1, [r7, #8]
 800182e:	607a      	str	r2, [r7, #4]
 8001830:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001836:	f7ff ff61 	bl	80016fc <__NVIC_GetPriorityGrouping>
 800183a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	68b9      	ldr	r1, [r7, #8]
 8001840:	6978      	ldr	r0, [r7, #20]
 8001842:	f7ff ffb1 	bl	80017a8 <NVIC_EncodePriority>
 8001846:	4602      	mov	r2, r0
 8001848:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800184c:	4611      	mov	r1, r2
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff ff80 	bl	8001754 <__NVIC_SetPriority>
}
 8001854:	bf00      	nop
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}

0800185c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff ff54 	bl	8001718 <__NVIC_EnableIRQ>
}
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001878:	b480      	push	{r7}
 800187a:	b087      	sub	sp, #28
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001882:	2300      	movs	r3, #0
 8001884:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001886:	e17f      	b.n	8001b88 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	2101      	movs	r1, #1
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	fa01 f303 	lsl.w	r3, r1, r3
 8001894:	4013      	ands	r3, r2
 8001896:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2b00      	cmp	r3, #0
 800189c:	f000 8171 	beq.w	8001b82 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f003 0303 	and.w	r3, r3, #3
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d005      	beq.n	80018b8 <HAL_GPIO_Init+0x40>
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f003 0303 	and.w	r3, r3, #3
 80018b4:	2b02      	cmp	r3, #2
 80018b6:	d130      	bne.n	800191a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	2203      	movs	r2, #3
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	43db      	mvns	r3, r3
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	4013      	ands	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	68da      	ldr	r2, [r3, #12]
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	4313      	orrs	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018ee:	2201      	movs	r2, #1
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	43db      	mvns	r3, r3
 80018f8:	693a      	ldr	r2, [r7, #16]
 80018fa:	4013      	ands	r3, r2
 80018fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	091b      	lsrs	r3, r3, #4
 8001904:	f003 0201 	and.w	r2, r3, #1
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	4313      	orrs	r3, r2
 8001912:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f003 0303 	and.w	r3, r3, #3
 8001922:	2b03      	cmp	r3, #3
 8001924:	d118      	bne.n	8001958 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800192a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800192c:	2201      	movs	r2, #1
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	fa02 f303 	lsl.w	r3, r2, r3
 8001934:	43db      	mvns	r3, r3
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	4013      	ands	r3, r2
 800193a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	08db      	lsrs	r3, r3, #3
 8001942:	f003 0201 	and.w	r2, r3, #1
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	693a      	ldr	r2, [r7, #16]
 800194e:	4313      	orrs	r3, r2
 8001950:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	693a      	ldr	r2, [r7, #16]
 8001956:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 0303 	and.w	r3, r3, #3
 8001960:	2b03      	cmp	r3, #3
 8001962:	d017      	beq.n	8001994 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	2203      	movs	r2, #3
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	43db      	mvns	r3, r3
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	4013      	ands	r3, r2
 800197a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	689a      	ldr	r2, [r3, #8]
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	4313      	orrs	r3, r2
 800198c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f003 0303 	and.w	r3, r3, #3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d123      	bne.n	80019e8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	08da      	lsrs	r2, r3, #3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	3208      	adds	r2, #8
 80019a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	f003 0307 	and.w	r3, r3, #7
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	220f      	movs	r2, #15
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	43db      	mvns	r3, r3
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	4013      	ands	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	691a      	ldr	r2, [r3, #16]
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	f003 0307 	and.w	r3, r3, #7
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	08da      	lsrs	r2, r3, #3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	3208      	adds	r2, #8
 80019e2:	6939      	ldr	r1, [r7, #16]
 80019e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	2203      	movs	r2, #3
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	4013      	ands	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f003 0203 	and.w	r2, r3, #3
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	693a      	ldr	r2, [r7, #16]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f000 80ac 	beq.w	8001b82 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a2a:	4b5f      	ldr	r3, [pc, #380]	; (8001ba8 <HAL_GPIO_Init+0x330>)
 8001a2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a2e:	4a5e      	ldr	r2, [pc, #376]	; (8001ba8 <HAL_GPIO_Init+0x330>)
 8001a30:	f043 0301 	orr.w	r3, r3, #1
 8001a34:	6613      	str	r3, [r2, #96]	; 0x60
 8001a36:	4b5c      	ldr	r3, [pc, #368]	; (8001ba8 <HAL_GPIO_Init+0x330>)
 8001a38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	60bb      	str	r3, [r7, #8]
 8001a40:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a42:	4a5a      	ldr	r2, [pc, #360]	; (8001bac <HAL_GPIO_Init+0x334>)
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	089b      	lsrs	r3, r3, #2
 8001a48:	3302      	adds	r3, #2
 8001a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	f003 0303 	and.w	r3, r3, #3
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	220f      	movs	r2, #15
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	43db      	mvns	r3, r3
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	4013      	ands	r3, r2
 8001a64:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001a6c:	d025      	beq.n	8001aba <HAL_GPIO_Init+0x242>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a4f      	ldr	r2, [pc, #316]	; (8001bb0 <HAL_GPIO_Init+0x338>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d01f      	beq.n	8001ab6 <HAL_GPIO_Init+0x23e>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a4e      	ldr	r2, [pc, #312]	; (8001bb4 <HAL_GPIO_Init+0x33c>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d019      	beq.n	8001ab2 <HAL_GPIO_Init+0x23a>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a4d      	ldr	r2, [pc, #308]	; (8001bb8 <HAL_GPIO_Init+0x340>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d013      	beq.n	8001aae <HAL_GPIO_Init+0x236>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a4c      	ldr	r2, [pc, #304]	; (8001bbc <HAL_GPIO_Init+0x344>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d00d      	beq.n	8001aaa <HAL_GPIO_Init+0x232>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a4b      	ldr	r2, [pc, #300]	; (8001bc0 <HAL_GPIO_Init+0x348>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d007      	beq.n	8001aa6 <HAL_GPIO_Init+0x22e>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a4a      	ldr	r2, [pc, #296]	; (8001bc4 <HAL_GPIO_Init+0x34c>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d101      	bne.n	8001aa2 <HAL_GPIO_Init+0x22a>
 8001a9e:	2306      	movs	r3, #6
 8001aa0:	e00c      	b.n	8001abc <HAL_GPIO_Init+0x244>
 8001aa2:	2307      	movs	r3, #7
 8001aa4:	e00a      	b.n	8001abc <HAL_GPIO_Init+0x244>
 8001aa6:	2305      	movs	r3, #5
 8001aa8:	e008      	b.n	8001abc <HAL_GPIO_Init+0x244>
 8001aaa:	2304      	movs	r3, #4
 8001aac:	e006      	b.n	8001abc <HAL_GPIO_Init+0x244>
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e004      	b.n	8001abc <HAL_GPIO_Init+0x244>
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	e002      	b.n	8001abc <HAL_GPIO_Init+0x244>
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e000      	b.n	8001abc <HAL_GPIO_Init+0x244>
 8001aba:	2300      	movs	r3, #0
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	f002 0203 	and.w	r2, r2, #3
 8001ac2:	0092      	lsls	r2, r2, #2
 8001ac4:	4093      	lsls	r3, r2
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001acc:	4937      	ldr	r1, [pc, #220]	; (8001bac <HAL_GPIO_Init+0x334>)
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	089b      	lsrs	r3, r3, #2
 8001ad2:	3302      	adds	r3, #2
 8001ad4:	693a      	ldr	r2, [r7, #16]
 8001ad6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ada:	4b3b      	ldr	r3, [pc, #236]	; (8001bc8 <HAL_GPIO_Init+0x350>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d003      	beq.n	8001afe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001afe:	4a32      	ldr	r2, [pc, #200]	; (8001bc8 <HAL_GPIO_Init+0x350>)
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b04:	4b30      	ldr	r3, [pc, #192]	; (8001bc8 <HAL_GPIO_Init+0x350>)
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	4013      	ands	r3, r2
 8001b12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d003      	beq.n	8001b28 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b28:	4a27      	ldr	r2, [pc, #156]	; (8001bc8 <HAL_GPIO_Init+0x350>)
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b2e:	4b26      	ldr	r3, [pc, #152]	; (8001bc8 <HAL_GPIO_Init+0x350>)
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	43db      	mvns	r3, r3
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d003      	beq.n	8001b52 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b52:	4a1d      	ldr	r2, [pc, #116]	; (8001bc8 <HAL_GPIO_Init+0x350>)
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b58:	4b1b      	ldr	r3, [pc, #108]	; (8001bc8 <HAL_GPIO_Init+0x350>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	43db      	mvns	r3, r3
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	4013      	ands	r3, r2
 8001b66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d003      	beq.n	8001b7c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001b74:	693a      	ldr	r2, [r7, #16]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b7c:	4a12      	ldr	r2, [pc, #72]	; (8001bc8 <HAL_GPIO_Init+0x350>)
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	3301      	adds	r3, #1
 8001b86:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	f47f ae78 	bne.w	8001888 <HAL_GPIO_Init+0x10>
  }
}
 8001b98:	bf00      	nop
 8001b9a:	bf00      	nop
 8001b9c:	371c      	adds	r7, #28
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	40010000 	.word	0x40010000
 8001bb0:	48000400 	.word	0x48000400
 8001bb4:	48000800 	.word	0x48000800
 8001bb8:	48000c00 	.word	0x48000c00
 8001bbc:	48001000 	.word	0x48001000
 8001bc0:	48001400 	.word	0x48001400
 8001bc4:	48001800 	.word	0x48001800
 8001bc8:	40010400 	.word	0x40010400

08001bcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	807b      	strh	r3, [r7, #2]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bdc:	787b      	ldrb	r3, [r7, #1]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d003      	beq.n	8001bea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001be2:	887a      	ldrh	r2, [r7, #2]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001be8:	e002      	b.n	8001bf0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bea:	887a      	ldrh	r2, [r7, #2]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c00:	4b04      	ldr	r3, [pc, #16]	; (8001c14 <HAL_PWREx_GetVoltageRange+0x18>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	40007000 	.word	0x40007000

08001c18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b085      	sub	sp, #20
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c26:	d130      	bne.n	8001c8a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c28:	4b23      	ldr	r3, [pc, #140]	; (8001cb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c34:	d038      	beq.n	8001ca8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c36:	4b20      	ldr	r3, [pc, #128]	; (8001cb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001c3e:	4a1e      	ldr	r2, [pc, #120]	; (8001cb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c40:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c44:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c46:	4b1d      	ldr	r3, [pc, #116]	; (8001cbc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2232      	movs	r2, #50	; 0x32
 8001c4c:	fb02 f303 	mul.w	r3, r2, r3
 8001c50:	4a1b      	ldr	r2, [pc, #108]	; (8001cc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c52:	fba2 2303 	umull	r2, r3, r2, r3
 8001c56:	0c9b      	lsrs	r3, r3, #18
 8001c58:	3301      	adds	r3, #1
 8001c5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c5c:	e002      	b.n	8001c64 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	3b01      	subs	r3, #1
 8001c62:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c64:	4b14      	ldr	r3, [pc, #80]	; (8001cb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c66:	695b      	ldr	r3, [r3, #20]
 8001c68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c70:	d102      	bne.n	8001c78 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d1f2      	bne.n	8001c5e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c78:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c84:	d110      	bne.n	8001ca8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e00f      	b.n	8001caa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c8a:	4b0b      	ldr	r3, [pc, #44]	; (8001cb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c96:	d007      	beq.n	8001ca8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c98:	4b07      	ldr	r3, [pc, #28]	; (8001cb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ca0:	4a05      	ldr	r2, [pc, #20]	; (8001cb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ca2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ca6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3714      	adds	r7, #20
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	40007000 	.word	0x40007000
 8001cbc:	20000000 	.word	0x20000000
 8001cc0:	431bde83 	.word	0x431bde83

08001cc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b088      	sub	sp, #32
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e3ca      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cd6:	4b97      	ldr	r3, [pc, #604]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f003 030c 	and.w	r3, r3, #12
 8001cde:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ce0:	4b94      	ldr	r3, [pc, #592]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	f003 0303 	and.w	r3, r3, #3
 8001ce8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0310 	and.w	r3, r3, #16
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 80e4 	beq.w	8001ec0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d007      	beq.n	8001d0e <HAL_RCC_OscConfig+0x4a>
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	2b0c      	cmp	r3, #12
 8001d02:	f040 808b 	bne.w	8001e1c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	f040 8087 	bne.w	8001e1c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d0e:	4b89      	ldr	r3, [pc, #548]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d005      	beq.n	8001d26 <HAL_RCC_OscConfig+0x62>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e3a2      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a1a      	ldr	r2, [r3, #32]
 8001d2a:	4b82      	ldr	r3, [pc, #520]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d004      	beq.n	8001d40 <HAL_RCC_OscConfig+0x7c>
 8001d36:	4b7f      	ldr	r3, [pc, #508]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d3e:	e005      	b.n	8001d4c <HAL_RCC_OscConfig+0x88>
 8001d40:	4b7c      	ldr	r3, [pc, #496]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001d42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d46:	091b      	lsrs	r3, r3, #4
 8001d48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d223      	bcs.n	8001d98 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a1b      	ldr	r3, [r3, #32]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f000 fd87 	bl	8002868 <RCC_SetFlashLatencyFromMSIRange>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e383      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d64:	4b73      	ldr	r3, [pc, #460]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a72      	ldr	r2, [pc, #456]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001d6a:	f043 0308 	orr.w	r3, r3, #8
 8001d6e:	6013      	str	r3, [r2, #0]
 8001d70:	4b70      	ldr	r3, [pc, #448]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	496d      	ldr	r1, [pc, #436]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d82:	4b6c      	ldr	r3, [pc, #432]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	021b      	lsls	r3, r3, #8
 8001d90:	4968      	ldr	r1, [pc, #416]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	604b      	str	r3, [r1, #4]
 8001d96:	e025      	b.n	8001de4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d98:	4b66      	ldr	r3, [pc, #408]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a65      	ldr	r2, [pc, #404]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001d9e:	f043 0308 	orr.w	r3, r3, #8
 8001da2:	6013      	str	r3, [r2, #0]
 8001da4:	4b63      	ldr	r3, [pc, #396]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6a1b      	ldr	r3, [r3, #32]
 8001db0:	4960      	ldr	r1, [pc, #384]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001db6:	4b5f      	ldr	r3, [pc, #380]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	021b      	lsls	r3, r3, #8
 8001dc4:	495b      	ldr	r1, [pc, #364]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d109      	bne.n	8001de4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a1b      	ldr	r3, [r3, #32]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f000 fd47 	bl	8002868 <RCC_SetFlashLatencyFromMSIRange>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e343      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001de4:	f000 fc4a 	bl	800267c <HAL_RCC_GetSysClockFreq>
 8001de8:	4602      	mov	r2, r0
 8001dea:	4b52      	ldr	r3, [pc, #328]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	091b      	lsrs	r3, r3, #4
 8001df0:	f003 030f 	and.w	r3, r3, #15
 8001df4:	4950      	ldr	r1, [pc, #320]	; (8001f38 <HAL_RCC_OscConfig+0x274>)
 8001df6:	5ccb      	ldrb	r3, [r1, r3]
 8001df8:	f003 031f 	and.w	r3, r3, #31
 8001dfc:	fa22 f303 	lsr.w	r3, r2, r3
 8001e00:	4a4e      	ldr	r2, [pc, #312]	; (8001f3c <HAL_RCC_OscConfig+0x278>)
 8001e02:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e04:	4b4e      	ldr	r3, [pc, #312]	; (8001f40 <HAL_RCC_OscConfig+0x27c>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fa93 	bl	8001334 <HAL_InitTick>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e12:	7bfb      	ldrb	r3, [r7, #15]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d052      	beq.n	8001ebe <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001e18:	7bfb      	ldrb	r3, [r7, #15]
 8001e1a:	e327      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d032      	beq.n	8001e8a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e24:	4b43      	ldr	r3, [pc, #268]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a42      	ldr	r2, [pc, #264]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e30:	f7ff fc34 	bl	800169c <HAL_GetTick>
 8001e34:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e36:	e008      	b.n	8001e4a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e38:	f7ff fc30 	bl	800169c <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e310      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e4a:	4b3a      	ldr	r3, [pc, #232]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d0f0      	beq.n	8001e38 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e56:	4b37      	ldr	r3, [pc, #220]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a36      	ldr	r2, [pc, #216]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001e5c:	f043 0308 	orr.w	r3, r3, #8
 8001e60:	6013      	str	r3, [r2, #0]
 8001e62:	4b34      	ldr	r3, [pc, #208]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a1b      	ldr	r3, [r3, #32]
 8001e6e:	4931      	ldr	r1, [pc, #196]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001e70:	4313      	orrs	r3, r2
 8001e72:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e74:	4b2f      	ldr	r3, [pc, #188]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	69db      	ldr	r3, [r3, #28]
 8001e80:	021b      	lsls	r3, r3, #8
 8001e82:	492c      	ldr	r1, [pc, #176]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001e84:	4313      	orrs	r3, r2
 8001e86:	604b      	str	r3, [r1, #4]
 8001e88:	e01a      	b.n	8001ec0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001e8a:	4b2a      	ldr	r3, [pc, #168]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a29      	ldr	r2, [pc, #164]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001e90:	f023 0301 	bic.w	r3, r3, #1
 8001e94:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e96:	f7ff fc01 	bl	800169c <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e9e:	f7ff fbfd 	bl	800169c <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e2dd      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001eb0:	4b20      	ldr	r3, [pc, #128]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0302 	and.w	r3, r3, #2
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d1f0      	bne.n	8001e9e <HAL_RCC_OscConfig+0x1da>
 8001ebc:	e000      	b.n	8001ec0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ebe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0301 	and.w	r3, r3, #1
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d074      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	2b08      	cmp	r3, #8
 8001ed0:	d005      	beq.n	8001ede <HAL_RCC_OscConfig+0x21a>
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	2b0c      	cmp	r3, #12
 8001ed6:	d10e      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	2b03      	cmp	r3, #3
 8001edc:	d10b      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ede:	4b15      	ldr	r3, [pc, #84]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d064      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x2f0>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d160      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e2ba      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001efe:	d106      	bne.n	8001f0e <HAL_RCC_OscConfig+0x24a>
 8001f00:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a0b      	ldr	r2, [pc, #44]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001f06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f0a:	6013      	str	r3, [r2, #0]
 8001f0c:	e026      	b.n	8001f5c <HAL_RCC_OscConfig+0x298>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f16:	d115      	bne.n	8001f44 <HAL_RCC_OscConfig+0x280>
 8001f18:	4b06      	ldr	r3, [pc, #24]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a05      	ldr	r2, [pc, #20]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001f1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f22:	6013      	str	r3, [r2, #0]
 8001f24:	4b03      	ldr	r3, [pc, #12]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a02      	ldr	r2, [pc, #8]	; (8001f34 <HAL_RCC_OscConfig+0x270>)
 8001f2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f2e:	6013      	str	r3, [r2, #0]
 8001f30:	e014      	b.n	8001f5c <HAL_RCC_OscConfig+0x298>
 8001f32:	bf00      	nop
 8001f34:	40021000 	.word	0x40021000
 8001f38:	080099d0 	.word	0x080099d0
 8001f3c:	20000000 	.word	0x20000000
 8001f40:	20000004 	.word	0x20000004
 8001f44:	4ba0      	ldr	r3, [pc, #640]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a9f      	ldr	r2, [pc, #636]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8001f4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f4e:	6013      	str	r3, [r2, #0]
 8001f50:	4b9d      	ldr	r3, [pc, #628]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a9c      	ldr	r2, [pc, #624]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8001f56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d013      	beq.n	8001f8c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f64:	f7ff fb9a 	bl	800169c <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f6c:	f7ff fb96 	bl	800169c <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b64      	cmp	r3, #100	; 0x64
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e276      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f7e:	4b92      	ldr	r3, [pc, #584]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f0      	beq.n	8001f6c <HAL_RCC_OscConfig+0x2a8>
 8001f8a:	e014      	b.n	8001fb6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8c:	f7ff fb86 	bl	800169c <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f94:	f7ff fb82 	bl	800169c <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b64      	cmp	r3, #100	; 0x64
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e262      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fa6:	4b88      	ldr	r3, [pc, #544]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1f0      	bne.n	8001f94 <HAL_RCC_OscConfig+0x2d0>
 8001fb2:	e000      	b.n	8001fb6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d060      	beq.n	8002084 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	2b04      	cmp	r3, #4
 8001fc6:	d005      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x310>
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	2b0c      	cmp	r3, #12
 8001fcc:	d119      	bne.n	8002002 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d116      	bne.n	8002002 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fd4:	4b7c      	ldr	r3, [pc, #496]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d005      	beq.n	8001fec <HAL_RCC_OscConfig+0x328>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d101      	bne.n	8001fec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e23f      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fec:	4b76      	ldr	r3, [pc, #472]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	691b      	ldr	r3, [r3, #16]
 8001ff8:	061b      	lsls	r3, r3, #24
 8001ffa:	4973      	ldr	r1, [pc, #460]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002000:	e040      	b.n	8002084 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d023      	beq.n	8002052 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800200a:	4b6f      	ldr	r3, [pc, #444]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a6e      	ldr	r2, [pc, #440]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8002010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002014:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002016:	f7ff fb41 	bl	800169c <HAL_GetTick>
 800201a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800201c:	e008      	b.n	8002030 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800201e:	f7ff fb3d 	bl	800169c <HAL_GetTick>
 8002022:	4602      	mov	r2, r0
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	2b02      	cmp	r3, #2
 800202a:	d901      	bls.n	8002030 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	e21d      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002030:	4b65      	ldr	r3, [pc, #404]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002038:	2b00      	cmp	r3, #0
 800203a:	d0f0      	beq.n	800201e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800203c:	4b62      	ldr	r3, [pc, #392]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	691b      	ldr	r3, [r3, #16]
 8002048:	061b      	lsls	r3, r3, #24
 800204a:	495f      	ldr	r1, [pc, #380]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 800204c:	4313      	orrs	r3, r2
 800204e:	604b      	str	r3, [r1, #4]
 8002050:	e018      	b.n	8002084 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002052:	4b5d      	ldr	r3, [pc, #372]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a5c      	ldr	r2, [pc, #368]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8002058:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800205c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205e:	f7ff fb1d 	bl	800169c <HAL_GetTick>
 8002062:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002066:	f7ff fb19 	bl	800169c <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e1f9      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002078:	4b53      	ldr	r3, [pc, #332]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1f0      	bne.n	8002066 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0308 	and.w	r3, r3, #8
 800208c:	2b00      	cmp	r3, #0
 800208e:	d03c      	beq.n	800210a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	695b      	ldr	r3, [r3, #20]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d01c      	beq.n	80020d2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002098:	4b4b      	ldr	r3, [pc, #300]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 800209a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800209e:	4a4a      	ldr	r2, [pc, #296]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 80020a0:	f043 0301 	orr.w	r3, r3, #1
 80020a4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020a8:	f7ff faf8 	bl	800169c <HAL_GetTick>
 80020ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020ae:	e008      	b.n	80020c2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020b0:	f7ff faf4 	bl	800169c <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d901      	bls.n	80020c2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e1d4      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020c2:	4b41      	ldr	r3, [pc, #260]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 80020c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d0ef      	beq.n	80020b0 <HAL_RCC_OscConfig+0x3ec>
 80020d0:	e01b      	b.n	800210a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020d2:	4b3d      	ldr	r3, [pc, #244]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 80020d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020d8:	4a3b      	ldr	r2, [pc, #236]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 80020da:	f023 0301 	bic.w	r3, r3, #1
 80020de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e2:	f7ff fadb 	bl	800169c <HAL_GetTick>
 80020e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020e8:	e008      	b.n	80020fc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ea:	f7ff fad7 	bl	800169c <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d901      	bls.n	80020fc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	e1b7      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020fc:	4b32      	ldr	r3, [pc, #200]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 80020fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1ef      	bne.n	80020ea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0304 	and.w	r3, r3, #4
 8002112:	2b00      	cmp	r3, #0
 8002114:	f000 80a6 	beq.w	8002264 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002118:	2300      	movs	r3, #0
 800211a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800211c:	4b2a      	ldr	r3, [pc, #168]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 800211e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002120:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d10d      	bne.n	8002144 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002128:	4b27      	ldr	r3, [pc, #156]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 800212a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800212c:	4a26      	ldr	r2, [pc, #152]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 800212e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002132:	6593      	str	r3, [r2, #88]	; 0x58
 8002134:	4b24      	ldr	r3, [pc, #144]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8002136:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002138:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800213c:	60bb      	str	r3, [r7, #8]
 800213e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002140:	2301      	movs	r3, #1
 8002142:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002144:	4b21      	ldr	r3, [pc, #132]	; (80021cc <HAL_RCC_OscConfig+0x508>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800214c:	2b00      	cmp	r3, #0
 800214e:	d118      	bne.n	8002182 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002150:	4b1e      	ldr	r3, [pc, #120]	; (80021cc <HAL_RCC_OscConfig+0x508>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a1d      	ldr	r2, [pc, #116]	; (80021cc <HAL_RCC_OscConfig+0x508>)
 8002156:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800215a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800215c:	f7ff fa9e 	bl	800169c <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002164:	f7ff fa9a 	bl	800169c <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e17a      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002176:	4b15      	ldr	r3, [pc, #84]	; (80021cc <HAL_RCC_OscConfig+0x508>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800217e:	2b00      	cmp	r3, #0
 8002180:	d0f0      	beq.n	8002164 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	2b01      	cmp	r3, #1
 8002188:	d108      	bne.n	800219c <HAL_RCC_OscConfig+0x4d8>
 800218a:	4b0f      	ldr	r3, [pc, #60]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 800218c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002190:	4a0d      	ldr	r2, [pc, #52]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 8002192:	f043 0301 	orr.w	r3, r3, #1
 8002196:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800219a:	e029      	b.n	80021f0 <HAL_RCC_OscConfig+0x52c>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	2b05      	cmp	r3, #5
 80021a2:	d115      	bne.n	80021d0 <HAL_RCC_OscConfig+0x50c>
 80021a4:	4b08      	ldr	r3, [pc, #32]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 80021a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021aa:	4a07      	ldr	r2, [pc, #28]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 80021ac:	f043 0304 	orr.w	r3, r3, #4
 80021b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021b4:	4b04      	ldr	r3, [pc, #16]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 80021b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021ba:	4a03      	ldr	r2, [pc, #12]	; (80021c8 <HAL_RCC_OscConfig+0x504>)
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021c4:	e014      	b.n	80021f0 <HAL_RCC_OscConfig+0x52c>
 80021c6:	bf00      	nop
 80021c8:	40021000 	.word	0x40021000
 80021cc:	40007000 	.word	0x40007000
 80021d0:	4b9c      	ldr	r3, [pc, #624]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 80021d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021d6:	4a9b      	ldr	r2, [pc, #620]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 80021d8:	f023 0301 	bic.w	r3, r3, #1
 80021dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021e0:	4b98      	ldr	r3, [pc, #608]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 80021e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021e6:	4a97      	ldr	r2, [pc, #604]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 80021e8:	f023 0304 	bic.w	r3, r3, #4
 80021ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d016      	beq.n	8002226 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f8:	f7ff fa50 	bl	800169c <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021fe:	e00a      	b.n	8002216 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002200:	f7ff fa4c 	bl	800169c <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	f241 3288 	movw	r2, #5000	; 0x1388
 800220e:	4293      	cmp	r3, r2
 8002210:	d901      	bls.n	8002216 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e12a      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002216:	4b8b      	ldr	r3, [pc, #556]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 8002218:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d0ed      	beq.n	8002200 <HAL_RCC_OscConfig+0x53c>
 8002224:	e015      	b.n	8002252 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002226:	f7ff fa39 	bl	800169c <HAL_GetTick>
 800222a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800222c:	e00a      	b.n	8002244 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800222e:	f7ff fa35 	bl	800169c <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	f241 3288 	movw	r2, #5000	; 0x1388
 800223c:	4293      	cmp	r3, r2
 800223e:	d901      	bls.n	8002244 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002240:	2303      	movs	r3, #3
 8002242:	e113      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002244:	4b7f      	ldr	r3, [pc, #508]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 8002246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800224a:	f003 0302 	and.w	r3, r3, #2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1ed      	bne.n	800222e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002252:	7ffb      	ldrb	r3, [r7, #31]
 8002254:	2b01      	cmp	r3, #1
 8002256:	d105      	bne.n	8002264 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002258:	4b7a      	ldr	r3, [pc, #488]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 800225a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800225c:	4a79      	ldr	r2, [pc, #484]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 800225e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002262:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002268:	2b00      	cmp	r3, #0
 800226a:	f000 80fe 	beq.w	800246a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002272:	2b02      	cmp	r3, #2
 8002274:	f040 80d0 	bne.w	8002418 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002278:	4b72      	ldr	r3, [pc, #456]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	f003 0203 	and.w	r2, r3, #3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002288:	429a      	cmp	r2, r3
 800228a:	d130      	bne.n	80022ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002296:	3b01      	subs	r3, #1
 8002298:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800229a:	429a      	cmp	r2, r3
 800229c:	d127      	bne.n	80022ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022a8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d11f      	bne.n	80022ee <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80022b8:	2a07      	cmp	r2, #7
 80022ba:	bf14      	ite	ne
 80022bc:	2201      	movne	r2, #1
 80022be:	2200      	moveq	r2, #0
 80022c0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d113      	bne.n	80022ee <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022d0:	085b      	lsrs	r3, r3, #1
 80022d2:	3b01      	subs	r3, #1
 80022d4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d109      	bne.n	80022ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e4:	085b      	lsrs	r3, r3, #1
 80022e6:	3b01      	subs	r3, #1
 80022e8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d06e      	beq.n	80023cc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	2b0c      	cmp	r3, #12
 80022f2:	d069      	beq.n	80023c8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80022f4:	4b53      	ldr	r3, [pc, #332]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d105      	bne.n	800230c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002300:	4b50      	ldr	r3, [pc, #320]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e0ad      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002310:	4b4c      	ldr	r3, [pc, #304]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a4b      	ldr	r2, [pc, #300]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 8002316:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800231a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800231c:	f7ff f9be 	bl	800169c <HAL_GetTick>
 8002320:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002322:	e008      	b.n	8002336 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002324:	f7ff f9ba 	bl	800169c <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e09a      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002336:	4b43      	ldr	r3, [pc, #268]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1f0      	bne.n	8002324 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002342:	4b40      	ldr	r3, [pc, #256]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 8002344:	68da      	ldr	r2, [r3, #12]
 8002346:	4b40      	ldr	r3, [pc, #256]	; (8002448 <HAL_RCC_OscConfig+0x784>)
 8002348:	4013      	ands	r3, r2
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002352:	3a01      	subs	r2, #1
 8002354:	0112      	lsls	r2, r2, #4
 8002356:	4311      	orrs	r1, r2
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800235c:	0212      	lsls	r2, r2, #8
 800235e:	4311      	orrs	r1, r2
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002364:	0852      	lsrs	r2, r2, #1
 8002366:	3a01      	subs	r2, #1
 8002368:	0552      	lsls	r2, r2, #21
 800236a:	4311      	orrs	r1, r2
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002370:	0852      	lsrs	r2, r2, #1
 8002372:	3a01      	subs	r2, #1
 8002374:	0652      	lsls	r2, r2, #25
 8002376:	4311      	orrs	r1, r2
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800237c:	0912      	lsrs	r2, r2, #4
 800237e:	0452      	lsls	r2, r2, #17
 8002380:	430a      	orrs	r2, r1
 8002382:	4930      	ldr	r1, [pc, #192]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 8002384:	4313      	orrs	r3, r2
 8002386:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002388:	4b2e      	ldr	r3, [pc, #184]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a2d      	ldr	r2, [pc, #180]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 800238e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002392:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002394:	4b2b      	ldr	r3, [pc, #172]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	4a2a      	ldr	r2, [pc, #168]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 800239a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800239e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023a0:	f7ff f97c 	bl	800169c <HAL_GetTick>
 80023a4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023a6:	e008      	b.n	80023ba <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023a8:	f7ff f978 	bl	800169c <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e058      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023ba:	4b22      	ldr	r3, [pc, #136]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0f0      	beq.n	80023a8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023c6:	e050      	b.n	800246a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e04f      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023cc:	4b1d      	ldr	r3, [pc, #116]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d148      	bne.n	800246a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80023d8:	4b1a      	ldr	r3, [pc, #104]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a19      	ldr	r2, [pc, #100]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 80023de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023e2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023e4:	4b17      	ldr	r3, [pc, #92]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	4a16      	ldr	r2, [pc, #88]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 80023ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023ee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80023f0:	f7ff f954 	bl	800169c <HAL_GetTick>
 80023f4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023f8:	f7ff f950 	bl	800169c <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b02      	cmp	r3, #2
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e030      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800240a:	4b0e      	ldr	r3, [pc, #56]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d0f0      	beq.n	80023f8 <HAL_RCC_OscConfig+0x734>
 8002416:	e028      	b.n	800246a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	2b0c      	cmp	r3, #12
 800241c:	d023      	beq.n	8002466 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800241e:	4b09      	ldr	r3, [pc, #36]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a08      	ldr	r2, [pc, #32]	; (8002444 <HAL_RCC_OscConfig+0x780>)
 8002424:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002428:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242a:	f7ff f937 	bl	800169c <HAL_GetTick>
 800242e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002430:	e00c      	b.n	800244c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002432:	f7ff f933 	bl	800169c <HAL_GetTick>
 8002436:	4602      	mov	r2, r0
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	2b02      	cmp	r3, #2
 800243e:	d905      	bls.n	800244c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002440:	2303      	movs	r3, #3
 8002442:	e013      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
 8002444:	40021000 	.word	0x40021000
 8002448:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800244c:	4b09      	ldr	r3, [pc, #36]	; (8002474 <HAL_RCC_OscConfig+0x7b0>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d1ec      	bne.n	8002432 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002458:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_RCC_OscConfig+0x7b0>)
 800245a:	68da      	ldr	r2, [r3, #12]
 800245c:	4905      	ldr	r1, [pc, #20]	; (8002474 <HAL_RCC_OscConfig+0x7b0>)
 800245e:	4b06      	ldr	r3, [pc, #24]	; (8002478 <HAL_RCC_OscConfig+0x7b4>)
 8002460:	4013      	ands	r3, r2
 8002462:	60cb      	str	r3, [r1, #12]
 8002464:	e001      	b.n	800246a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e000      	b.n	800246c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800246a:	2300      	movs	r3, #0
}
 800246c:	4618      	mov	r0, r3
 800246e:	3720      	adds	r7, #32
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40021000 	.word	0x40021000
 8002478:	feeefffc 	.word	0xfeeefffc

0800247c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d101      	bne.n	8002490 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e0e7      	b.n	8002660 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002490:	4b75      	ldr	r3, [pc, #468]	; (8002668 <HAL_RCC_ClockConfig+0x1ec>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0307 	and.w	r3, r3, #7
 8002498:	683a      	ldr	r2, [r7, #0]
 800249a:	429a      	cmp	r2, r3
 800249c:	d910      	bls.n	80024c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800249e:	4b72      	ldr	r3, [pc, #456]	; (8002668 <HAL_RCC_ClockConfig+0x1ec>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f023 0207 	bic.w	r2, r3, #7
 80024a6:	4970      	ldr	r1, [pc, #448]	; (8002668 <HAL_RCC_ClockConfig+0x1ec>)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ae:	4b6e      	ldr	r3, [pc, #440]	; (8002668 <HAL_RCC_ClockConfig+0x1ec>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	683a      	ldr	r2, [r7, #0]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d001      	beq.n	80024c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e0cf      	b.n	8002660 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d010      	beq.n	80024ee <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689a      	ldr	r2, [r3, #8]
 80024d0:	4b66      	ldr	r3, [pc, #408]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024d8:	429a      	cmp	r2, r3
 80024da:	d908      	bls.n	80024ee <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024dc:	4b63      	ldr	r3, [pc, #396]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	4960      	ldr	r1, [pc, #384]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d04c      	beq.n	8002594 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	2b03      	cmp	r3, #3
 8002500:	d107      	bne.n	8002512 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002502:	4b5a      	ldr	r3, [pc, #360]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d121      	bne.n	8002552 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e0a6      	b.n	8002660 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d107      	bne.n	800252a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800251a:	4b54      	ldr	r3, [pc, #336]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d115      	bne.n	8002552 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e09a      	b.n	8002660 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d107      	bne.n	8002542 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002532:	4b4e      	ldr	r3, [pc, #312]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	2b00      	cmp	r3, #0
 800253c:	d109      	bne.n	8002552 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e08e      	b.n	8002660 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002542:	4b4a      	ldr	r3, [pc, #296]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e086      	b.n	8002660 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002552:	4b46      	ldr	r3, [pc, #280]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f023 0203 	bic.w	r2, r3, #3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	4943      	ldr	r1, [pc, #268]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 8002560:	4313      	orrs	r3, r2
 8002562:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002564:	f7ff f89a 	bl	800169c <HAL_GetTick>
 8002568:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800256a:	e00a      	b.n	8002582 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800256c:	f7ff f896 	bl	800169c <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	f241 3288 	movw	r2, #5000	; 0x1388
 800257a:	4293      	cmp	r3, r2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e06e      	b.n	8002660 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002582:	4b3a      	ldr	r3, [pc, #232]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f003 020c 	and.w	r2, r3, #12
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	429a      	cmp	r2, r3
 8002592:	d1eb      	bne.n	800256c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d010      	beq.n	80025c2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	4b31      	ldr	r3, [pc, #196]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d208      	bcs.n	80025c2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b0:	4b2e      	ldr	r3, [pc, #184]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	492b      	ldr	r1, [pc, #172]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025c2:	4b29      	ldr	r3, [pc, #164]	; (8002668 <HAL_RCC_ClockConfig+0x1ec>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	683a      	ldr	r2, [r7, #0]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d210      	bcs.n	80025f2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025d0:	4b25      	ldr	r3, [pc, #148]	; (8002668 <HAL_RCC_ClockConfig+0x1ec>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f023 0207 	bic.w	r2, r3, #7
 80025d8:	4923      	ldr	r1, [pc, #140]	; (8002668 <HAL_RCC_ClockConfig+0x1ec>)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	4313      	orrs	r3, r2
 80025de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025e0:	4b21      	ldr	r3, [pc, #132]	; (8002668 <HAL_RCC_ClockConfig+0x1ec>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0307 	and.w	r3, r3, #7
 80025e8:	683a      	ldr	r2, [r7, #0]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d001      	beq.n	80025f2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e036      	b.n	8002660 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d008      	beq.n	8002610 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025fe:	4b1b      	ldr	r3, [pc, #108]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	4918      	ldr	r1, [pc, #96]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 800260c:	4313      	orrs	r3, r2
 800260e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0308 	and.w	r3, r3, #8
 8002618:	2b00      	cmp	r3, #0
 800261a:	d009      	beq.n	8002630 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800261c:	4b13      	ldr	r3, [pc, #76]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	691b      	ldr	r3, [r3, #16]
 8002628:	00db      	lsls	r3, r3, #3
 800262a:	4910      	ldr	r1, [pc, #64]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 800262c:	4313      	orrs	r3, r2
 800262e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002630:	f000 f824 	bl	800267c <HAL_RCC_GetSysClockFreq>
 8002634:	4602      	mov	r2, r0
 8002636:	4b0d      	ldr	r3, [pc, #52]	; (800266c <HAL_RCC_ClockConfig+0x1f0>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	091b      	lsrs	r3, r3, #4
 800263c:	f003 030f 	and.w	r3, r3, #15
 8002640:	490b      	ldr	r1, [pc, #44]	; (8002670 <HAL_RCC_ClockConfig+0x1f4>)
 8002642:	5ccb      	ldrb	r3, [r1, r3]
 8002644:	f003 031f 	and.w	r3, r3, #31
 8002648:	fa22 f303 	lsr.w	r3, r2, r3
 800264c:	4a09      	ldr	r2, [pc, #36]	; (8002674 <HAL_RCC_ClockConfig+0x1f8>)
 800264e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002650:	4b09      	ldr	r3, [pc, #36]	; (8002678 <HAL_RCC_ClockConfig+0x1fc>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4618      	mov	r0, r3
 8002656:	f7fe fe6d 	bl	8001334 <HAL_InitTick>
 800265a:	4603      	mov	r3, r0
 800265c:	72fb      	strb	r3, [r7, #11]

  return status;
 800265e:	7afb      	ldrb	r3, [r7, #11]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3710      	adds	r7, #16
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	40022000 	.word	0x40022000
 800266c:	40021000 	.word	0x40021000
 8002670:	080099d0 	.word	0x080099d0
 8002674:	20000000 	.word	0x20000000
 8002678:	20000004 	.word	0x20000004

0800267c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800267c:	b480      	push	{r7}
 800267e:	b089      	sub	sp, #36	; 0x24
 8002680:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002682:	2300      	movs	r3, #0
 8002684:	61fb      	str	r3, [r7, #28]
 8002686:	2300      	movs	r3, #0
 8002688:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800268a:	4b3e      	ldr	r3, [pc, #248]	; (8002784 <HAL_RCC_GetSysClockFreq+0x108>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f003 030c 	and.w	r3, r3, #12
 8002692:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002694:	4b3b      	ldr	r3, [pc, #236]	; (8002784 <HAL_RCC_GetSysClockFreq+0x108>)
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	f003 0303 	and.w	r3, r3, #3
 800269c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d005      	beq.n	80026b0 <HAL_RCC_GetSysClockFreq+0x34>
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	2b0c      	cmp	r3, #12
 80026a8:	d121      	bne.n	80026ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d11e      	bne.n	80026ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80026b0:	4b34      	ldr	r3, [pc, #208]	; (8002784 <HAL_RCC_GetSysClockFreq+0x108>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0308 	and.w	r3, r3, #8
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d107      	bne.n	80026cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80026bc:	4b31      	ldr	r3, [pc, #196]	; (8002784 <HAL_RCC_GetSysClockFreq+0x108>)
 80026be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026c2:	0a1b      	lsrs	r3, r3, #8
 80026c4:	f003 030f 	and.w	r3, r3, #15
 80026c8:	61fb      	str	r3, [r7, #28]
 80026ca:	e005      	b.n	80026d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80026cc:	4b2d      	ldr	r3, [pc, #180]	; (8002784 <HAL_RCC_GetSysClockFreq+0x108>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	091b      	lsrs	r3, r3, #4
 80026d2:	f003 030f 	and.w	r3, r3, #15
 80026d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80026d8:	4a2b      	ldr	r2, [pc, #172]	; (8002788 <HAL_RCC_GetSysClockFreq+0x10c>)
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d10d      	bne.n	8002704 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026ec:	e00a      	b.n	8002704 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	2b04      	cmp	r3, #4
 80026f2:	d102      	bne.n	80026fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80026f4:	4b25      	ldr	r3, [pc, #148]	; (800278c <HAL_RCC_GetSysClockFreq+0x110>)
 80026f6:	61bb      	str	r3, [r7, #24]
 80026f8:	e004      	b.n	8002704 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	2b08      	cmp	r3, #8
 80026fe:	d101      	bne.n	8002704 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002700:	4b23      	ldr	r3, [pc, #140]	; (8002790 <HAL_RCC_GetSysClockFreq+0x114>)
 8002702:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	2b0c      	cmp	r3, #12
 8002708:	d134      	bne.n	8002774 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800270a:	4b1e      	ldr	r3, [pc, #120]	; (8002784 <HAL_RCC_GetSysClockFreq+0x108>)
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	f003 0303 	and.w	r3, r3, #3
 8002712:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	2b02      	cmp	r3, #2
 8002718:	d003      	beq.n	8002722 <HAL_RCC_GetSysClockFreq+0xa6>
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	2b03      	cmp	r3, #3
 800271e:	d003      	beq.n	8002728 <HAL_RCC_GetSysClockFreq+0xac>
 8002720:	e005      	b.n	800272e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002722:	4b1a      	ldr	r3, [pc, #104]	; (800278c <HAL_RCC_GetSysClockFreq+0x110>)
 8002724:	617b      	str	r3, [r7, #20]
      break;
 8002726:	e005      	b.n	8002734 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002728:	4b19      	ldr	r3, [pc, #100]	; (8002790 <HAL_RCC_GetSysClockFreq+0x114>)
 800272a:	617b      	str	r3, [r7, #20]
      break;
 800272c:	e002      	b.n	8002734 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	617b      	str	r3, [r7, #20]
      break;
 8002732:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002734:	4b13      	ldr	r3, [pc, #76]	; (8002784 <HAL_RCC_GetSysClockFreq+0x108>)
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	091b      	lsrs	r3, r3, #4
 800273a:	f003 0307 	and.w	r3, r3, #7
 800273e:	3301      	adds	r3, #1
 8002740:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002742:	4b10      	ldr	r3, [pc, #64]	; (8002784 <HAL_RCC_GetSysClockFreq+0x108>)
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	0a1b      	lsrs	r3, r3, #8
 8002748:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800274c:	697a      	ldr	r2, [r7, #20]
 800274e:	fb03 f202 	mul.w	r2, r3, r2
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	fbb2 f3f3 	udiv	r3, r2, r3
 8002758:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800275a:	4b0a      	ldr	r3, [pc, #40]	; (8002784 <HAL_RCC_GetSysClockFreq+0x108>)
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	0e5b      	lsrs	r3, r3, #25
 8002760:	f003 0303 	and.w	r3, r3, #3
 8002764:	3301      	adds	r3, #1
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002772:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002774:	69bb      	ldr	r3, [r7, #24]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3724      	adds	r7, #36	; 0x24
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	40021000 	.word	0x40021000
 8002788:	080099e8 	.word	0x080099e8
 800278c:	00f42400 	.word	0x00f42400
 8002790:	007a1200 	.word	0x007a1200

08002794 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002798:	4b03      	ldr	r3, [pc, #12]	; (80027a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800279a:	681b      	ldr	r3, [r3, #0]
}
 800279c:	4618      	mov	r0, r3
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	20000000 	.word	0x20000000

080027ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80027b0:	f7ff fff0 	bl	8002794 <HAL_RCC_GetHCLKFreq>
 80027b4:	4602      	mov	r2, r0
 80027b6:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	0a1b      	lsrs	r3, r3, #8
 80027bc:	f003 0307 	and.w	r3, r3, #7
 80027c0:	4904      	ldr	r1, [pc, #16]	; (80027d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027c2:	5ccb      	ldrb	r3, [r1, r3]
 80027c4:	f003 031f 	and.w	r3, r3, #31
 80027c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	40021000 	.word	0x40021000
 80027d4:	080099e0 	.word	0x080099e0

080027d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80027dc:	f7ff ffda 	bl	8002794 <HAL_RCC_GetHCLKFreq>
 80027e0:	4602      	mov	r2, r0
 80027e2:	4b06      	ldr	r3, [pc, #24]	; (80027fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	0adb      	lsrs	r3, r3, #11
 80027e8:	f003 0307 	and.w	r3, r3, #7
 80027ec:	4904      	ldr	r1, [pc, #16]	; (8002800 <HAL_RCC_GetPCLK2Freq+0x28>)
 80027ee:	5ccb      	ldrb	r3, [r1, r3]
 80027f0:	f003 031f 	and.w	r3, r3, #31
 80027f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40021000 	.word	0x40021000
 8002800:	080099e0 	.word	0x080099e0

08002804 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	220f      	movs	r2, #15
 8002812:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002814:	4b12      	ldr	r3, [pc, #72]	; (8002860 <HAL_RCC_GetClockConfig+0x5c>)
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f003 0203 	and.w	r2, r3, #3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002820:	4b0f      	ldr	r3, [pc, #60]	; (8002860 <HAL_RCC_GetClockConfig+0x5c>)
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800282c:	4b0c      	ldr	r3, [pc, #48]	; (8002860 <HAL_RCC_GetClockConfig+0x5c>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002838:	4b09      	ldr	r3, [pc, #36]	; (8002860 <HAL_RCC_GetClockConfig+0x5c>)
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	08db      	lsrs	r3, r3, #3
 800283e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002846:	4b07      	ldr	r3, [pc, #28]	; (8002864 <HAL_RCC_GetClockConfig+0x60>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0207 	and.w	r2, r3, #7
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	601a      	str	r2, [r3, #0]
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	40021000 	.word	0x40021000
 8002864:	40022000 	.word	0x40022000

08002868 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002870:	2300      	movs	r3, #0
 8002872:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002874:	4b2a      	ldr	r3, [pc, #168]	; (8002920 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002878:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d003      	beq.n	8002888 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002880:	f7ff f9bc 	bl	8001bfc <HAL_PWREx_GetVoltageRange>
 8002884:	6178      	str	r0, [r7, #20]
 8002886:	e014      	b.n	80028b2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002888:	4b25      	ldr	r3, [pc, #148]	; (8002920 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800288a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800288c:	4a24      	ldr	r2, [pc, #144]	; (8002920 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800288e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002892:	6593      	str	r3, [r2, #88]	; 0x58
 8002894:	4b22      	ldr	r3, [pc, #136]	; (8002920 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80028a0:	f7ff f9ac 	bl	8001bfc <HAL_PWREx_GetVoltageRange>
 80028a4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80028a6:	4b1e      	ldr	r3, [pc, #120]	; (8002920 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028aa:	4a1d      	ldr	r2, [pc, #116]	; (8002920 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028b0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028b8:	d10b      	bne.n	80028d2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2b80      	cmp	r3, #128	; 0x80
 80028be:	d919      	bls.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2ba0      	cmp	r3, #160	; 0xa0
 80028c4:	d902      	bls.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028c6:	2302      	movs	r3, #2
 80028c8:	613b      	str	r3, [r7, #16]
 80028ca:	e013      	b.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028cc:	2301      	movs	r3, #1
 80028ce:	613b      	str	r3, [r7, #16]
 80028d0:	e010      	b.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2b80      	cmp	r3, #128	; 0x80
 80028d6:	d902      	bls.n	80028de <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028d8:	2303      	movs	r3, #3
 80028da:	613b      	str	r3, [r7, #16]
 80028dc:	e00a      	b.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2b80      	cmp	r3, #128	; 0x80
 80028e2:	d102      	bne.n	80028ea <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028e4:	2302      	movs	r3, #2
 80028e6:	613b      	str	r3, [r7, #16]
 80028e8:	e004      	b.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b70      	cmp	r3, #112	; 0x70
 80028ee:	d101      	bne.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028f0:	2301      	movs	r3, #1
 80028f2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028f4:	4b0b      	ldr	r3, [pc, #44]	; (8002924 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f023 0207 	bic.w	r2, r3, #7
 80028fc:	4909      	ldr	r1, [pc, #36]	; (8002924 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	4313      	orrs	r3, r2
 8002902:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002904:	4b07      	ldr	r3, [pc, #28]	; (8002924 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0307 	and.w	r3, r3, #7
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	429a      	cmp	r2, r3
 8002910:	d001      	beq.n	8002916 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e000      	b.n	8002918 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	3718      	adds	r7, #24
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40021000 	.word	0x40021000
 8002924:	40022000 	.word	0x40022000

08002928 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002930:	2300      	movs	r3, #0
 8002932:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002934:	2300      	movs	r3, #0
 8002936:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002940:	2b00      	cmp	r3, #0
 8002942:	d041      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002948:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800294c:	d02a      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800294e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002952:	d824      	bhi.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002954:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002958:	d008      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800295a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800295e:	d81e      	bhi.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002960:	2b00      	cmp	r3, #0
 8002962:	d00a      	beq.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002964:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002968:	d010      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800296a:	e018      	b.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800296c:	4b86      	ldr	r3, [pc, #536]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	4a85      	ldr	r2, [pc, #532]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002972:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002976:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002978:	e015      	b.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	3304      	adds	r3, #4
 800297e:	2100      	movs	r1, #0
 8002980:	4618      	mov	r0, r3
 8002982:	f000 fabb 	bl	8002efc <RCCEx_PLLSAI1_Config>
 8002986:	4603      	mov	r3, r0
 8002988:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800298a:	e00c      	b.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	3320      	adds	r3, #32
 8002990:	2100      	movs	r1, #0
 8002992:	4618      	mov	r0, r3
 8002994:	f000 fba6 	bl	80030e4 <RCCEx_PLLSAI2_Config>
 8002998:	4603      	mov	r3, r0
 800299a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800299c:	e003      	b.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	74fb      	strb	r3, [r7, #19]
      break;
 80029a2:	e000      	b.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80029a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029a6:	7cfb      	ldrb	r3, [r7, #19]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d10b      	bne.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80029ac:	4b76      	ldr	r3, [pc, #472]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029b2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80029ba:	4973      	ldr	r1, [pc, #460]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80029c2:	e001      	b.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029c4:	7cfb      	ldrb	r3, [r7, #19]
 80029c6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d041      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029d8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029dc:	d02a      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80029de:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029e2:	d824      	bhi.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029e8:	d008      	beq.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80029ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029ee:	d81e      	bhi.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00a      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80029f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029f8:	d010      	beq.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80029fa:	e018      	b.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80029fc:	4b62      	ldr	r3, [pc, #392]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	4a61      	ldr	r2, [pc, #388]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a06:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a08:	e015      	b.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	3304      	adds	r3, #4
 8002a0e:	2100      	movs	r1, #0
 8002a10:	4618      	mov	r0, r3
 8002a12:	f000 fa73 	bl	8002efc <RCCEx_PLLSAI1_Config>
 8002a16:	4603      	mov	r3, r0
 8002a18:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a1a:	e00c      	b.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	3320      	adds	r3, #32
 8002a20:	2100      	movs	r1, #0
 8002a22:	4618      	mov	r0, r3
 8002a24:	f000 fb5e 	bl	80030e4 <RCCEx_PLLSAI2_Config>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a2c:	e003      	b.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	74fb      	strb	r3, [r7, #19]
      break;
 8002a32:	e000      	b.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002a34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a36:	7cfb      	ldrb	r3, [r7, #19]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10b      	bne.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a3c:	4b52      	ldr	r3, [pc, #328]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a42:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a4a:	494f      	ldr	r1, [pc, #316]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002a52:	e001      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a54:	7cfb      	ldrb	r3, [r7, #19]
 8002a56:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 80a0 	beq.w	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a66:	2300      	movs	r3, #0
 8002a68:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a6a:	4b47      	ldr	r3, [pc, #284]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002a76:	2301      	movs	r3, #1
 8002a78:	e000      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00d      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a80:	4b41      	ldr	r3, [pc, #260]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a84:	4a40      	ldr	r2, [pc, #256]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a8a:	6593      	str	r3, [r2, #88]	; 0x58
 8002a8c:	4b3e      	ldr	r3, [pc, #248]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a94:	60bb      	str	r3, [r7, #8]
 8002a96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a9c:	4b3b      	ldr	r3, [pc, #236]	; (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a3a      	ldr	r2, [pc, #232]	; (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002aa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aa6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002aa8:	f7fe fdf8 	bl	800169c <HAL_GetTick>
 8002aac:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002aae:	e009      	b.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ab0:	f7fe fdf4 	bl	800169c <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d902      	bls.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	74fb      	strb	r3, [r7, #19]
        break;
 8002ac2:	e005      	b.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ac4:	4b31      	ldr	r3, [pc, #196]	; (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d0ef      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002ad0:	7cfb      	ldrb	r3, [r7, #19]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d15c      	bne.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ad6:	4b2c      	ldr	r3, [pc, #176]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002adc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ae0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d01f      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d019      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002af4:	4b24      	ldr	r3, [pc, #144]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002afa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002afe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b00:	4b21      	ldr	r3, [pc, #132]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b06:	4a20      	ldr	r2, [pc, #128]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b10:	4b1d      	ldr	r3, [pc, #116]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b16:	4a1c      	ldr	r2, [pc, #112]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b20:	4a19      	ldr	r2, [pc, #100]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d016      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b32:	f7fe fdb3 	bl	800169c <HAL_GetTick>
 8002b36:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b38:	e00b      	b.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b3a:	f7fe fdaf 	bl	800169c <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d902      	bls.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	74fb      	strb	r3, [r7, #19]
            break;
 8002b50:	e006      	b.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b52:	4b0d      	ldr	r3, [pc, #52]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d0ec      	beq.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002b60:	7cfb      	ldrb	r3, [r7, #19]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d10c      	bne.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b66:	4b08      	ldr	r3, [pc, #32]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b76:	4904      	ldr	r1, [pc, #16]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002b7e:	e009      	b.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b80:	7cfb      	ldrb	r3, [r7, #19]
 8002b82:	74bb      	strb	r3, [r7, #18]
 8002b84:	e006      	b.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002b86:	bf00      	nop
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b90:	7cfb      	ldrb	r3, [r7, #19]
 8002b92:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b94:	7c7b      	ldrb	r3, [r7, #17]
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d105      	bne.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b9a:	4b9e      	ldr	r3, [pc, #632]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b9e:	4a9d      	ldr	r2, [pc, #628]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ba0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ba4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00a      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bb2:	4b98      	ldr	r3, [pc, #608]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bb8:	f023 0203 	bic.w	r2, r3, #3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bc0:	4994      	ldr	r1, [pc, #592]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0302 	and.w	r3, r3, #2
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00a      	beq.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bd4:	4b8f      	ldr	r3, [pc, #572]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bda:	f023 020c 	bic.w	r2, r3, #12
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002be2:	498c      	ldr	r1, [pc, #560]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0304 	and.w	r3, r3, #4
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00a      	beq.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002bf6:	4b87      	ldr	r3, [pc, #540]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bfc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c04:	4983      	ldr	r1, [pc, #524]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0308 	and.w	r3, r3, #8
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00a      	beq.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c18:	4b7e      	ldr	r3, [pc, #504]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c1e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c26:	497b      	ldr	r1, [pc, #492]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0310 	and.w	r3, r3, #16
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00a      	beq.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c3a:	4b76      	ldr	r3, [pc, #472]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c48:	4972      	ldr	r1, [pc, #456]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0320 	and.w	r3, r3, #32
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d00a      	beq.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c5c:	4b6d      	ldr	r3, [pc, #436]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c62:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c6a:	496a      	ldr	r1, [pc, #424]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00a      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c7e:	4b65      	ldr	r3, [pc, #404]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c84:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c8c:	4961      	ldr	r1, [pc, #388]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00a      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ca0:	4b5c      	ldr	r3, [pc, #368]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ca6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cae:	4959      	ldr	r1, [pc, #356]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00a      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cc2:	4b54      	ldr	r3, [pc, #336]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cd0:	4950      	ldr	r1, [pc, #320]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d00a      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ce4:	4b4b      	ldr	r3, [pc, #300]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cf2:	4948      	ldr	r1, [pc, #288]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00a      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d06:	4b43      	ldr	r3, [pc, #268]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d14:	493f      	ldr	r1, [pc, #252]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d028      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d28:	4b3a      	ldr	r3, [pc, #232]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d2e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d36:	4937      	ldr	r1, [pc, #220]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d46:	d106      	bne.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d48:	4b32      	ldr	r3, [pc, #200]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	4a31      	ldr	r2, [pc, #196]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d52:	60d3      	str	r3, [r2, #12]
 8002d54:	e011      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d5a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d5e:	d10c      	bne.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	3304      	adds	r3, #4
 8002d64:	2101      	movs	r1, #1
 8002d66:	4618      	mov	r0, r3
 8002d68:	f000 f8c8 	bl	8002efc <RCCEx_PLLSAI1_Config>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002d70:	7cfb      	ldrb	r3, [r7, #19]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002d76:	7cfb      	ldrb	r3, [r7, #19]
 8002d78:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d028      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d86:	4b23      	ldr	r3, [pc, #140]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d8c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d94:	491f      	ldr	r1, [pc, #124]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002da4:	d106      	bne.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002da6:	4b1b      	ldr	r3, [pc, #108]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	4a1a      	ldr	r2, [pc, #104]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002db0:	60d3      	str	r3, [r2, #12]
 8002db2:	e011      	b.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002db8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002dbc:	d10c      	bne.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	3304      	adds	r3, #4
 8002dc2:	2101      	movs	r1, #1
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f000 f899 	bl	8002efc <RCCEx_PLLSAI1_Config>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002dce:	7cfb      	ldrb	r3, [r7, #19]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d001      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002dd4:	7cfb      	ldrb	r3, [r7, #19]
 8002dd6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d02b      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002de4:	4b0b      	ldr	r3, [pc, #44]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002df2:	4908      	ldr	r1, [pc, #32]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dfe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e02:	d109      	bne.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e04:	4b03      	ldr	r3, [pc, #12]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	4a02      	ldr	r2, [pc, #8]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e0e:	60d3      	str	r3, [r2, #12]
 8002e10:	e014      	b.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002e12:	bf00      	nop
 8002e14:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e1c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e20:	d10c      	bne.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	3304      	adds	r3, #4
 8002e26:	2101      	movs	r1, #1
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f000 f867 	bl	8002efc <RCCEx_PLLSAI1_Config>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e32:	7cfb      	ldrb	r3, [r7, #19]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002e38:	7cfb      	ldrb	r3, [r7, #19]
 8002e3a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d02f      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e48:	4b2b      	ldr	r3, [pc, #172]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e4e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e56:	4928      	ldr	r1, [pc, #160]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e62:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e66:	d10d      	bne.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	3304      	adds	r3, #4
 8002e6c:	2102      	movs	r1, #2
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f000 f844 	bl	8002efc <RCCEx_PLLSAI1_Config>
 8002e74:	4603      	mov	r3, r0
 8002e76:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e78:	7cfb      	ldrb	r3, [r7, #19]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d014      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e7e:	7cfb      	ldrb	r3, [r7, #19]
 8002e80:	74bb      	strb	r3, [r7, #18]
 8002e82:	e011      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e8c:	d10c      	bne.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	3320      	adds	r3, #32
 8002e92:	2102      	movs	r1, #2
 8002e94:	4618      	mov	r0, r3
 8002e96:	f000 f925 	bl	80030e4 <RCCEx_PLLSAI2_Config>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e9e:	7cfb      	ldrb	r3, [r7, #19]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002ea4:	7cfb      	ldrb	r3, [r7, #19]
 8002ea6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00a      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002eb4:	4b10      	ldr	r3, [pc, #64]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eba:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ec2:	490d      	ldr	r1, [pc, #52]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00b      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002ed6:	4b08      	ldr	r3, [pc, #32]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002edc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ee6:	4904      	ldr	r1, [pc, #16]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002eee:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3718      	adds	r7, #24
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	40021000 	.word	0x40021000

08002efc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f06:	2300      	movs	r3, #0
 8002f08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f0a:	4b75      	ldr	r3, [pc, #468]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d018      	beq.n	8002f48 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002f16:	4b72      	ldr	r3, [pc, #456]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	f003 0203 	and.w	r2, r3, #3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d10d      	bne.n	8002f42 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
       ||
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d009      	beq.n	8002f42 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f2e:	4b6c      	ldr	r3, [pc, #432]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	091b      	lsrs	r3, r3, #4
 8002f34:	f003 0307 	and.w	r3, r3, #7
 8002f38:	1c5a      	adds	r2, r3, #1
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
       ||
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d047      	beq.n	8002fd2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	73fb      	strb	r3, [r7, #15]
 8002f46:	e044      	b.n	8002fd2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2b03      	cmp	r3, #3
 8002f4e:	d018      	beq.n	8002f82 <RCCEx_PLLSAI1_Config+0x86>
 8002f50:	2b03      	cmp	r3, #3
 8002f52:	d825      	bhi.n	8002fa0 <RCCEx_PLLSAI1_Config+0xa4>
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d002      	beq.n	8002f5e <RCCEx_PLLSAI1_Config+0x62>
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d009      	beq.n	8002f70 <RCCEx_PLLSAI1_Config+0x74>
 8002f5c:	e020      	b.n	8002fa0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f5e:	4b60      	ldr	r3, [pc, #384]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d11d      	bne.n	8002fa6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f6e:	e01a      	b.n	8002fa6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f70:	4b5b      	ldr	r3, [pc, #364]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d116      	bne.n	8002faa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f80:	e013      	b.n	8002faa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f82:	4b57      	ldr	r3, [pc, #348]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d10f      	bne.n	8002fae <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f8e:	4b54      	ldr	r3, [pc, #336]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d109      	bne.n	8002fae <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f9e:	e006      	b.n	8002fae <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	73fb      	strb	r3, [r7, #15]
      break;
 8002fa4:	e004      	b.n	8002fb0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fa6:	bf00      	nop
 8002fa8:	e002      	b.n	8002fb0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002faa:	bf00      	nop
 8002fac:	e000      	b.n	8002fb0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fae:	bf00      	nop
    }

    if(status == HAL_OK)
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d10d      	bne.n	8002fd2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002fb6:	4b4a      	ldr	r3, [pc, #296]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6819      	ldr	r1, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	011b      	lsls	r3, r3, #4
 8002fca:	430b      	orrs	r3, r1
 8002fcc:	4944      	ldr	r1, [pc, #272]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d17d      	bne.n	80030d4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002fd8:	4b41      	ldr	r3, [pc, #260]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a40      	ldr	r2, [pc, #256]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fde:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002fe2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fe4:	f7fe fb5a 	bl	800169c <HAL_GetTick>
 8002fe8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fea:	e009      	b.n	8003000 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002fec:	f7fe fb56 	bl	800169c <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d902      	bls.n	8003000 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	73fb      	strb	r3, [r7, #15]
        break;
 8002ffe:	e005      	b.n	800300c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003000:	4b37      	ldr	r3, [pc, #220]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1ef      	bne.n	8002fec <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800300c:	7bfb      	ldrb	r3, [r7, #15]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d160      	bne.n	80030d4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d111      	bne.n	800303c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003018:	4b31      	ldr	r3, [pc, #196]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003020:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6892      	ldr	r2, [r2, #8]
 8003028:	0211      	lsls	r1, r2, #8
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	68d2      	ldr	r2, [r2, #12]
 800302e:	0912      	lsrs	r2, r2, #4
 8003030:	0452      	lsls	r2, r2, #17
 8003032:	430a      	orrs	r2, r1
 8003034:	492a      	ldr	r1, [pc, #168]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003036:	4313      	orrs	r3, r2
 8003038:	610b      	str	r3, [r1, #16]
 800303a:	e027      	b.n	800308c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	2b01      	cmp	r3, #1
 8003040:	d112      	bne.n	8003068 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003042:	4b27      	ldr	r3, [pc, #156]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800304a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	6892      	ldr	r2, [r2, #8]
 8003052:	0211      	lsls	r1, r2, #8
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6912      	ldr	r2, [r2, #16]
 8003058:	0852      	lsrs	r2, r2, #1
 800305a:	3a01      	subs	r2, #1
 800305c:	0552      	lsls	r2, r2, #21
 800305e:	430a      	orrs	r2, r1
 8003060:	491f      	ldr	r1, [pc, #124]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003062:	4313      	orrs	r3, r2
 8003064:	610b      	str	r3, [r1, #16]
 8003066:	e011      	b.n	800308c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003068:	4b1d      	ldr	r3, [pc, #116]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800306a:	691b      	ldr	r3, [r3, #16]
 800306c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003070:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	6892      	ldr	r2, [r2, #8]
 8003078:	0211      	lsls	r1, r2, #8
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	6952      	ldr	r2, [r2, #20]
 800307e:	0852      	lsrs	r2, r2, #1
 8003080:	3a01      	subs	r2, #1
 8003082:	0652      	lsls	r2, r2, #25
 8003084:	430a      	orrs	r2, r1
 8003086:	4916      	ldr	r1, [pc, #88]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003088:	4313      	orrs	r3, r2
 800308a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800308c:	4b14      	ldr	r3, [pc, #80]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a13      	ldr	r2, [pc, #76]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003092:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003096:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003098:	f7fe fb00 	bl	800169c <HAL_GetTick>
 800309c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800309e:	e009      	b.n	80030b4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030a0:	f7fe fafc 	bl	800169c <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d902      	bls.n	80030b4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	73fb      	strb	r3, [r7, #15]
          break;
 80030b2:	e005      	b.n	80030c0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030b4:	4b0a      	ldr	r3, [pc, #40]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d0ef      	beq.n	80030a0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80030c0:	7bfb      	ldrb	r3, [r7, #15]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d106      	bne.n	80030d4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80030c6:	4b06      	ldr	r3, [pc, #24]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030c8:	691a      	ldr	r2, [r3, #16]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	4904      	ldr	r1, [pc, #16]	; (80030e0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80030d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	40021000 	.word	0x40021000

080030e4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030ee:	2300      	movs	r3, #0
 80030f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030f2:	4b6a      	ldr	r3, [pc, #424]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	f003 0303 	and.w	r3, r3, #3
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d018      	beq.n	8003130 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80030fe:	4b67      	ldr	r3, [pc, #412]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	f003 0203 	and.w	r2, r3, #3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	429a      	cmp	r2, r3
 800310c:	d10d      	bne.n	800312a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
       ||
 8003112:	2b00      	cmp	r3, #0
 8003114:	d009      	beq.n	800312a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003116:	4b61      	ldr	r3, [pc, #388]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	091b      	lsrs	r3, r3, #4
 800311c:	f003 0307 	and.w	r3, r3, #7
 8003120:	1c5a      	adds	r2, r3, #1
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685b      	ldr	r3, [r3, #4]
       ||
 8003126:	429a      	cmp	r2, r3
 8003128:	d047      	beq.n	80031ba <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	73fb      	strb	r3, [r7, #15]
 800312e:	e044      	b.n	80031ba <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2b03      	cmp	r3, #3
 8003136:	d018      	beq.n	800316a <RCCEx_PLLSAI2_Config+0x86>
 8003138:	2b03      	cmp	r3, #3
 800313a:	d825      	bhi.n	8003188 <RCCEx_PLLSAI2_Config+0xa4>
 800313c:	2b01      	cmp	r3, #1
 800313e:	d002      	beq.n	8003146 <RCCEx_PLLSAI2_Config+0x62>
 8003140:	2b02      	cmp	r3, #2
 8003142:	d009      	beq.n	8003158 <RCCEx_PLLSAI2_Config+0x74>
 8003144:	e020      	b.n	8003188 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003146:	4b55      	ldr	r3, [pc, #340]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d11d      	bne.n	800318e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003156:	e01a      	b.n	800318e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003158:	4b50      	ldr	r3, [pc, #320]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003160:	2b00      	cmp	r3, #0
 8003162:	d116      	bne.n	8003192 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003168:	e013      	b.n	8003192 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800316a:	4b4c      	ldr	r3, [pc, #304]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10f      	bne.n	8003196 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003176:	4b49      	ldr	r3, [pc, #292]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d109      	bne.n	8003196 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003186:	e006      	b.n	8003196 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	73fb      	strb	r3, [r7, #15]
      break;
 800318c:	e004      	b.n	8003198 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800318e:	bf00      	nop
 8003190:	e002      	b.n	8003198 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003192:	bf00      	nop
 8003194:	e000      	b.n	8003198 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003196:	bf00      	nop
    }

    if(status == HAL_OK)
 8003198:	7bfb      	ldrb	r3, [r7, #15]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10d      	bne.n	80031ba <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800319e:	4b3f      	ldr	r3, [pc, #252]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6819      	ldr	r1, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	3b01      	subs	r3, #1
 80031b0:	011b      	lsls	r3, r3, #4
 80031b2:	430b      	orrs	r3, r1
 80031b4:	4939      	ldr	r1, [pc, #228]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80031ba:	7bfb      	ldrb	r3, [r7, #15]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d167      	bne.n	8003290 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80031c0:	4b36      	ldr	r3, [pc, #216]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a35      	ldr	r2, [pc, #212]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031cc:	f7fe fa66 	bl	800169c <HAL_GetTick>
 80031d0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031d2:	e009      	b.n	80031e8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80031d4:	f7fe fa62 	bl	800169c <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d902      	bls.n	80031e8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	73fb      	strb	r3, [r7, #15]
        break;
 80031e6:	e005      	b.n	80031f4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031e8:	4b2c      	ldr	r3, [pc, #176]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d1ef      	bne.n	80031d4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80031f4:	7bfb      	ldrb	r3, [r7, #15]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d14a      	bne.n	8003290 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d111      	bne.n	8003224 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003200:	4b26      	ldr	r3, [pc, #152]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003208:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	6892      	ldr	r2, [r2, #8]
 8003210:	0211      	lsls	r1, r2, #8
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	68d2      	ldr	r2, [r2, #12]
 8003216:	0912      	lsrs	r2, r2, #4
 8003218:	0452      	lsls	r2, r2, #17
 800321a:	430a      	orrs	r2, r1
 800321c:	491f      	ldr	r1, [pc, #124]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 800321e:	4313      	orrs	r3, r2
 8003220:	614b      	str	r3, [r1, #20]
 8003222:	e011      	b.n	8003248 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003224:	4b1d      	ldr	r3, [pc, #116]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003226:	695b      	ldr	r3, [r3, #20]
 8003228:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800322c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	6892      	ldr	r2, [r2, #8]
 8003234:	0211      	lsls	r1, r2, #8
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	6912      	ldr	r2, [r2, #16]
 800323a:	0852      	lsrs	r2, r2, #1
 800323c:	3a01      	subs	r2, #1
 800323e:	0652      	lsls	r2, r2, #25
 8003240:	430a      	orrs	r2, r1
 8003242:	4916      	ldr	r1, [pc, #88]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003244:	4313      	orrs	r3, r2
 8003246:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003248:	4b14      	ldr	r3, [pc, #80]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a13      	ldr	r2, [pc, #76]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 800324e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003252:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003254:	f7fe fa22 	bl	800169c <HAL_GetTick>
 8003258:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800325a:	e009      	b.n	8003270 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800325c:	f7fe fa1e 	bl	800169c <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b02      	cmp	r3, #2
 8003268:	d902      	bls.n	8003270 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	73fb      	strb	r3, [r7, #15]
          break;
 800326e:	e005      	b.n	800327c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003270:	4b0a      	ldr	r3, [pc, #40]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0ef      	beq.n	800325c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800327c:	7bfb      	ldrb	r3, [r7, #15]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d106      	bne.n	8003290 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003282:	4b06      	ldr	r3, [pc, #24]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003284:	695a      	ldr	r2, [r3, #20]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	695b      	ldr	r3, [r3, #20]
 800328a:	4904      	ldr	r1, [pc, #16]	; (800329c <RCCEx_PLLSAI2_Config+0x1b8>)
 800328c:	4313      	orrs	r3, r2
 800328e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003290:	7bfb      	ldrb	r3, [r7, #15]
}
 8003292:	4618      	mov	r0, r3
 8003294:	3710      	adds	r7, #16
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	40021000 	.word	0x40021000

080032a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d101      	bne.n	80032b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e049      	b.n	8003346 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d106      	bne.n	80032cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f000 f841 	bl	800334e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2202      	movs	r2, #2
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	3304      	adds	r3, #4
 80032dc:	4619      	mov	r1, r3
 80032de:	4610      	mov	r0, r2
 80032e0:	f000 f9f8 	bl	80036d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	3708      	adds	r7, #8
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}

0800334e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800334e:	b480      	push	{r7}
 8003350:	b083      	sub	sp, #12
 8003352:	af00      	add	r7, sp, #0
 8003354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003356:	bf00      	nop
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
	...

08003364 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b01      	cmp	r3, #1
 8003376:	d001      	beq.n	800337c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e04f      	b.n	800341c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2202      	movs	r2, #2
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68da      	ldr	r2, [r3, #12]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f042 0201 	orr.w	r2, r2, #1
 8003392:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a23      	ldr	r2, [pc, #140]	; (8003428 <HAL_TIM_Base_Start_IT+0xc4>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d01d      	beq.n	80033da <HAL_TIM_Base_Start_IT+0x76>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033a6:	d018      	beq.n	80033da <HAL_TIM_Base_Start_IT+0x76>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a1f      	ldr	r2, [pc, #124]	; (800342c <HAL_TIM_Base_Start_IT+0xc8>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d013      	beq.n	80033da <HAL_TIM_Base_Start_IT+0x76>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a1e      	ldr	r2, [pc, #120]	; (8003430 <HAL_TIM_Base_Start_IT+0xcc>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d00e      	beq.n	80033da <HAL_TIM_Base_Start_IT+0x76>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a1c      	ldr	r2, [pc, #112]	; (8003434 <HAL_TIM_Base_Start_IT+0xd0>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d009      	beq.n	80033da <HAL_TIM_Base_Start_IT+0x76>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a1b      	ldr	r2, [pc, #108]	; (8003438 <HAL_TIM_Base_Start_IT+0xd4>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d004      	beq.n	80033da <HAL_TIM_Base_Start_IT+0x76>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a19      	ldr	r2, [pc, #100]	; (800343c <HAL_TIM_Base_Start_IT+0xd8>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d115      	bne.n	8003406 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	4b17      	ldr	r3, [pc, #92]	; (8003440 <HAL_TIM_Base_Start_IT+0xdc>)
 80033e2:	4013      	ands	r3, r2
 80033e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2b06      	cmp	r3, #6
 80033ea:	d015      	beq.n	8003418 <HAL_TIM_Base_Start_IT+0xb4>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033f2:	d011      	beq.n	8003418 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f042 0201 	orr.w	r2, r2, #1
 8003402:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003404:	e008      	b.n	8003418 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f042 0201 	orr.w	r2, r2, #1
 8003414:	601a      	str	r2, [r3, #0]
 8003416:	e000      	b.n	800341a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003418:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800341a:	2300      	movs	r3, #0
}
 800341c:	4618      	mov	r0, r3
 800341e:	3714      	adds	r7, #20
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	40012c00 	.word	0x40012c00
 800342c:	40000400 	.word	0x40000400
 8003430:	40000800 	.word	0x40000800
 8003434:	40000c00 	.word	0x40000c00
 8003438:	40013400 	.word	0x40013400
 800343c:	40014000 	.word	0x40014000
 8003440:	00010007 	.word	0x00010007

08003444 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b02      	cmp	r3, #2
 8003458:	d122      	bne.n	80034a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b02      	cmp	r3, #2
 8003466:	d11b      	bne.n	80034a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f06f 0202 	mvn.w	r2, #2
 8003470:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2201      	movs	r2, #1
 8003476:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	f003 0303 	and.w	r3, r3, #3
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 f905 	bl	8003696 <HAL_TIM_IC_CaptureCallback>
 800348c:	e005      	b.n	800349a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 f8f7 	bl	8003682 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f000 f908 	bl	80036aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	f003 0304 	and.w	r3, r3, #4
 80034aa:	2b04      	cmp	r3, #4
 80034ac:	d122      	bne.n	80034f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	f003 0304 	and.w	r3, r3, #4
 80034b8:	2b04      	cmp	r3, #4
 80034ba:	d11b      	bne.n	80034f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f06f 0204 	mvn.w	r2, #4
 80034c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2202      	movs	r2, #2
 80034ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	699b      	ldr	r3, [r3, #24]
 80034d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 f8db 	bl	8003696 <HAL_TIM_IC_CaptureCallback>
 80034e0:	e005      	b.n	80034ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f8cd 	bl	8003682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f000 f8de 	bl	80036aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	691b      	ldr	r3, [r3, #16]
 80034fa:	f003 0308 	and.w	r3, r3, #8
 80034fe:	2b08      	cmp	r3, #8
 8003500:	d122      	bne.n	8003548 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	f003 0308 	and.w	r3, r3, #8
 800350c:	2b08      	cmp	r3, #8
 800350e:	d11b      	bne.n	8003548 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f06f 0208 	mvn.w	r2, #8
 8003518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2204      	movs	r2, #4
 800351e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	f003 0303 	and.w	r3, r3, #3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 f8b1 	bl	8003696 <HAL_TIM_IC_CaptureCallback>
 8003534:	e005      	b.n	8003542 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 f8a3 	bl	8003682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f000 f8b4 	bl	80036aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	f003 0310 	and.w	r3, r3, #16
 8003552:	2b10      	cmp	r3, #16
 8003554:	d122      	bne.n	800359c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	f003 0310 	and.w	r3, r3, #16
 8003560:	2b10      	cmp	r3, #16
 8003562:	d11b      	bne.n	800359c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f06f 0210 	mvn.w	r2, #16
 800356c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2208      	movs	r2, #8
 8003572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f000 f887 	bl	8003696 <HAL_TIM_IC_CaptureCallback>
 8003588:	e005      	b.n	8003596 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 f879 	bl	8003682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f000 f88a 	bl	80036aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d10e      	bne.n	80035c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d107      	bne.n	80035c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f06f 0201 	mvn.w	r2, #1
 80035c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f7fd fe1a 	bl	80011fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	691b      	ldr	r3, [r3, #16]
 80035ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035d2:	2b80      	cmp	r3, #128	; 0x80
 80035d4:	d10e      	bne.n	80035f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035e0:	2b80      	cmp	r3, #128	; 0x80
 80035e2:	d107      	bne.n	80035f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80035ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 f914 	bl	800381c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003602:	d10e      	bne.n	8003622 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800360e:	2b80      	cmp	r3, #128	; 0x80
 8003610:	d107      	bne.n	8003622 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800361a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 f907 	bl	8003830 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	691b      	ldr	r3, [r3, #16]
 8003628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800362c:	2b40      	cmp	r3, #64	; 0x40
 800362e:	d10e      	bne.n	800364e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800363a:	2b40      	cmp	r3, #64	; 0x40
 800363c:	d107      	bne.n	800364e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003646:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 f838 	bl	80036be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	f003 0320 	and.w	r3, r3, #32
 8003658:	2b20      	cmp	r3, #32
 800365a:	d10e      	bne.n	800367a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	f003 0320 	and.w	r3, r3, #32
 8003666:	2b20      	cmp	r3, #32
 8003668:	d107      	bne.n	800367a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f06f 0220 	mvn.w	r2, #32
 8003672:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f000 f8c7 	bl	8003808 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800367a:	bf00      	nop
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}

08003682 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003682:	b480      	push	{r7}
 8003684:	b083      	sub	sp, #12
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800368a:	bf00      	nop
 800368c:	370c      	adds	r7, #12
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003696:	b480      	push	{r7}
 8003698:	b083      	sub	sp, #12
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800369e:	bf00      	nop
 80036a0:	370c      	adds	r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr

080036aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b083      	sub	sp, #12
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036b2:	bf00      	nop
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr

080036be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036be:	b480      	push	{r7}
 80036c0:	b083      	sub	sp, #12
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036c6:	bf00      	nop
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
	...

080036d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	4a40      	ldr	r2, [pc, #256]	; (80037e8 <TIM_Base_SetConfig+0x114>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d013      	beq.n	8003714 <TIM_Base_SetConfig+0x40>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036f2:	d00f      	beq.n	8003714 <TIM_Base_SetConfig+0x40>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	4a3d      	ldr	r2, [pc, #244]	; (80037ec <TIM_Base_SetConfig+0x118>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d00b      	beq.n	8003714 <TIM_Base_SetConfig+0x40>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a3c      	ldr	r2, [pc, #240]	; (80037f0 <TIM_Base_SetConfig+0x11c>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d007      	beq.n	8003714 <TIM_Base_SetConfig+0x40>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a3b      	ldr	r2, [pc, #236]	; (80037f4 <TIM_Base_SetConfig+0x120>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d003      	beq.n	8003714 <TIM_Base_SetConfig+0x40>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	4a3a      	ldr	r2, [pc, #232]	; (80037f8 <TIM_Base_SetConfig+0x124>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d108      	bne.n	8003726 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800371a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	4313      	orrs	r3, r2
 8003724:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a2f      	ldr	r2, [pc, #188]	; (80037e8 <TIM_Base_SetConfig+0x114>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d01f      	beq.n	800376e <TIM_Base_SetConfig+0x9a>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003734:	d01b      	beq.n	800376e <TIM_Base_SetConfig+0x9a>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a2c      	ldr	r2, [pc, #176]	; (80037ec <TIM_Base_SetConfig+0x118>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d017      	beq.n	800376e <TIM_Base_SetConfig+0x9a>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a2b      	ldr	r2, [pc, #172]	; (80037f0 <TIM_Base_SetConfig+0x11c>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d013      	beq.n	800376e <TIM_Base_SetConfig+0x9a>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a2a      	ldr	r2, [pc, #168]	; (80037f4 <TIM_Base_SetConfig+0x120>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d00f      	beq.n	800376e <TIM_Base_SetConfig+0x9a>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a29      	ldr	r2, [pc, #164]	; (80037f8 <TIM_Base_SetConfig+0x124>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d00b      	beq.n	800376e <TIM_Base_SetConfig+0x9a>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a28      	ldr	r2, [pc, #160]	; (80037fc <TIM_Base_SetConfig+0x128>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d007      	beq.n	800376e <TIM_Base_SetConfig+0x9a>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a27      	ldr	r2, [pc, #156]	; (8003800 <TIM_Base_SetConfig+0x12c>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d003      	beq.n	800376e <TIM_Base_SetConfig+0x9a>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a26      	ldr	r2, [pc, #152]	; (8003804 <TIM_Base_SetConfig+0x130>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d108      	bne.n	8003780 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003774:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	4313      	orrs	r3, r2
 800377e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	4313      	orrs	r3, r2
 800378c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68fa      	ldr	r2, [r7, #12]
 8003792:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a10      	ldr	r2, [pc, #64]	; (80037e8 <TIM_Base_SetConfig+0x114>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d00f      	beq.n	80037cc <TIM_Base_SetConfig+0xf8>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	4a12      	ldr	r2, [pc, #72]	; (80037f8 <TIM_Base_SetConfig+0x124>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d00b      	beq.n	80037cc <TIM_Base_SetConfig+0xf8>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4a11      	ldr	r2, [pc, #68]	; (80037fc <TIM_Base_SetConfig+0x128>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d007      	beq.n	80037cc <TIM_Base_SetConfig+0xf8>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a10      	ldr	r2, [pc, #64]	; (8003800 <TIM_Base_SetConfig+0x12c>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d003      	beq.n	80037cc <TIM_Base_SetConfig+0xf8>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	4a0f      	ldr	r2, [pc, #60]	; (8003804 <TIM_Base_SetConfig+0x130>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d103      	bne.n	80037d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	691a      	ldr	r2, [r3, #16]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	615a      	str	r2, [r3, #20]
}
 80037da:	bf00      	nop
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40012c00 	.word	0x40012c00
 80037ec:	40000400 	.word	0x40000400
 80037f0:	40000800 	.word	0x40000800
 80037f4:	40000c00 	.word	0x40000c00
 80037f8:	40013400 	.word	0x40013400
 80037fc:	40014000 	.word	0x40014000
 8003800:	40014400 	.word	0x40014400
 8003804:	40014800 	.word	0x40014800

08003808 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003810:	bf00      	nop
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003838:	bf00      	nop
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e040      	b.n	80038d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800385a:	2b00      	cmp	r3, #0
 800385c:	d106      	bne.n	800386c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f7fd fd08 	bl	800127c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2224      	movs	r2, #36	; 0x24
 8003870:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 0201 	bic.w	r2, r2, #1
 8003880:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f000 f82c 	bl	80038e0 <UART_SetConfig>
 8003888:	4603      	mov	r3, r0
 800388a:	2b01      	cmp	r3, #1
 800388c:	d101      	bne.n	8003892 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e022      	b.n	80038d8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003896:	2b00      	cmp	r3, #0
 8003898:	d002      	beq.n	80038a0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 fad8 	bl	8003e50 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	685a      	ldr	r2, [r3, #4]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f042 0201 	orr.w	r2, r2, #1
 80038ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	f000 fb5f 	bl	8003f94 <UART_CheckIdleState>
 80038d6:	4603      	mov	r3, r0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038e4:	b08a      	sub	sp, #40	; 0x28
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80038ea:	2300      	movs	r3, #0
 80038ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	691b      	ldr	r3, [r3, #16]
 80038f8:	431a      	orrs	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	431a      	orrs	r2, r3
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	69db      	ldr	r3, [r3, #28]
 8003904:	4313      	orrs	r3, r2
 8003906:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	4ba4      	ldr	r3, [pc, #656]	; (8003ba0 <UART_SetConfig+0x2c0>)
 8003910:	4013      	ands	r3, r2
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	6812      	ldr	r2, [r2, #0]
 8003916:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003918:	430b      	orrs	r3, r1
 800391a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	68da      	ldr	r2, [r3, #12]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a99      	ldr	r2, [pc, #612]	; (8003ba4 <UART_SetConfig+0x2c4>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d004      	beq.n	800394c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6a1b      	ldr	r3, [r3, #32]
 8003946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003948:	4313      	orrs	r3, r2
 800394a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800395c:	430a      	orrs	r2, r1
 800395e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a90      	ldr	r2, [pc, #576]	; (8003ba8 <UART_SetConfig+0x2c8>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d126      	bne.n	80039b8 <UART_SetConfig+0xd8>
 800396a:	4b90      	ldr	r3, [pc, #576]	; (8003bac <UART_SetConfig+0x2cc>)
 800396c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003970:	f003 0303 	and.w	r3, r3, #3
 8003974:	2b03      	cmp	r3, #3
 8003976:	d81b      	bhi.n	80039b0 <UART_SetConfig+0xd0>
 8003978:	a201      	add	r2, pc, #4	; (adr r2, 8003980 <UART_SetConfig+0xa0>)
 800397a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800397e:	bf00      	nop
 8003980:	08003991 	.word	0x08003991
 8003984:	080039a1 	.word	0x080039a1
 8003988:	08003999 	.word	0x08003999
 800398c:	080039a9 	.word	0x080039a9
 8003990:	2301      	movs	r3, #1
 8003992:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003996:	e116      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003998:	2302      	movs	r3, #2
 800399a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800399e:	e112      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 80039a0:	2304      	movs	r3, #4
 80039a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039a6:	e10e      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 80039a8:	2308      	movs	r3, #8
 80039aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039ae:	e10a      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 80039b0:	2310      	movs	r3, #16
 80039b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039b6:	e106      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a7c      	ldr	r2, [pc, #496]	; (8003bb0 <UART_SetConfig+0x2d0>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d138      	bne.n	8003a34 <UART_SetConfig+0x154>
 80039c2:	4b7a      	ldr	r3, [pc, #488]	; (8003bac <UART_SetConfig+0x2cc>)
 80039c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c8:	f003 030c 	and.w	r3, r3, #12
 80039cc:	2b0c      	cmp	r3, #12
 80039ce:	d82d      	bhi.n	8003a2c <UART_SetConfig+0x14c>
 80039d0:	a201      	add	r2, pc, #4	; (adr r2, 80039d8 <UART_SetConfig+0xf8>)
 80039d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d6:	bf00      	nop
 80039d8:	08003a0d 	.word	0x08003a0d
 80039dc:	08003a2d 	.word	0x08003a2d
 80039e0:	08003a2d 	.word	0x08003a2d
 80039e4:	08003a2d 	.word	0x08003a2d
 80039e8:	08003a1d 	.word	0x08003a1d
 80039ec:	08003a2d 	.word	0x08003a2d
 80039f0:	08003a2d 	.word	0x08003a2d
 80039f4:	08003a2d 	.word	0x08003a2d
 80039f8:	08003a15 	.word	0x08003a15
 80039fc:	08003a2d 	.word	0x08003a2d
 8003a00:	08003a2d 	.word	0x08003a2d
 8003a04:	08003a2d 	.word	0x08003a2d
 8003a08:	08003a25 	.word	0x08003a25
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a12:	e0d8      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003a14:	2302      	movs	r3, #2
 8003a16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a1a:	e0d4      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003a1c:	2304      	movs	r3, #4
 8003a1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a22:	e0d0      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003a24:	2308      	movs	r3, #8
 8003a26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a2a:	e0cc      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003a2c:	2310      	movs	r3, #16
 8003a2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a32:	e0c8      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a5e      	ldr	r2, [pc, #376]	; (8003bb4 <UART_SetConfig+0x2d4>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d125      	bne.n	8003a8a <UART_SetConfig+0x1aa>
 8003a3e:	4b5b      	ldr	r3, [pc, #364]	; (8003bac <UART_SetConfig+0x2cc>)
 8003a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a44:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003a48:	2b30      	cmp	r3, #48	; 0x30
 8003a4a:	d016      	beq.n	8003a7a <UART_SetConfig+0x19a>
 8003a4c:	2b30      	cmp	r3, #48	; 0x30
 8003a4e:	d818      	bhi.n	8003a82 <UART_SetConfig+0x1a2>
 8003a50:	2b20      	cmp	r3, #32
 8003a52:	d00a      	beq.n	8003a6a <UART_SetConfig+0x18a>
 8003a54:	2b20      	cmp	r3, #32
 8003a56:	d814      	bhi.n	8003a82 <UART_SetConfig+0x1a2>
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d002      	beq.n	8003a62 <UART_SetConfig+0x182>
 8003a5c:	2b10      	cmp	r3, #16
 8003a5e:	d008      	beq.n	8003a72 <UART_SetConfig+0x192>
 8003a60:	e00f      	b.n	8003a82 <UART_SetConfig+0x1a2>
 8003a62:	2300      	movs	r3, #0
 8003a64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a68:	e0ad      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a70:	e0a9      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003a72:	2304      	movs	r3, #4
 8003a74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a78:	e0a5      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003a7a:	2308      	movs	r3, #8
 8003a7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a80:	e0a1      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003a82:	2310      	movs	r3, #16
 8003a84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a88:	e09d      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a4a      	ldr	r2, [pc, #296]	; (8003bb8 <UART_SetConfig+0x2d8>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d125      	bne.n	8003ae0 <UART_SetConfig+0x200>
 8003a94:	4b45      	ldr	r3, [pc, #276]	; (8003bac <UART_SetConfig+0x2cc>)
 8003a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003a9e:	2bc0      	cmp	r3, #192	; 0xc0
 8003aa0:	d016      	beq.n	8003ad0 <UART_SetConfig+0x1f0>
 8003aa2:	2bc0      	cmp	r3, #192	; 0xc0
 8003aa4:	d818      	bhi.n	8003ad8 <UART_SetConfig+0x1f8>
 8003aa6:	2b80      	cmp	r3, #128	; 0x80
 8003aa8:	d00a      	beq.n	8003ac0 <UART_SetConfig+0x1e0>
 8003aaa:	2b80      	cmp	r3, #128	; 0x80
 8003aac:	d814      	bhi.n	8003ad8 <UART_SetConfig+0x1f8>
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d002      	beq.n	8003ab8 <UART_SetConfig+0x1d8>
 8003ab2:	2b40      	cmp	r3, #64	; 0x40
 8003ab4:	d008      	beq.n	8003ac8 <UART_SetConfig+0x1e8>
 8003ab6:	e00f      	b.n	8003ad8 <UART_SetConfig+0x1f8>
 8003ab8:	2300      	movs	r3, #0
 8003aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003abe:	e082      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ac6:	e07e      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003ac8:	2304      	movs	r3, #4
 8003aca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ace:	e07a      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003ad0:	2308      	movs	r3, #8
 8003ad2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ad6:	e076      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003ad8:	2310      	movs	r3, #16
 8003ada:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ade:	e072      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a35      	ldr	r2, [pc, #212]	; (8003bbc <UART_SetConfig+0x2dc>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d12a      	bne.n	8003b40 <UART_SetConfig+0x260>
 8003aea:	4b30      	ldr	r3, [pc, #192]	; (8003bac <UART_SetConfig+0x2cc>)
 8003aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003af0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003af4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003af8:	d01a      	beq.n	8003b30 <UART_SetConfig+0x250>
 8003afa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003afe:	d81b      	bhi.n	8003b38 <UART_SetConfig+0x258>
 8003b00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b04:	d00c      	beq.n	8003b20 <UART_SetConfig+0x240>
 8003b06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b0a:	d815      	bhi.n	8003b38 <UART_SetConfig+0x258>
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d003      	beq.n	8003b18 <UART_SetConfig+0x238>
 8003b10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b14:	d008      	beq.n	8003b28 <UART_SetConfig+0x248>
 8003b16:	e00f      	b.n	8003b38 <UART_SetConfig+0x258>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b1e:	e052      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003b20:	2302      	movs	r3, #2
 8003b22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b26:	e04e      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003b28:	2304      	movs	r3, #4
 8003b2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b2e:	e04a      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003b30:	2308      	movs	r3, #8
 8003b32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b36:	e046      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003b38:	2310      	movs	r3, #16
 8003b3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b3e:	e042      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a17      	ldr	r2, [pc, #92]	; (8003ba4 <UART_SetConfig+0x2c4>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d13a      	bne.n	8003bc0 <UART_SetConfig+0x2e0>
 8003b4a:	4b18      	ldr	r3, [pc, #96]	; (8003bac <UART_SetConfig+0x2cc>)
 8003b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b50:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003b54:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b58:	d01a      	beq.n	8003b90 <UART_SetConfig+0x2b0>
 8003b5a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b5e:	d81b      	bhi.n	8003b98 <UART_SetConfig+0x2b8>
 8003b60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b64:	d00c      	beq.n	8003b80 <UART_SetConfig+0x2a0>
 8003b66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b6a:	d815      	bhi.n	8003b98 <UART_SetConfig+0x2b8>
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d003      	beq.n	8003b78 <UART_SetConfig+0x298>
 8003b70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b74:	d008      	beq.n	8003b88 <UART_SetConfig+0x2a8>
 8003b76:	e00f      	b.n	8003b98 <UART_SetConfig+0x2b8>
 8003b78:	2300      	movs	r3, #0
 8003b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b7e:	e022      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003b80:	2302      	movs	r3, #2
 8003b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b86:	e01e      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003b88:	2304      	movs	r3, #4
 8003b8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b8e:	e01a      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003b90:	2308      	movs	r3, #8
 8003b92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b96:	e016      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003b98:	2310      	movs	r3, #16
 8003b9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b9e:	e012      	b.n	8003bc6 <UART_SetConfig+0x2e6>
 8003ba0:	efff69f3 	.word	0xefff69f3
 8003ba4:	40008000 	.word	0x40008000
 8003ba8:	40013800 	.word	0x40013800
 8003bac:	40021000 	.word	0x40021000
 8003bb0:	40004400 	.word	0x40004400
 8003bb4:	40004800 	.word	0x40004800
 8003bb8:	40004c00 	.word	0x40004c00
 8003bbc:	40005000 	.word	0x40005000
 8003bc0:	2310      	movs	r3, #16
 8003bc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a9f      	ldr	r2, [pc, #636]	; (8003e48 <UART_SetConfig+0x568>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d17a      	bne.n	8003cc6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003bd0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003bd4:	2b08      	cmp	r3, #8
 8003bd6:	d824      	bhi.n	8003c22 <UART_SetConfig+0x342>
 8003bd8:	a201      	add	r2, pc, #4	; (adr r2, 8003be0 <UART_SetConfig+0x300>)
 8003bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bde:	bf00      	nop
 8003be0:	08003c05 	.word	0x08003c05
 8003be4:	08003c23 	.word	0x08003c23
 8003be8:	08003c0d 	.word	0x08003c0d
 8003bec:	08003c23 	.word	0x08003c23
 8003bf0:	08003c13 	.word	0x08003c13
 8003bf4:	08003c23 	.word	0x08003c23
 8003bf8:	08003c23 	.word	0x08003c23
 8003bfc:	08003c23 	.word	0x08003c23
 8003c00:	08003c1b 	.word	0x08003c1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c04:	f7fe fdd2 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8003c08:	61f8      	str	r0, [r7, #28]
        break;
 8003c0a:	e010      	b.n	8003c2e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c0c:	4b8f      	ldr	r3, [pc, #572]	; (8003e4c <UART_SetConfig+0x56c>)
 8003c0e:	61fb      	str	r3, [r7, #28]
        break;
 8003c10:	e00d      	b.n	8003c2e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c12:	f7fe fd33 	bl	800267c <HAL_RCC_GetSysClockFreq>
 8003c16:	61f8      	str	r0, [r7, #28]
        break;
 8003c18:	e009      	b.n	8003c2e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c1e:	61fb      	str	r3, [r7, #28]
        break;
 8003c20:	e005      	b.n	8003c2e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003c22:	2300      	movs	r3, #0
 8003c24:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003c2c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f000 80fb 	beq.w	8003e2c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	005b      	lsls	r3, r3, #1
 8003c3e:	4413      	add	r3, r2
 8003c40:	69fa      	ldr	r2, [r7, #28]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d305      	bcc.n	8003c52 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003c4c:	69fa      	ldr	r2, [r7, #28]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d903      	bls.n	8003c5a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003c58:	e0e8      	b.n	8003e2c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	461c      	mov	r4, r3
 8003c60:	4615      	mov	r5, r2
 8003c62:	f04f 0200 	mov.w	r2, #0
 8003c66:	f04f 0300 	mov.w	r3, #0
 8003c6a:	022b      	lsls	r3, r5, #8
 8003c6c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003c70:	0222      	lsls	r2, r4, #8
 8003c72:	68f9      	ldr	r1, [r7, #12]
 8003c74:	6849      	ldr	r1, [r1, #4]
 8003c76:	0849      	lsrs	r1, r1, #1
 8003c78:	2000      	movs	r0, #0
 8003c7a:	4688      	mov	r8, r1
 8003c7c:	4681      	mov	r9, r0
 8003c7e:	eb12 0a08 	adds.w	sl, r2, r8
 8003c82:	eb43 0b09 	adc.w	fp, r3, r9
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	603b      	str	r3, [r7, #0]
 8003c8e:	607a      	str	r2, [r7, #4]
 8003c90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c94:	4650      	mov	r0, sl
 8003c96:	4659      	mov	r1, fp
 8003c98:	f7fc ff86 	bl	8000ba8 <__aeabi_uldivmod>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	460b      	mov	r3, r1
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003caa:	d308      	bcc.n	8003cbe <UART_SetConfig+0x3de>
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cb2:	d204      	bcs.n	8003cbe <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	60da      	str	r2, [r3, #12]
 8003cbc:	e0b6      	b.n	8003e2c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003cc4:	e0b2      	b.n	8003e2c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	69db      	ldr	r3, [r3, #28]
 8003cca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cce:	d15e      	bne.n	8003d8e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003cd0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003cd4:	2b08      	cmp	r3, #8
 8003cd6:	d828      	bhi.n	8003d2a <UART_SetConfig+0x44a>
 8003cd8:	a201      	add	r2, pc, #4	; (adr r2, 8003ce0 <UART_SetConfig+0x400>)
 8003cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cde:	bf00      	nop
 8003ce0:	08003d05 	.word	0x08003d05
 8003ce4:	08003d0d 	.word	0x08003d0d
 8003ce8:	08003d15 	.word	0x08003d15
 8003cec:	08003d2b 	.word	0x08003d2b
 8003cf0:	08003d1b 	.word	0x08003d1b
 8003cf4:	08003d2b 	.word	0x08003d2b
 8003cf8:	08003d2b 	.word	0x08003d2b
 8003cfc:	08003d2b 	.word	0x08003d2b
 8003d00:	08003d23 	.word	0x08003d23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d04:	f7fe fd52 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8003d08:	61f8      	str	r0, [r7, #28]
        break;
 8003d0a:	e014      	b.n	8003d36 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d0c:	f7fe fd64 	bl	80027d8 <HAL_RCC_GetPCLK2Freq>
 8003d10:	61f8      	str	r0, [r7, #28]
        break;
 8003d12:	e010      	b.n	8003d36 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d14:	4b4d      	ldr	r3, [pc, #308]	; (8003e4c <UART_SetConfig+0x56c>)
 8003d16:	61fb      	str	r3, [r7, #28]
        break;
 8003d18:	e00d      	b.n	8003d36 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d1a:	f7fe fcaf 	bl	800267c <HAL_RCC_GetSysClockFreq>
 8003d1e:	61f8      	str	r0, [r7, #28]
        break;
 8003d20:	e009      	b.n	8003d36 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d26:	61fb      	str	r3, [r7, #28]
        break;
 8003d28:	e005      	b.n	8003d36 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003d34:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d077      	beq.n	8003e2c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	005a      	lsls	r2, r3, #1
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	085b      	lsrs	r3, r3, #1
 8003d46:	441a      	add	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d50:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	2b0f      	cmp	r3, #15
 8003d56:	d916      	bls.n	8003d86 <UART_SetConfig+0x4a6>
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d5e:	d212      	bcs.n	8003d86 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	f023 030f 	bic.w	r3, r3, #15
 8003d68:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d6a:	69bb      	ldr	r3, [r7, #24]
 8003d6c:	085b      	lsrs	r3, r3, #1
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	8afb      	ldrh	r3, [r7, #22]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	8afa      	ldrh	r2, [r7, #22]
 8003d82:	60da      	str	r2, [r3, #12]
 8003d84:	e052      	b.n	8003e2c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003d8c:	e04e      	b.n	8003e2c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d8e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003d92:	2b08      	cmp	r3, #8
 8003d94:	d827      	bhi.n	8003de6 <UART_SetConfig+0x506>
 8003d96:	a201      	add	r2, pc, #4	; (adr r2, 8003d9c <UART_SetConfig+0x4bc>)
 8003d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d9c:	08003dc1 	.word	0x08003dc1
 8003da0:	08003dc9 	.word	0x08003dc9
 8003da4:	08003dd1 	.word	0x08003dd1
 8003da8:	08003de7 	.word	0x08003de7
 8003dac:	08003dd7 	.word	0x08003dd7
 8003db0:	08003de7 	.word	0x08003de7
 8003db4:	08003de7 	.word	0x08003de7
 8003db8:	08003de7 	.word	0x08003de7
 8003dbc:	08003ddf 	.word	0x08003ddf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dc0:	f7fe fcf4 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8003dc4:	61f8      	str	r0, [r7, #28]
        break;
 8003dc6:	e014      	b.n	8003df2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003dc8:	f7fe fd06 	bl	80027d8 <HAL_RCC_GetPCLK2Freq>
 8003dcc:	61f8      	str	r0, [r7, #28]
        break;
 8003dce:	e010      	b.n	8003df2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dd0:	4b1e      	ldr	r3, [pc, #120]	; (8003e4c <UART_SetConfig+0x56c>)
 8003dd2:	61fb      	str	r3, [r7, #28]
        break;
 8003dd4:	e00d      	b.n	8003df2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dd6:	f7fe fc51 	bl	800267c <HAL_RCC_GetSysClockFreq>
 8003dda:	61f8      	str	r0, [r7, #28]
        break;
 8003ddc:	e009      	b.n	8003df2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003de2:	61fb      	str	r3, [r7, #28]
        break;
 8003de4:	e005      	b.n	8003df2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003de6:	2300      	movs	r3, #0
 8003de8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003df0:	bf00      	nop
    }

    if (pclk != 0U)
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d019      	beq.n	8003e2c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	085a      	lsrs	r2, r3, #1
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	441a      	add	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e0a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	2b0f      	cmp	r3, #15
 8003e10:	d909      	bls.n	8003e26 <UART_SetConfig+0x546>
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e18:	d205      	bcs.n	8003e26 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	60da      	str	r2, [r3, #12]
 8003e24:	e002      	b.n	8003e2c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003e38:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3728      	adds	r7, #40	; 0x28
 8003e40:	46bd      	mov	sp, r7
 8003e42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e46:	bf00      	nop
 8003e48:	40008000 	.word	0x40008000
 8003e4c:	00f42400 	.word	0x00f42400

08003e50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00a      	beq.n	8003e7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	430a      	orrs	r2, r1
 8003e78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00a      	beq.n	8003e9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	430a      	orrs	r2, r1
 8003e9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00a      	beq.n	8003ebe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	430a      	orrs	r2, r1
 8003ede:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee4:	f003 0310 	and.w	r3, r3, #16
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00a      	beq.n	8003f02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	430a      	orrs	r2, r1
 8003f00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f06:	f003 0320 	and.w	r3, r3, #32
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00a      	beq.n	8003f24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	430a      	orrs	r2, r1
 8003f22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d01a      	beq.n	8003f66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	430a      	orrs	r2, r1
 8003f44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f4e:	d10a      	bne.n	8003f66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	605a      	str	r2, [r3, #4]
  }
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af02      	add	r7, sp, #8
 8003f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003fa4:	f7fd fb7a 	bl	800169c <HAL_GetTick>
 8003fa8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0308 	and.w	r3, r3, #8
 8003fb4:	2b08      	cmp	r3, #8
 8003fb6:	d10e      	bne.n	8003fd6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fb8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fbc:	9300      	str	r3, [sp, #0]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f82d 	bl	8004026 <UART_WaitOnFlagUntilTimeout>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d001      	beq.n	8003fd6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e023      	b.n	800401e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0304 	and.w	r3, r3, #4
 8003fe0:	2b04      	cmp	r3, #4
 8003fe2:	d10e      	bne.n	8004002 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fe4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fe8:	9300      	str	r3, [sp, #0]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 f817 	bl	8004026 <UART_WaitOnFlagUntilTimeout>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d001      	beq.n	8004002 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e00d      	b.n	800401e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2220      	movs	r2, #32
 8004006:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2220      	movs	r2, #32
 800400c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}

08004026 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b09c      	sub	sp, #112	; 0x70
 800402a:	af00      	add	r7, sp, #0
 800402c:	60f8      	str	r0, [r7, #12]
 800402e:	60b9      	str	r1, [r7, #8]
 8004030:	603b      	str	r3, [r7, #0]
 8004032:	4613      	mov	r3, r2
 8004034:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004036:	e0a5      	b.n	8004184 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004038:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800403a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800403e:	f000 80a1 	beq.w	8004184 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004042:	f7fd fb2b 	bl	800169c <HAL_GetTick>
 8004046:	4602      	mov	r2, r0
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800404e:	429a      	cmp	r2, r3
 8004050:	d302      	bcc.n	8004058 <UART_WaitOnFlagUntilTimeout+0x32>
 8004052:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004054:	2b00      	cmp	r3, #0
 8004056:	d13e      	bne.n	80040d6 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800405e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004060:	e853 3f00 	ldrex	r3, [r3]
 8004064:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004066:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004068:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800406c:	667b      	str	r3, [r7, #100]	; 0x64
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	461a      	mov	r2, r3
 8004074:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004076:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004078:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800407a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800407c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800407e:	e841 2300 	strex	r3, r2, [r1]
 8004082:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004084:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1e6      	bne.n	8004058 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	3308      	adds	r3, #8
 8004090:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004092:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004094:	e853 3f00 	ldrex	r3, [r3]
 8004098:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800409a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800409c:	f023 0301 	bic.w	r3, r3, #1
 80040a0:	663b      	str	r3, [r7, #96]	; 0x60
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3308      	adds	r3, #8
 80040a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80040aa:	64ba      	str	r2, [r7, #72]	; 0x48
 80040ac:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80040b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040b2:	e841 2300 	strex	r3, r2, [r1]
 80040b6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80040b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1e5      	bne.n	800408a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2220      	movs	r2, #32
 80040c2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2220      	movs	r2, #32
 80040c8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e067      	b.n	80041a6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0304 	and.w	r3, r3, #4
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d04f      	beq.n	8004184 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	69db      	ldr	r3, [r3, #28]
 80040ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040f2:	d147      	bne.n	8004184 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040fc:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004106:	e853 3f00 	ldrex	r3, [r3]
 800410a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800410c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004112:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	461a      	mov	r2, r3
 800411a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800411c:	637b      	str	r3, [r7, #52]	; 0x34
 800411e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004120:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004122:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004124:	e841 2300 	strex	r3, r2, [r1]
 8004128:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800412a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1e6      	bne.n	80040fe <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	3308      	adds	r3, #8
 8004136:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	e853 3f00 	ldrex	r3, [r3]
 800413e:	613b      	str	r3, [r7, #16]
   return(result);
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f023 0301 	bic.w	r3, r3, #1
 8004146:	66bb      	str	r3, [r7, #104]	; 0x68
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	3308      	adds	r3, #8
 800414e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004150:	623a      	str	r2, [r7, #32]
 8004152:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004154:	69f9      	ldr	r1, [r7, #28]
 8004156:	6a3a      	ldr	r2, [r7, #32]
 8004158:	e841 2300 	strex	r3, r2, [r1]
 800415c:	61bb      	str	r3, [r7, #24]
   return(result);
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d1e5      	bne.n	8004130 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2220      	movs	r2, #32
 8004168:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2220      	movs	r2, #32
 800416e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2220      	movs	r2, #32
 8004174:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e010      	b.n	80041a6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	69da      	ldr	r2, [r3, #28]
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	4013      	ands	r3, r2
 800418e:	68ba      	ldr	r2, [r7, #8]
 8004190:	429a      	cmp	r2, r3
 8004192:	bf0c      	ite	eq
 8004194:	2301      	moveq	r3, #1
 8004196:	2300      	movne	r3, #0
 8004198:	b2db      	uxtb	r3, r3
 800419a:	461a      	mov	r2, r3
 800419c:	79fb      	ldrb	r3, [r7, #7]
 800419e:	429a      	cmp	r2, r3
 80041a0:	f43f af4a 	beq.w	8004038 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3770      	adds	r7, #112	; 0x70
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
	...

080041b0 <__NVIC_SetPriority>:
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	4603      	mov	r3, r0
 80041b8:	6039      	str	r1, [r7, #0]
 80041ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	db0a      	blt.n	80041da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	b2da      	uxtb	r2, r3
 80041c8:	490c      	ldr	r1, [pc, #48]	; (80041fc <__NVIC_SetPriority+0x4c>)
 80041ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ce:	0112      	lsls	r2, r2, #4
 80041d0:	b2d2      	uxtb	r2, r2
 80041d2:	440b      	add	r3, r1
 80041d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80041d8:	e00a      	b.n	80041f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	b2da      	uxtb	r2, r3
 80041de:	4908      	ldr	r1, [pc, #32]	; (8004200 <__NVIC_SetPriority+0x50>)
 80041e0:	79fb      	ldrb	r3, [r7, #7]
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	3b04      	subs	r3, #4
 80041e8:	0112      	lsls	r2, r2, #4
 80041ea:	b2d2      	uxtb	r2, r2
 80041ec:	440b      	add	r3, r1
 80041ee:	761a      	strb	r2, [r3, #24]
}
 80041f0:	bf00      	nop
 80041f2:	370c      	adds	r7, #12
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr
 80041fc:	e000e100 	.word	0xe000e100
 8004200:	e000ed00 	.word	0xe000ed00

08004204 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004204:	b580      	push	{r7, lr}
 8004206:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004208:	4b05      	ldr	r3, [pc, #20]	; (8004220 <SysTick_Handler+0x1c>)
 800420a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800420c:	f001 fd56 	bl	8005cbc <xTaskGetSchedulerState>
 8004210:	4603      	mov	r3, r0
 8004212:	2b01      	cmp	r3, #1
 8004214:	d001      	beq.n	800421a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004216:	f002 fb3f 	bl	8006898 <xPortSysTickHandler>
  }
}
 800421a:	bf00      	nop
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	e000e010 	.word	0xe000e010

08004224 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004228:	2100      	movs	r1, #0
 800422a:	f06f 0004 	mvn.w	r0, #4
 800422e:	f7ff ffbf 	bl	80041b0 <__NVIC_SetPriority>
#endif
}
 8004232:	bf00      	nop
 8004234:	bd80      	pop	{r7, pc}
	...

08004238 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800423e:	f3ef 8305 	mrs	r3, IPSR
 8004242:	603b      	str	r3, [r7, #0]
  return(result);
 8004244:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800424a:	f06f 0305 	mvn.w	r3, #5
 800424e:	607b      	str	r3, [r7, #4]
 8004250:	e00c      	b.n	800426c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004252:	4b0a      	ldr	r3, [pc, #40]	; (800427c <osKernelInitialize+0x44>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d105      	bne.n	8004266 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800425a:	4b08      	ldr	r3, [pc, #32]	; (800427c <osKernelInitialize+0x44>)
 800425c:	2201      	movs	r2, #1
 800425e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004260:	2300      	movs	r3, #0
 8004262:	607b      	str	r3, [r7, #4]
 8004264:	e002      	b.n	800426c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004266:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800426a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800426c:	687b      	ldr	r3, [r7, #4]
}
 800426e:	4618      	mov	r0, r3
 8004270:	370c      	adds	r7, #12
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	200002e4 	.word	0x200002e4

08004280 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004286:	f3ef 8305 	mrs	r3, IPSR
 800428a:	603b      	str	r3, [r7, #0]
  return(result);
 800428c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004292:	f06f 0305 	mvn.w	r3, #5
 8004296:	607b      	str	r3, [r7, #4]
 8004298:	e010      	b.n	80042bc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800429a:	4b0b      	ldr	r3, [pc, #44]	; (80042c8 <osKernelStart+0x48>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d109      	bne.n	80042b6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80042a2:	f7ff ffbf 	bl	8004224 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80042a6:	4b08      	ldr	r3, [pc, #32]	; (80042c8 <osKernelStart+0x48>)
 80042a8:	2202      	movs	r2, #2
 80042aa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80042ac:	f001 f8aa 	bl	8005404 <vTaskStartScheduler>
      stat = osOK;
 80042b0:	2300      	movs	r3, #0
 80042b2:	607b      	str	r3, [r7, #4]
 80042b4:	e002      	b.n	80042bc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80042b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042bc:	687b      	ldr	r3, [r7, #4]
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3708      	adds	r7, #8
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	200002e4 	.word	0x200002e4

080042cc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b08e      	sub	sp, #56	; 0x38
 80042d0:	af04      	add	r7, sp, #16
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80042d8:	2300      	movs	r3, #0
 80042da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042dc:	f3ef 8305 	mrs	r3, IPSR
 80042e0:	617b      	str	r3, [r7, #20]
  return(result);
 80042e2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d17e      	bne.n	80043e6 <osThreadNew+0x11a>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d07b      	beq.n	80043e6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80042ee:	2380      	movs	r3, #128	; 0x80
 80042f0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80042f2:	2318      	movs	r3, #24
 80042f4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80042f6:	2300      	movs	r3, #0
 80042f8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80042fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042fe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d045      	beq.n	8004392 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d002      	beq.n	8004314 <osThreadNew+0x48>
        name = attr->name;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	699b      	ldr	r3, [r3, #24]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d002      	beq.n	8004322 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	699b      	ldr	r3, [r3, #24]
 8004320:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d008      	beq.n	800433a <osThreadNew+0x6e>
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	2b38      	cmp	r3, #56	; 0x38
 800432c:	d805      	bhi.n	800433a <osThreadNew+0x6e>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	2b00      	cmp	r3, #0
 8004338:	d001      	beq.n	800433e <osThreadNew+0x72>
        return (NULL);
 800433a:	2300      	movs	r3, #0
 800433c:	e054      	b.n	80043e8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	089b      	lsrs	r3, r3, #2
 800434c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00e      	beq.n	8004374 <osThreadNew+0xa8>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	2bbb      	cmp	r3, #187	; 0xbb
 800435c:	d90a      	bls.n	8004374 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004362:	2b00      	cmp	r3, #0
 8004364:	d006      	beq.n	8004374 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d002      	beq.n	8004374 <osThreadNew+0xa8>
        mem = 1;
 800436e:	2301      	movs	r3, #1
 8004370:	61bb      	str	r3, [r7, #24]
 8004372:	e010      	b.n	8004396 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10c      	bne.n	8004396 <osThreadNew+0xca>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d108      	bne.n	8004396 <osThreadNew+0xca>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d104      	bne.n	8004396 <osThreadNew+0xca>
          mem = 0;
 800438c:	2300      	movs	r3, #0
 800438e:	61bb      	str	r3, [r7, #24]
 8004390:	e001      	b.n	8004396 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004392:	2300      	movs	r3, #0
 8004394:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d110      	bne.n	80043be <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80043a4:	9202      	str	r2, [sp, #8]
 80043a6:	9301      	str	r3, [sp, #4]
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	9300      	str	r3, [sp, #0]
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	6a3a      	ldr	r2, [r7, #32]
 80043b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80043b2:	68f8      	ldr	r0, [r7, #12]
 80043b4:	f000 fdf0 	bl	8004f98 <xTaskCreateStatic>
 80043b8:	4603      	mov	r3, r0
 80043ba:	613b      	str	r3, [r7, #16]
 80043bc:	e013      	b.n	80043e6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d110      	bne.n	80043e6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80043c4:	6a3b      	ldr	r3, [r7, #32]
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	f107 0310 	add.w	r3, r7, #16
 80043cc:	9301      	str	r3, [sp, #4]
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	9300      	str	r3, [sp, #0]
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80043d6:	68f8      	ldr	r0, [r7, #12]
 80043d8:	f000 fe3b 	bl	8005052 <xTaskCreate>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d001      	beq.n	80043e6 <osThreadNew+0x11a>
            hTask = NULL;
 80043e2:	2300      	movs	r3, #0
 80043e4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80043e6:	693b      	ldr	r3, [r7, #16]
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3728      	adds	r7, #40	; 0x28
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80043f0:	b480      	push	{r7}
 80043f2:	b085      	sub	sp, #20
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	4a07      	ldr	r2, [pc, #28]	; (800441c <vApplicationGetIdleTaskMemory+0x2c>)
 8004400:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	4a06      	ldr	r2, [pc, #24]	; (8004420 <vApplicationGetIdleTaskMemory+0x30>)
 8004406:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2280      	movs	r2, #128	; 0x80
 800440c:	601a      	str	r2, [r3, #0]
}
 800440e:	bf00      	nop
 8004410:	3714      	adds	r7, #20
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	200002e8 	.word	0x200002e8
 8004420:	200003a4 	.word	0x200003a4

08004424 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	4a07      	ldr	r2, [pc, #28]	; (8004450 <vApplicationGetTimerTaskMemory+0x2c>)
 8004434:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	4a06      	ldr	r2, [pc, #24]	; (8004454 <vApplicationGetTimerTaskMemory+0x30>)
 800443a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004442:	601a      	str	r2, [r3, #0]
}
 8004444:	bf00      	nop
 8004446:	3714      	adds	r7, #20
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr
 8004450:	200005a4 	.word	0x200005a4
 8004454:	20000660 	.word	0x20000660

08004458 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f103 0208 	add.w	r2, r3, #8
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004470:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f103 0208 	add.w	r2, r3, #8
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f103 0208 	add.w	r2, r3, #8
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800448c:	bf00      	nop
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80044a6:	bf00      	nop
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr

080044b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80044b2:	b480      	push	{r7}
 80044b4:	b085      	sub	sp, #20
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
 80044ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	689a      	ldr	r2, [r3, #8]
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	683a      	ldr	r2, [r7, #0]
 80044d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	683a      	ldr	r2, [r7, #0]
 80044dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	1c5a      	adds	r2, r3, #1
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	601a      	str	r2, [r3, #0]
}
 80044ee:	bf00      	nop
 80044f0:	3714      	adds	r7, #20
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr

080044fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80044fa:	b480      	push	{r7}
 80044fc:	b085      	sub	sp, #20
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6078      	str	r0, [r7, #4]
 8004502:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004510:	d103      	bne.n	800451a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	60fb      	str	r3, [r7, #12]
 8004518:	e00c      	b.n	8004534 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	3308      	adds	r3, #8
 800451e:	60fb      	str	r3, [r7, #12]
 8004520:	e002      	b.n	8004528 <vListInsert+0x2e>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	60fb      	str	r3, [r7, #12]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	429a      	cmp	r2, r3
 8004532:	d2f6      	bcs.n	8004522 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	683a      	ldr	r2, [r7, #0]
 8004542:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	683a      	ldr	r2, [r7, #0]
 800454e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	1c5a      	adds	r2, r3, #1
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	601a      	str	r2, [r3, #0]
}
 8004560:	bf00      	nop
 8004562:	3714      	adds	r7, #20
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800456c:	b480      	push	{r7}
 800456e:	b085      	sub	sp, #20
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	6892      	ldr	r2, [r2, #8]
 8004582:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	6852      	ldr	r2, [r2, #4]
 800458c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	429a      	cmp	r2, r3
 8004596:	d103      	bne.n	80045a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689a      	ldr	r2, [r3, #8]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	1e5a      	subs	r2, r3, #1
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3714      	adds	r7, #20
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10a      	bne.n	80045ea <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80045d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
 80045e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80045e6:	bf00      	nop
 80045e8:	e7fe      	b.n	80045e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80045ea:	f002 f8c3 	bl	8006774 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045f6:	68f9      	ldr	r1, [r7, #12]
 80045f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80045fa:	fb01 f303 	mul.w	r3, r1, r3
 80045fe:	441a      	add	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800461a:	3b01      	subs	r3, #1
 800461c:	68f9      	ldr	r1, [r7, #12]
 800461e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004620:	fb01 f303 	mul.w	r3, r1, r3
 8004624:	441a      	add	r2, r3
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	22ff      	movs	r2, #255	; 0xff
 800462e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	22ff      	movs	r2, #255	; 0xff
 8004636:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d114      	bne.n	800466a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	691b      	ldr	r3, [r3, #16]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d01a      	beq.n	800467e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	3310      	adds	r3, #16
 800464c:	4618      	mov	r0, r3
 800464e:	f001 f973 	bl	8005938 <xTaskRemoveFromEventList>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d012      	beq.n	800467e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004658:	4b0c      	ldr	r3, [pc, #48]	; (800468c <xQueueGenericReset+0xcc>)
 800465a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800465e:	601a      	str	r2, [r3, #0]
 8004660:	f3bf 8f4f 	dsb	sy
 8004664:	f3bf 8f6f 	isb	sy
 8004668:	e009      	b.n	800467e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	3310      	adds	r3, #16
 800466e:	4618      	mov	r0, r3
 8004670:	f7ff fef2 	bl	8004458 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	3324      	adds	r3, #36	; 0x24
 8004678:	4618      	mov	r0, r3
 800467a:	f7ff feed 	bl	8004458 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800467e:	f002 f8a9 	bl	80067d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004682:	2301      	movs	r3, #1
}
 8004684:	4618      	mov	r0, r3
 8004686:	3710      	adds	r7, #16
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	e000ed04 	.word	0xe000ed04

08004690 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004690:	b580      	push	{r7, lr}
 8004692:	b08e      	sub	sp, #56	; 0x38
 8004694:	af02      	add	r7, sp, #8
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
 800469c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d10a      	bne.n	80046ba <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80046a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a8:	f383 8811 	msr	BASEPRI, r3
 80046ac:	f3bf 8f6f 	isb	sy
 80046b0:	f3bf 8f4f 	dsb	sy
 80046b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80046b6:	bf00      	nop
 80046b8:	e7fe      	b.n	80046b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d10a      	bne.n	80046d6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80046c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046c4:	f383 8811 	msr	BASEPRI, r3
 80046c8:	f3bf 8f6f 	isb	sy
 80046cc:	f3bf 8f4f 	dsb	sy
 80046d0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80046d2:	bf00      	nop
 80046d4:	e7fe      	b.n	80046d4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d002      	beq.n	80046e2 <xQueueGenericCreateStatic+0x52>
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <xQueueGenericCreateStatic+0x56>
 80046e2:	2301      	movs	r3, #1
 80046e4:	e000      	b.n	80046e8 <xQueueGenericCreateStatic+0x58>
 80046e6:	2300      	movs	r3, #0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d10a      	bne.n	8004702 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80046ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f0:	f383 8811 	msr	BASEPRI, r3
 80046f4:	f3bf 8f6f 	isb	sy
 80046f8:	f3bf 8f4f 	dsb	sy
 80046fc:	623b      	str	r3, [r7, #32]
}
 80046fe:	bf00      	nop
 8004700:	e7fe      	b.n	8004700 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d102      	bne.n	800470e <xQueueGenericCreateStatic+0x7e>
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d101      	bne.n	8004712 <xQueueGenericCreateStatic+0x82>
 800470e:	2301      	movs	r3, #1
 8004710:	e000      	b.n	8004714 <xQueueGenericCreateStatic+0x84>
 8004712:	2300      	movs	r3, #0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d10a      	bne.n	800472e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800471c:	f383 8811 	msr	BASEPRI, r3
 8004720:	f3bf 8f6f 	isb	sy
 8004724:	f3bf 8f4f 	dsb	sy
 8004728:	61fb      	str	r3, [r7, #28]
}
 800472a:	bf00      	nop
 800472c:	e7fe      	b.n	800472c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800472e:	2350      	movs	r3, #80	; 0x50
 8004730:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	2b50      	cmp	r3, #80	; 0x50
 8004736:	d00a      	beq.n	800474e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800473c:	f383 8811 	msr	BASEPRI, r3
 8004740:	f3bf 8f6f 	isb	sy
 8004744:	f3bf 8f4f 	dsb	sy
 8004748:	61bb      	str	r3, [r7, #24]
}
 800474a:	bf00      	nop
 800474c:	e7fe      	b.n	800474c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800474e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00d      	beq.n	8004776 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800475a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800475c:	2201      	movs	r2, #1
 800475e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004762:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	4613      	mov	r3, r2
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	68b9      	ldr	r1, [r7, #8]
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f000 f805 	bl	8004780 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004778:	4618      	mov	r0, r3
 800477a:	3730      	adds	r7, #48	; 0x30
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
 800478c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d103      	bne.n	800479c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	69ba      	ldr	r2, [r7, #24]
 8004798:	601a      	str	r2, [r3, #0]
 800479a:	e002      	b.n	80047a2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	68ba      	ldr	r2, [r7, #8]
 80047ac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80047ae:	2101      	movs	r1, #1
 80047b0:	69b8      	ldr	r0, [r7, #24]
 80047b2:	f7ff ff05 	bl	80045c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	78fa      	ldrb	r2, [r7, #3]
 80047ba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80047be:	bf00      	nop
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
	...

080047c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b08e      	sub	sp, #56	; 0x38
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
 80047d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80047d6:	2300      	movs	r3, #0
 80047d8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80047de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d10a      	bne.n	80047fa <xQueueGenericSend+0x32>
	__asm volatile
 80047e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e8:	f383 8811 	msr	BASEPRI, r3
 80047ec:	f3bf 8f6f 	isb	sy
 80047f0:	f3bf 8f4f 	dsb	sy
 80047f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80047f6:	bf00      	nop
 80047f8:	e7fe      	b.n	80047f8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d103      	bne.n	8004808 <xQueueGenericSend+0x40>
 8004800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004804:	2b00      	cmp	r3, #0
 8004806:	d101      	bne.n	800480c <xQueueGenericSend+0x44>
 8004808:	2301      	movs	r3, #1
 800480a:	e000      	b.n	800480e <xQueueGenericSend+0x46>
 800480c:	2300      	movs	r3, #0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d10a      	bne.n	8004828 <xQueueGenericSend+0x60>
	__asm volatile
 8004812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004816:	f383 8811 	msr	BASEPRI, r3
 800481a:	f3bf 8f6f 	isb	sy
 800481e:	f3bf 8f4f 	dsb	sy
 8004822:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004824:	bf00      	nop
 8004826:	e7fe      	b.n	8004826 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	2b02      	cmp	r3, #2
 800482c:	d103      	bne.n	8004836 <xQueueGenericSend+0x6e>
 800482e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004832:	2b01      	cmp	r3, #1
 8004834:	d101      	bne.n	800483a <xQueueGenericSend+0x72>
 8004836:	2301      	movs	r3, #1
 8004838:	e000      	b.n	800483c <xQueueGenericSend+0x74>
 800483a:	2300      	movs	r3, #0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d10a      	bne.n	8004856 <xQueueGenericSend+0x8e>
	__asm volatile
 8004840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004844:	f383 8811 	msr	BASEPRI, r3
 8004848:	f3bf 8f6f 	isb	sy
 800484c:	f3bf 8f4f 	dsb	sy
 8004850:	623b      	str	r3, [r7, #32]
}
 8004852:	bf00      	nop
 8004854:	e7fe      	b.n	8004854 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004856:	f001 fa31 	bl	8005cbc <xTaskGetSchedulerState>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d102      	bne.n	8004866 <xQueueGenericSend+0x9e>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <xQueueGenericSend+0xa2>
 8004866:	2301      	movs	r3, #1
 8004868:	e000      	b.n	800486c <xQueueGenericSend+0xa4>
 800486a:	2300      	movs	r3, #0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d10a      	bne.n	8004886 <xQueueGenericSend+0xbe>
	__asm volatile
 8004870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004874:	f383 8811 	msr	BASEPRI, r3
 8004878:	f3bf 8f6f 	isb	sy
 800487c:	f3bf 8f4f 	dsb	sy
 8004880:	61fb      	str	r3, [r7, #28]
}
 8004882:	bf00      	nop
 8004884:	e7fe      	b.n	8004884 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004886:	f001 ff75 	bl	8006774 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800488a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800488c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800488e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004892:	429a      	cmp	r2, r3
 8004894:	d302      	bcc.n	800489c <xQueueGenericSend+0xd4>
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	2b02      	cmp	r3, #2
 800489a:	d129      	bne.n	80048f0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800489c:	683a      	ldr	r2, [r7, #0]
 800489e:	68b9      	ldr	r1, [r7, #8]
 80048a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048a2:	f000 fa0b 	bl	8004cbc <prvCopyDataToQueue>
 80048a6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d010      	beq.n	80048d2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b2:	3324      	adds	r3, #36	; 0x24
 80048b4:	4618      	mov	r0, r3
 80048b6:	f001 f83f 	bl	8005938 <xTaskRemoveFromEventList>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d013      	beq.n	80048e8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80048c0:	4b3f      	ldr	r3, [pc, #252]	; (80049c0 <xQueueGenericSend+0x1f8>)
 80048c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048c6:	601a      	str	r2, [r3, #0]
 80048c8:	f3bf 8f4f 	dsb	sy
 80048cc:	f3bf 8f6f 	isb	sy
 80048d0:	e00a      	b.n	80048e8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80048d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d007      	beq.n	80048e8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80048d8:	4b39      	ldr	r3, [pc, #228]	; (80049c0 <xQueueGenericSend+0x1f8>)
 80048da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048de:	601a      	str	r2, [r3, #0]
 80048e0:	f3bf 8f4f 	dsb	sy
 80048e4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80048e8:	f001 ff74 	bl	80067d4 <vPortExitCritical>
				return pdPASS;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e063      	b.n	80049b8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d103      	bne.n	80048fe <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80048f6:	f001 ff6d 	bl	80067d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80048fa:	2300      	movs	r3, #0
 80048fc:	e05c      	b.n	80049b8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80048fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004900:	2b00      	cmp	r3, #0
 8004902:	d106      	bne.n	8004912 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004904:	f107 0314 	add.w	r3, r7, #20
 8004908:	4618      	mov	r0, r3
 800490a:	f001 f879 	bl	8005a00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800490e:	2301      	movs	r3, #1
 8004910:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004912:	f001 ff5f 	bl	80067d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004916:	f000 fde5 	bl	80054e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800491a:	f001 ff2b 	bl	8006774 <vPortEnterCritical>
 800491e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004920:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004924:	b25b      	sxtb	r3, r3
 8004926:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800492a:	d103      	bne.n	8004934 <xQueueGenericSend+0x16c>
 800492c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800492e:	2200      	movs	r2, #0
 8004930:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004936:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800493a:	b25b      	sxtb	r3, r3
 800493c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004940:	d103      	bne.n	800494a <xQueueGenericSend+0x182>
 8004942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004944:	2200      	movs	r2, #0
 8004946:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800494a:	f001 ff43 	bl	80067d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800494e:	1d3a      	adds	r2, r7, #4
 8004950:	f107 0314 	add.w	r3, r7, #20
 8004954:	4611      	mov	r1, r2
 8004956:	4618      	mov	r0, r3
 8004958:	f001 f868 	bl	8005a2c <xTaskCheckForTimeOut>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d124      	bne.n	80049ac <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004962:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004964:	f000 faa2 	bl	8004eac <prvIsQueueFull>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d018      	beq.n	80049a0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800496e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004970:	3310      	adds	r3, #16
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	4611      	mov	r1, r2
 8004976:	4618      	mov	r0, r3
 8004978:	f000 ff8e 	bl	8005898 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800497c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800497e:	f000 fa2d 	bl	8004ddc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004982:	f000 fdbd 	bl	8005500 <xTaskResumeAll>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	f47f af7c 	bne.w	8004886 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800498e:	4b0c      	ldr	r3, [pc, #48]	; (80049c0 <xQueueGenericSend+0x1f8>)
 8004990:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004994:	601a      	str	r2, [r3, #0]
 8004996:	f3bf 8f4f 	dsb	sy
 800499a:	f3bf 8f6f 	isb	sy
 800499e:	e772      	b.n	8004886 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80049a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049a2:	f000 fa1b 	bl	8004ddc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049a6:	f000 fdab 	bl	8005500 <xTaskResumeAll>
 80049aa:	e76c      	b.n	8004886 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80049ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049ae:	f000 fa15 	bl	8004ddc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049b2:	f000 fda5 	bl	8005500 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80049b6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3738      	adds	r7, #56	; 0x38
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	e000ed04 	.word	0xe000ed04

080049c4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b090      	sub	sp, #64	; 0x40
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	607a      	str	r2, [r7, #4]
 80049d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80049d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10a      	bne.n	80049f2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80049dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049e0:	f383 8811 	msr	BASEPRI, r3
 80049e4:	f3bf 8f6f 	isb	sy
 80049e8:	f3bf 8f4f 	dsb	sy
 80049ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80049ee:	bf00      	nop
 80049f0:	e7fe      	b.n	80049f0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d103      	bne.n	8004a00 <xQueueGenericSendFromISR+0x3c>
 80049f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d101      	bne.n	8004a04 <xQueueGenericSendFromISR+0x40>
 8004a00:	2301      	movs	r3, #1
 8004a02:	e000      	b.n	8004a06 <xQueueGenericSendFromISR+0x42>
 8004a04:	2300      	movs	r3, #0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10a      	bne.n	8004a20 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a0e:	f383 8811 	msr	BASEPRI, r3
 8004a12:	f3bf 8f6f 	isb	sy
 8004a16:	f3bf 8f4f 	dsb	sy
 8004a1a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004a1c:	bf00      	nop
 8004a1e:	e7fe      	b.n	8004a1e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d103      	bne.n	8004a2e <xQueueGenericSendFromISR+0x6a>
 8004a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d101      	bne.n	8004a32 <xQueueGenericSendFromISR+0x6e>
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e000      	b.n	8004a34 <xQueueGenericSendFromISR+0x70>
 8004a32:	2300      	movs	r3, #0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d10a      	bne.n	8004a4e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a3c:	f383 8811 	msr	BASEPRI, r3
 8004a40:	f3bf 8f6f 	isb	sy
 8004a44:	f3bf 8f4f 	dsb	sy
 8004a48:	623b      	str	r3, [r7, #32]
}
 8004a4a:	bf00      	nop
 8004a4c:	e7fe      	b.n	8004a4c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004a4e:	f001 ff73 	bl	8006938 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004a52:	f3ef 8211 	mrs	r2, BASEPRI
 8004a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a5a:	f383 8811 	msr	BASEPRI, r3
 8004a5e:	f3bf 8f6f 	isb	sy
 8004a62:	f3bf 8f4f 	dsb	sy
 8004a66:	61fa      	str	r2, [r7, #28]
 8004a68:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004a6a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a6c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d302      	bcc.n	8004a80 <xQueueGenericSendFromISR+0xbc>
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d12f      	bne.n	8004ae0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a90:	683a      	ldr	r2, [r7, #0]
 8004a92:	68b9      	ldr	r1, [r7, #8]
 8004a94:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004a96:	f000 f911 	bl	8004cbc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004a9a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004a9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004aa2:	d112      	bne.n	8004aca <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d016      	beq.n	8004ada <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aae:	3324      	adds	r3, #36	; 0x24
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f000 ff41 	bl	8005938 <xTaskRemoveFromEventList>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00e      	beq.n	8004ada <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00b      	beq.n	8004ada <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	601a      	str	r2, [r3, #0]
 8004ac8:	e007      	b.n	8004ada <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004aca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004ace:	3301      	adds	r3, #1
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	b25a      	sxtb	r2, r3
 8004ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ad6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004ada:	2301      	movs	r3, #1
 8004adc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004ade:	e001      	b.n	8004ae4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ae6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004aee:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004af0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3740      	adds	r7, #64	; 0x40
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
	...

08004afc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b08c      	sub	sp, #48	; 0x30
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d10a      	bne.n	8004b2c <xQueueReceive+0x30>
	__asm volatile
 8004b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b1a:	f383 8811 	msr	BASEPRI, r3
 8004b1e:	f3bf 8f6f 	isb	sy
 8004b22:	f3bf 8f4f 	dsb	sy
 8004b26:	623b      	str	r3, [r7, #32]
}
 8004b28:	bf00      	nop
 8004b2a:	e7fe      	b.n	8004b2a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d103      	bne.n	8004b3a <xQueueReceive+0x3e>
 8004b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <xQueueReceive+0x42>
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e000      	b.n	8004b40 <xQueueReceive+0x44>
 8004b3e:	2300      	movs	r3, #0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d10a      	bne.n	8004b5a <xQueueReceive+0x5e>
	__asm volatile
 8004b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b48:	f383 8811 	msr	BASEPRI, r3
 8004b4c:	f3bf 8f6f 	isb	sy
 8004b50:	f3bf 8f4f 	dsb	sy
 8004b54:	61fb      	str	r3, [r7, #28]
}
 8004b56:	bf00      	nop
 8004b58:	e7fe      	b.n	8004b58 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b5a:	f001 f8af 	bl	8005cbc <xTaskGetSchedulerState>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d102      	bne.n	8004b6a <xQueueReceive+0x6e>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d101      	bne.n	8004b6e <xQueueReceive+0x72>
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e000      	b.n	8004b70 <xQueueReceive+0x74>
 8004b6e:	2300      	movs	r3, #0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d10a      	bne.n	8004b8a <xQueueReceive+0x8e>
	__asm volatile
 8004b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b78:	f383 8811 	msr	BASEPRI, r3
 8004b7c:	f3bf 8f6f 	isb	sy
 8004b80:	f3bf 8f4f 	dsb	sy
 8004b84:	61bb      	str	r3, [r7, #24]
}
 8004b86:	bf00      	nop
 8004b88:	e7fe      	b.n	8004b88 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b8a:	f001 fdf3 	bl	8006774 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b92:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d01f      	beq.n	8004bda <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004b9a:	68b9      	ldr	r1, [r7, #8]
 8004b9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b9e:	f000 f8f7 	bl	8004d90 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba4:	1e5a      	subs	r2, r3, #1
 8004ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00f      	beq.n	8004bd2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bb4:	3310      	adds	r3, #16
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f000 febe 	bl	8005938 <xTaskRemoveFromEventList>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d007      	beq.n	8004bd2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004bc2:	4b3d      	ldr	r3, [pc, #244]	; (8004cb8 <xQueueReceive+0x1bc>)
 8004bc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bc8:	601a      	str	r2, [r3, #0]
 8004bca:	f3bf 8f4f 	dsb	sy
 8004bce:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004bd2:	f001 fdff 	bl	80067d4 <vPortExitCritical>
				return pdPASS;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e069      	b.n	8004cae <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d103      	bne.n	8004be8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004be0:	f001 fdf8 	bl	80067d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004be4:	2300      	movs	r3, #0
 8004be6:	e062      	b.n	8004cae <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d106      	bne.n	8004bfc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004bee:	f107 0310 	add.w	r3, r7, #16
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f000 ff04 	bl	8005a00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004bfc:	f001 fdea 	bl	80067d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c00:	f000 fc70 	bl	80054e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c04:	f001 fdb6 	bl	8006774 <vPortEnterCritical>
 8004c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c0e:	b25b      	sxtb	r3, r3
 8004c10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c14:	d103      	bne.n	8004c1e <xQueueReceive+0x122>
 8004c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c24:	b25b      	sxtb	r3, r3
 8004c26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c2a:	d103      	bne.n	8004c34 <xQueueReceive+0x138>
 8004c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c34:	f001 fdce 	bl	80067d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004c38:	1d3a      	adds	r2, r7, #4
 8004c3a:	f107 0310 	add.w	r3, r7, #16
 8004c3e:	4611      	mov	r1, r2
 8004c40:	4618      	mov	r0, r3
 8004c42:	f000 fef3 	bl	8005a2c <xTaskCheckForTimeOut>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d123      	bne.n	8004c94 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c4e:	f000 f917 	bl	8004e80 <prvIsQueueEmpty>
 8004c52:	4603      	mov	r3, r0
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d017      	beq.n	8004c88 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c5a:	3324      	adds	r3, #36	; 0x24
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	4611      	mov	r1, r2
 8004c60:	4618      	mov	r0, r3
 8004c62:	f000 fe19 	bl	8005898 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004c66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c68:	f000 f8b8 	bl	8004ddc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004c6c:	f000 fc48 	bl	8005500 <xTaskResumeAll>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d189      	bne.n	8004b8a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004c76:	4b10      	ldr	r3, [pc, #64]	; (8004cb8 <xQueueReceive+0x1bc>)
 8004c78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	e780      	b.n	8004b8a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004c88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c8a:	f000 f8a7 	bl	8004ddc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c8e:	f000 fc37 	bl	8005500 <xTaskResumeAll>
 8004c92:	e77a      	b.n	8004b8a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004c94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c96:	f000 f8a1 	bl	8004ddc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c9a:	f000 fc31 	bl	8005500 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ca0:	f000 f8ee 	bl	8004e80 <prvIsQueueEmpty>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	f43f af6f 	beq.w	8004b8a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004cac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3730      	adds	r7, #48	; 0x30
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	e000ed04 	.word	0xe000ed04

08004cbc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d10d      	bne.n	8004cf6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d14d      	bne.n	8004d7e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f001 f806 	bl	8005cf8 <xTaskPriorityDisinherit>
 8004cec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	609a      	str	r2, [r3, #8]
 8004cf4:	e043      	b.n	8004d7e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d119      	bne.n	8004d30 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6858      	ldr	r0, [r3, #4]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d04:	461a      	mov	r2, r3
 8004d06:	68b9      	ldr	r1, [r7, #8]
 8004d08:	f002 f963 	bl	8006fd2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	685a      	ldr	r2, [r3, #4]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d14:	441a      	add	r2, r3
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	685a      	ldr	r2, [r3, #4]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d32b      	bcc.n	8004d7e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	605a      	str	r2, [r3, #4]
 8004d2e:	e026      	b.n	8004d7e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	68d8      	ldr	r0, [r3, #12]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d38:	461a      	mov	r2, r3
 8004d3a:	68b9      	ldr	r1, [r7, #8]
 8004d3c:	f002 f949 	bl	8006fd2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	68da      	ldr	r2, [r3, #12]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d48:	425b      	negs	r3, r3
 8004d4a:	441a      	add	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	68da      	ldr	r2, [r3, #12]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d207      	bcs.n	8004d6c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	689a      	ldr	r2, [r3, #8]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d64:	425b      	negs	r3, r3
 8004d66:	441a      	add	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b02      	cmp	r3, #2
 8004d70:	d105      	bne.n	8004d7e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d002      	beq.n	8004d7e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1c5a      	adds	r2, r3, #1
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004d86:	697b      	ldr	r3, [r7, #20]
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3718      	adds	r7, #24
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b082      	sub	sp, #8
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d018      	beq.n	8004dd4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68da      	ldr	r2, [r3, #12]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004daa:	441a      	add	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	68da      	ldr	r2, [r3, #12]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d303      	bcc.n	8004dc4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	68d9      	ldr	r1, [r3, #12]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dcc:	461a      	mov	r2, r3
 8004dce:	6838      	ldr	r0, [r7, #0]
 8004dd0:	f002 f8ff 	bl	8006fd2 <memcpy>
	}
}
 8004dd4:	bf00      	nop
 8004dd6:	3708      	adds	r7, #8
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004de4:	f001 fcc6 	bl	8006774 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004dee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004df0:	e011      	b.n	8004e16 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d012      	beq.n	8004e20 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	3324      	adds	r3, #36	; 0x24
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f000 fd9a 	bl	8005938 <xTaskRemoveFromEventList>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004e0a:	f000 fe71 	bl	8005af0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004e0e:	7bfb      	ldrb	r3, [r7, #15]
 8004e10:	3b01      	subs	r3, #1
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	dce9      	bgt.n	8004df2 <prvUnlockQueue+0x16>
 8004e1e:	e000      	b.n	8004e22 <prvUnlockQueue+0x46>
					break;
 8004e20:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	22ff      	movs	r2, #255	; 0xff
 8004e26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004e2a:	f001 fcd3 	bl	80067d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004e2e:	f001 fca1 	bl	8006774 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e38:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e3a:	e011      	b.n	8004e60 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d012      	beq.n	8004e6a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	3310      	adds	r3, #16
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f000 fd75 	bl	8005938 <xTaskRemoveFromEventList>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004e54:	f000 fe4c 	bl	8005af0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004e58:	7bbb      	ldrb	r3, [r7, #14]
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	dce9      	bgt.n	8004e3c <prvUnlockQueue+0x60>
 8004e68:	e000      	b.n	8004e6c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004e6a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	22ff      	movs	r2, #255	; 0xff
 8004e70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004e74:	f001 fcae 	bl	80067d4 <vPortExitCritical>
}
 8004e78:	bf00      	nop
 8004e7a:	3710      	adds	r7, #16
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004e88:	f001 fc74 	bl	8006774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d102      	bne.n	8004e9a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004e94:	2301      	movs	r3, #1
 8004e96:	60fb      	str	r3, [r7, #12]
 8004e98:	e001      	b.n	8004e9e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004e9e:	f001 fc99 	bl	80067d4 <vPortExitCritical>

	return xReturn;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3710      	adds	r7, #16
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004eb4:	f001 fc5e 	bl	8006774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d102      	bne.n	8004eca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	60fb      	str	r3, [r7, #12]
 8004ec8:	e001      	b.n	8004ece <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004ece:	f001 fc81 	bl	80067d4 <vPortExitCritical>

	return xReturn;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004edc:	b480      	push	{r7}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	60fb      	str	r3, [r7, #12]
 8004eea:	e014      	b.n	8004f16 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004eec:	4a0f      	ldr	r2, [pc, #60]	; (8004f2c <vQueueAddToRegistry+0x50>)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d10b      	bne.n	8004f10 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004ef8:	490c      	ldr	r1, [pc, #48]	; (8004f2c <vQueueAddToRegistry+0x50>)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	683a      	ldr	r2, [r7, #0]
 8004efe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004f02:	4a0a      	ldr	r2, [pc, #40]	; (8004f2c <vQueueAddToRegistry+0x50>)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	00db      	lsls	r3, r3, #3
 8004f08:	4413      	add	r3, r2
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004f0e:	e006      	b.n	8004f1e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	3301      	adds	r3, #1
 8004f14:	60fb      	str	r3, [r7, #12]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2b07      	cmp	r3, #7
 8004f1a:	d9e7      	bls.n	8004eec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004f1c:	bf00      	nop
 8004f1e:	bf00      	nop
 8004f20:	3714      	adds	r7, #20
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	20000a60 	.word	0x20000a60

08004f30 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004f40:	f001 fc18 	bl	8006774 <vPortEnterCritical>
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f4a:	b25b      	sxtb	r3, r3
 8004f4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f50:	d103      	bne.n	8004f5a <vQueueWaitForMessageRestricted+0x2a>
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f60:	b25b      	sxtb	r3, r3
 8004f62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f66:	d103      	bne.n	8004f70 <vQueueWaitForMessageRestricted+0x40>
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f70:	f001 fc30 	bl	80067d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d106      	bne.n	8004f8a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	3324      	adds	r3, #36	; 0x24
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	68b9      	ldr	r1, [r7, #8]
 8004f84:	4618      	mov	r0, r3
 8004f86:	f000 fcab 	bl	80058e0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004f8a:	6978      	ldr	r0, [r7, #20]
 8004f8c:	f7ff ff26 	bl	8004ddc <prvUnlockQueue>
	}
 8004f90:	bf00      	nop
 8004f92:	3718      	adds	r7, #24
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b08e      	sub	sp, #56	; 0x38
 8004f9c:	af04      	add	r7, sp, #16
 8004f9e:	60f8      	str	r0, [r7, #12]
 8004fa0:	60b9      	str	r1, [r7, #8]
 8004fa2:	607a      	str	r2, [r7, #4]
 8004fa4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004fa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d10a      	bne.n	8004fc2 <xTaskCreateStatic+0x2a>
	__asm volatile
 8004fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fb0:	f383 8811 	msr	BASEPRI, r3
 8004fb4:	f3bf 8f6f 	isb	sy
 8004fb8:	f3bf 8f4f 	dsb	sy
 8004fbc:	623b      	str	r3, [r7, #32]
}
 8004fbe:	bf00      	nop
 8004fc0:	e7fe      	b.n	8004fc0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d10a      	bne.n	8004fde <xTaskCreateStatic+0x46>
	__asm volatile
 8004fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fcc:	f383 8811 	msr	BASEPRI, r3
 8004fd0:	f3bf 8f6f 	isb	sy
 8004fd4:	f3bf 8f4f 	dsb	sy
 8004fd8:	61fb      	str	r3, [r7, #28]
}
 8004fda:	bf00      	nop
 8004fdc:	e7fe      	b.n	8004fdc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004fde:	23bc      	movs	r3, #188	; 0xbc
 8004fe0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	2bbc      	cmp	r3, #188	; 0xbc
 8004fe6:	d00a      	beq.n	8004ffe <xTaskCreateStatic+0x66>
	__asm volatile
 8004fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fec:	f383 8811 	msr	BASEPRI, r3
 8004ff0:	f3bf 8f6f 	isb	sy
 8004ff4:	f3bf 8f4f 	dsb	sy
 8004ff8:	61bb      	str	r3, [r7, #24]
}
 8004ffa:	bf00      	nop
 8004ffc:	e7fe      	b.n	8004ffc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004ffe:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005002:	2b00      	cmp	r3, #0
 8005004:	d01e      	beq.n	8005044 <xTaskCreateStatic+0xac>
 8005006:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005008:	2b00      	cmp	r3, #0
 800500a:	d01b      	beq.n	8005044 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800500c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800500e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005012:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005014:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005018:	2202      	movs	r2, #2
 800501a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800501e:	2300      	movs	r3, #0
 8005020:	9303      	str	r3, [sp, #12]
 8005022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005024:	9302      	str	r3, [sp, #8]
 8005026:	f107 0314 	add.w	r3, r7, #20
 800502a:	9301      	str	r3, [sp, #4]
 800502c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800502e:	9300      	str	r3, [sp, #0]
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	68b9      	ldr	r1, [r7, #8]
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f000 f850 	bl	80050dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800503c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800503e:	f000 f8f3 	bl	8005228 <prvAddNewTaskToReadyList>
 8005042:	e001      	b.n	8005048 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005044:	2300      	movs	r3, #0
 8005046:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005048:	697b      	ldr	r3, [r7, #20]
	}
 800504a:	4618      	mov	r0, r3
 800504c:	3728      	adds	r7, #40	; 0x28
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005052:	b580      	push	{r7, lr}
 8005054:	b08c      	sub	sp, #48	; 0x30
 8005056:	af04      	add	r7, sp, #16
 8005058:	60f8      	str	r0, [r7, #12]
 800505a:	60b9      	str	r1, [r7, #8]
 800505c:	603b      	str	r3, [r7, #0]
 800505e:	4613      	mov	r3, r2
 8005060:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005062:	88fb      	ldrh	r3, [r7, #6]
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	4618      	mov	r0, r3
 8005068:	f001 fca6 	bl	80069b8 <pvPortMalloc>
 800506c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00e      	beq.n	8005092 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005074:	20bc      	movs	r0, #188	; 0xbc
 8005076:	f001 fc9f 	bl	80069b8 <pvPortMalloc>
 800507a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d003      	beq.n	800508a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005082:	69fb      	ldr	r3, [r7, #28]
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	631a      	str	r2, [r3, #48]	; 0x30
 8005088:	e005      	b.n	8005096 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800508a:	6978      	ldr	r0, [r7, #20]
 800508c:	f001 fd60 	bl	8006b50 <vPortFree>
 8005090:	e001      	b.n	8005096 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005092:	2300      	movs	r3, #0
 8005094:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d017      	beq.n	80050cc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80050a4:	88fa      	ldrh	r2, [r7, #6]
 80050a6:	2300      	movs	r3, #0
 80050a8:	9303      	str	r3, [sp, #12]
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	9302      	str	r3, [sp, #8]
 80050ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050b0:	9301      	str	r3, [sp, #4]
 80050b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b4:	9300      	str	r3, [sp, #0]
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	68b9      	ldr	r1, [r7, #8]
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	f000 f80e 	bl	80050dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80050c0:	69f8      	ldr	r0, [r7, #28]
 80050c2:	f000 f8b1 	bl	8005228 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80050c6:	2301      	movs	r3, #1
 80050c8:	61bb      	str	r3, [r7, #24]
 80050ca:	e002      	b.n	80050d2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80050cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80050d0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80050d2:	69bb      	ldr	r3, [r7, #24]
	}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3720      	adds	r7, #32
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b088      	sub	sp, #32
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	607a      	str	r2, [r7, #4]
 80050e8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80050ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ec:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	461a      	mov	r2, r3
 80050f4:	21a5      	movs	r1, #165	; 0xa5
 80050f6:	f001 ff7a 	bl	8006fee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80050fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005104:	3b01      	subs	r3, #1
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	4413      	add	r3, r2
 800510a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800510c:	69bb      	ldr	r3, [r7, #24]
 800510e:	f023 0307 	bic.w	r3, r3, #7
 8005112:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	f003 0307 	and.w	r3, r3, #7
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00a      	beq.n	8005134 <prvInitialiseNewTask+0x58>
	__asm volatile
 800511e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005122:	f383 8811 	msr	BASEPRI, r3
 8005126:	f3bf 8f6f 	isb	sy
 800512a:	f3bf 8f4f 	dsb	sy
 800512e:	617b      	str	r3, [r7, #20]
}
 8005130:	bf00      	nop
 8005132:	e7fe      	b.n	8005132 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d01f      	beq.n	800517a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800513a:	2300      	movs	r3, #0
 800513c:	61fb      	str	r3, [r7, #28]
 800513e:	e012      	b.n	8005166 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005140:	68ba      	ldr	r2, [r7, #8]
 8005142:	69fb      	ldr	r3, [r7, #28]
 8005144:	4413      	add	r3, r2
 8005146:	7819      	ldrb	r1, [r3, #0]
 8005148:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	4413      	add	r3, r2
 800514e:	3334      	adds	r3, #52	; 0x34
 8005150:	460a      	mov	r2, r1
 8005152:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005154:	68ba      	ldr	r2, [r7, #8]
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	4413      	add	r3, r2
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d006      	beq.n	800516e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	3301      	adds	r3, #1
 8005164:	61fb      	str	r3, [r7, #28]
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	2b0f      	cmp	r3, #15
 800516a:	d9e9      	bls.n	8005140 <prvInitialiseNewTask+0x64>
 800516c:	e000      	b.n	8005170 <prvInitialiseNewTask+0x94>
			{
				break;
 800516e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005172:	2200      	movs	r2, #0
 8005174:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005178:	e003      	b.n	8005182 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800517a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800517c:	2200      	movs	r2, #0
 800517e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005184:	2b37      	cmp	r3, #55	; 0x37
 8005186:	d901      	bls.n	800518c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005188:	2337      	movs	r3, #55	; 0x37
 800518a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800518c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800518e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005190:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005194:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005196:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800519a:	2200      	movs	r2, #0
 800519c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800519e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a0:	3304      	adds	r3, #4
 80051a2:	4618      	mov	r0, r3
 80051a4:	f7ff f978 	bl	8004498 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80051a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051aa:	3318      	adds	r3, #24
 80051ac:	4618      	mov	r0, r3
 80051ae:	f7ff f973 	bl	8004498 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80051b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051b6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ba:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80051be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80051c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051c6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80051c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ca:	2200      	movs	r2, #0
 80051cc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80051d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80051d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051da:	3354      	adds	r3, #84	; 0x54
 80051dc:	2260      	movs	r2, #96	; 0x60
 80051de:	2100      	movs	r1, #0
 80051e0:	4618      	mov	r0, r3
 80051e2:	f001 ff04 	bl	8006fee <memset>
 80051e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051e8:	4a0c      	ldr	r2, [pc, #48]	; (800521c <prvInitialiseNewTask+0x140>)
 80051ea:	659a      	str	r2, [r3, #88]	; 0x58
 80051ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ee:	4a0c      	ldr	r2, [pc, #48]	; (8005220 <prvInitialiseNewTask+0x144>)
 80051f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80051f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051f4:	4a0b      	ldr	r2, [pc, #44]	; (8005224 <prvInitialiseNewTask+0x148>)
 80051f6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	68f9      	ldr	r1, [r7, #12]
 80051fc:	69b8      	ldr	r0, [r7, #24]
 80051fe:	f001 f98b 	bl	8006518 <pxPortInitialiseStack>
 8005202:	4602      	mov	r2, r0
 8005204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005206:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800520a:	2b00      	cmp	r3, #0
 800520c:	d002      	beq.n	8005214 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800520e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005210:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005212:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005214:	bf00      	nop
 8005216:	3720      	adds	r7, #32
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	08009a38 	.word	0x08009a38
 8005220:	08009a58 	.word	0x08009a58
 8005224:	08009a18 	.word	0x08009a18

08005228 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005230:	f001 faa0 	bl	8006774 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005234:	4b2d      	ldr	r3, [pc, #180]	; (80052ec <prvAddNewTaskToReadyList+0xc4>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	3301      	adds	r3, #1
 800523a:	4a2c      	ldr	r2, [pc, #176]	; (80052ec <prvAddNewTaskToReadyList+0xc4>)
 800523c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800523e:	4b2c      	ldr	r3, [pc, #176]	; (80052f0 <prvAddNewTaskToReadyList+0xc8>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d109      	bne.n	800525a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005246:	4a2a      	ldr	r2, [pc, #168]	; (80052f0 <prvAddNewTaskToReadyList+0xc8>)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800524c:	4b27      	ldr	r3, [pc, #156]	; (80052ec <prvAddNewTaskToReadyList+0xc4>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d110      	bne.n	8005276 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005254:	f000 fc70 	bl	8005b38 <prvInitialiseTaskLists>
 8005258:	e00d      	b.n	8005276 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800525a:	4b26      	ldr	r3, [pc, #152]	; (80052f4 <prvAddNewTaskToReadyList+0xcc>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d109      	bne.n	8005276 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005262:	4b23      	ldr	r3, [pc, #140]	; (80052f0 <prvAddNewTaskToReadyList+0xc8>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800526c:	429a      	cmp	r2, r3
 800526e:	d802      	bhi.n	8005276 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005270:	4a1f      	ldr	r2, [pc, #124]	; (80052f0 <prvAddNewTaskToReadyList+0xc8>)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005276:	4b20      	ldr	r3, [pc, #128]	; (80052f8 <prvAddNewTaskToReadyList+0xd0>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	3301      	adds	r3, #1
 800527c:	4a1e      	ldr	r2, [pc, #120]	; (80052f8 <prvAddNewTaskToReadyList+0xd0>)
 800527e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005280:	4b1d      	ldr	r3, [pc, #116]	; (80052f8 <prvAddNewTaskToReadyList+0xd0>)
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800528c:	4b1b      	ldr	r3, [pc, #108]	; (80052fc <prvAddNewTaskToReadyList+0xd4>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	429a      	cmp	r2, r3
 8005292:	d903      	bls.n	800529c <prvAddNewTaskToReadyList+0x74>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005298:	4a18      	ldr	r2, [pc, #96]	; (80052fc <prvAddNewTaskToReadyList+0xd4>)
 800529a:	6013      	str	r3, [r2, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052a0:	4613      	mov	r3, r2
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	4413      	add	r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4a15      	ldr	r2, [pc, #84]	; (8005300 <prvAddNewTaskToReadyList+0xd8>)
 80052aa:	441a      	add	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	3304      	adds	r3, #4
 80052b0:	4619      	mov	r1, r3
 80052b2:	4610      	mov	r0, r2
 80052b4:	f7ff f8fd 	bl	80044b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80052b8:	f001 fa8c 	bl	80067d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80052bc:	4b0d      	ldr	r3, [pc, #52]	; (80052f4 <prvAddNewTaskToReadyList+0xcc>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d00e      	beq.n	80052e2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80052c4:	4b0a      	ldr	r3, [pc, #40]	; (80052f0 <prvAddNewTaskToReadyList+0xc8>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d207      	bcs.n	80052e2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80052d2:	4b0c      	ldr	r3, [pc, #48]	; (8005304 <prvAddNewTaskToReadyList+0xdc>)
 80052d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052d8:	601a      	str	r2, [r3, #0]
 80052da:	f3bf 8f4f 	dsb	sy
 80052de:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052e2:	bf00      	nop
 80052e4:	3708      	adds	r7, #8
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	20000f74 	.word	0x20000f74
 80052f0:	20000aa0 	.word	0x20000aa0
 80052f4:	20000f80 	.word	0x20000f80
 80052f8:	20000f90 	.word	0x20000f90
 80052fc:	20000f7c 	.word	0x20000f7c
 8005300:	20000aa4 	.word	0x20000aa4
 8005304:	e000ed04 	.word	0xe000ed04

08005308 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8005308:	b580      	push	{r7, lr}
 800530a:	b08a      	sub	sp, #40	; 0x28
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8005312:	2300      	movs	r3, #0
 8005314:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d10a      	bne.n	8005332 <vTaskDelayUntil+0x2a>
	__asm volatile
 800531c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005320:	f383 8811 	msr	BASEPRI, r3
 8005324:	f3bf 8f6f 	isb	sy
 8005328:	f3bf 8f4f 	dsb	sy
 800532c:	617b      	str	r3, [r7, #20]
}
 800532e:	bf00      	nop
 8005330:	e7fe      	b.n	8005330 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d10a      	bne.n	800534e <vTaskDelayUntil+0x46>
	__asm volatile
 8005338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800533c:	f383 8811 	msr	BASEPRI, r3
 8005340:	f3bf 8f6f 	isb	sy
 8005344:	f3bf 8f4f 	dsb	sy
 8005348:	613b      	str	r3, [r7, #16]
}
 800534a:	bf00      	nop
 800534c:	e7fe      	b.n	800534c <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800534e:	4b2a      	ldr	r3, [pc, #168]	; (80053f8 <vTaskDelayUntil+0xf0>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00a      	beq.n	800536c <vTaskDelayUntil+0x64>
	__asm volatile
 8005356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800535a:	f383 8811 	msr	BASEPRI, r3
 800535e:	f3bf 8f6f 	isb	sy
 8005362:	f3bf 8f4f 	dsb	sy
 8005366:	60fb      	str	r3, [r7, #12]
}
 8005368:	bf00      	nop
 800536a:	e7fe      	b.n	800536a <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800536c:	f000 f8ba 	bl	80054e4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8005370:	4b22      	ldr	r3, [pc, #136]	; (80053fc <vTaskDelayUntil+0xf4>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	683a      	ldr	r2, [r7, #0]
 800537c:	4413      	add	r3, r2
 800537e:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6a3a      	ldr	r2, [r7, #32]
 8005386:	429a      	cmp	r2, r3
 8005388:	d20b      	bcs.n	80053a2 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	69fa      	ldr	r2, [r7, #28]
 8005390:	429a      	cmp	r2, r3
 8005392:	d211      	bcs.n	80053b8 <vTaskDelayUntil+0xb0>
 8005394:	69fa      	ldr	r2, [r7, #28]
 8005396:	6a3b      	ldr	r3, [r7, #32]
 8005398:	429a      	cmp	r2, r3
 800539a:	d90d      	bls.n	80053b8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800539c:	2301      	movs	r3, #1
 800539e:	627b      	str	r3, [r7, #36]	; 0x24
 80053a0:	e00a      	b.n	80053b8 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	69fa      	ldr	r2, [r7, #28]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d303      	bcc.n	80053b4 <vTaskDelayUntil+0xac>
 80053ac:	69fa      	ldr	r2, [r7, #28]
 80053ae:	6a3b      	ldr	r3, [r7, #32]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d901      	bls.n	80053b8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80053b4:	2301      	movs	r3, #1
 80053b6:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	69fa      	ldr	r2, [r7, #28]
 80053bc:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80053be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d006      	beq.n	80053d2 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80053c4:	69fa      	ldr	r2, [r7, #28]
 80053c6:	6a3b      	ldr	r3, [r7, #32]
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	2100      	movs	r1, #0
 80053cc:	4618      	mov	r0, r3
 80053ce:	f000 fd01 	bl	8005dd4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80053d2:	f000 f895 	bl	8005500 <xTaskResumeAll>
 80053d6:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d107      	bne.n	80053ee <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 80053de:	4b08      	ldr	r3, [pc, #32]	; (8005400 <vTaskDelayUntil+0xf8>)
 80053e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053e4:	601a      	str	r2, [r3, #0]
 80053e6:	f3bf 8f4f 	dsb	sy
 80053ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80053ee:	bf00      	nop
 80053f0:	3728      	adds	r7, #40	; 0x28
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	20000f9c 	.word	0x20000f9c
 80053fc:	20000f78 	.word	0x20000f78
 8005400:	e000ed04 	.word	0xe000ed04

08005404 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b08a      	sub	sp, #40	; 0x28
 8005408:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800540a:	2300      	movs	r3, #0
 800540c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800540e:	2300      	movs	r3, #0
 8005410:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005412:	463a      	mov	r2, r7
 8005414:	1d39      	adds	r1, r7, #4
 8005416:	f107 0308 	add.w	r3, r7, #8
 800541a:	4618      	mov	r0, r3
 800541c:	f7fe ffe8 	bl	80043f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005420:	6839      	ldr	r1, [r7, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	68ba      	ldr	r2, [r7, #8]
 8005426:	9202      	str	r2, [sp, #8]
 8005428:	9301      	str	r3, [sp, #4]
 800542a:	2300      	movs	r3, #0
 800542c:	9300      	str	r3, [sp, #0]
 800542e:	2300      	movs	r3, #0
 8005430:	460a      	mov	r2, r1
 8005432:	4924      	ldr	r1, [pc, #144]	; (80054c4 <vTaskStartScheduler+0xc0>)
 8005434:	4824      	ldr	r0, [pc, #144]	; (80054c8 <vTaskStartScheduler+0xc4>)
 8005436:	f7ff fdaf 	bl	8004f98 <xTaskCreateStatic>
 800543a:	4603      	mov	r3, r0
 800543c:	4a23      	ldr	r2, [pc, #140]	; (80054cc <vTaskStartScheduler+0xc8>)
 800543e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005440:	4b22      	ldr	r3, [pc, #136]	; (80054cc <vTaskStartScheduler+0xc8>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d002      	beq.n	800544e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005448:	2301      	movs	r3, #1
 800544a:	617b      	str	r3, [r7, #20]
 800544c:	e001      	b.n	8005452 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800544e:	2300      	movs	r3, #0
 8005450:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	2b01      	cmp	r3, #1
 8005456:	d102      	bne.n	800545e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005458:	f000 fd10 	bl	8005e7c <xTimerCreateTimerTask>
 800545c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	2b01      	cmp	r3, #1
 8005462:	d11b      	bne.n	800549c <vTaskStartScheduler+0x98>
	__asm volatile
 8005464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005468:	f383 8811 	msr	BASEPRI, r3
 800546c:	f3bf 8f6f 	isb	sy
 8005470:	f3bf 8f4f 	dsb	sy
 8005474:	613b      	str	r3, [r7, #16]
}
 8005476:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005478:	4b15      	ldr	r3, [pc, #84]	; (80054d0 <vTaskStartScheduler+0xcc>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	3354      	adds	r3, #84	; 0x54
 800547e:	4a15      	ldr	r2, [pc, #84]	; (80054d4 <vTaskStartScheduler+0xd0>)
 8005480:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005482:	4b15      	ldr	r3, [pc, #84]	; (80054d8 <vTaskStartScheduler+0xd4>)
 8005484:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005488:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800548a:	4b14      	ldr	r3, [pc, #80]	; (80054dc <vTaskStartScheduler+0xd8>)
 800548c:	2201      	movs	r2, #1
 800548e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005490:	4b13      	ldr	r3, [pc, #76]	; (80054e0 <vTaskStartScheduler+0xdc>)
 8005492:	2200      	movs	r2, #0
 8005494:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005496:	f001 f8cb 	bl	8006630 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800549a:	e00e      	b.n	80054ba <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054a2:	d10a      	bne.n	80054ba <vTaskStartScheduler+0xb6>
	__asm volatile
 80054a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054a8:	f383 8811 	msr	BASEPRI, r3
 80054ac:	f3bf 8f6f 	isb	sy
 80054b0:	f3bf 8f4f 	dsb	sy
 80054b4:	60fb      	str	r3, [r7, #12]
}
 80054b6:	bf00      	nop
 80054b8:	e7fe      	b.n	80054b8 <vTaskStartScheduler+0xb4>
}
 80054ba:	bf00      	nop
 80054bc:	3718      	adds	r7, #24
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	08009970 	.word	0x08009970
 80054c8:	08005b09 	.word	0x08005b09
 80054cc:	20000f98 	.word	0x20000f98
 80054d0:	20000aa0 	.word	0x20000aa0
 80054d4:	20000010 	.word	0x20000010
 80054d8:	20000f94 	.word	0x20000f94
 80054dc:	20000f80 	.word	0x20000f80
 80054e0:	20000f78 	.word	0x20000f78

080054e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80054e4:	b480      	push	{r7}
 80054e6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80054e8:	4b04      	ldr	r3, [pc, #16]	; (80054fc <vTaskSuspendAll+0x18>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	3301      	adds	r3, #1
 80054ee:	4a03      	ldr	r2, [pc, #12]	; (80054fc <vTaskSuspendAll+0x18>)
 80054f0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80054f2:	bf00      	nop
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr
 80054fc:	20000f9c 	.word	0x20000f9c

08005500 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b084      	sub	sp, #16
 8005504:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005506:	2300      	movs	r3, #0
 8005508:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800550a:	2300      	movs	r3, #0
 800550c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800550e:	4b42      	ldr	r3, [pc, #264]	; (8005618 <xTaskResumeAll+0x118>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10a      	bne.n	800552c <xTaskResumeAll+0x2c>
	__asm volatile
 8005516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800551a:	f383 8811 	msr	BASEPRI, r3
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f3bf 8f4f 	dsb	sy
 8005526:	603b      	str	r3, [r7, #0]
}
 8005528:	bf00      	nop
 800552a:	e7fe      	b.n	800552a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800552c:	f001 f922 	bl	8006774 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005530:	4b39      	ldr	r3, [pc, #228]	; (8005618 <xTaskResumeAll+0x118>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	3b01      	subs	r3, #1
 8005536:	4a38      	ldr	r2, [pc, #224]	; (8005618 <xTaskResumeAll+0x118>)
 8005538:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800553a:	4b37      	ldr	r3, [pc, #220]	; (8005618 <xTaskResumeAll+0x118>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d162      	bne.n	8005608 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005542:	4b36      	ldr	r3, [pc, #216]	; (800561c <xTaskResumeAll+0x11c>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d05e      	beq.n	8005608 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800554a:	e02f      	b.n	80055ac <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800554c:	4b34      	ldr	r3, [pc, #208]	; (8005620 <xTaskResumeAll+0x120>)
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	3318      	adds	r3, #24
 8005558:	4618      	mov	r0, r3
 800555a:	f7ff f807 	bl	800456c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	3304      	adds	r3, #4
 8005562:	4618      	mov	r0, r3
 8005564:	f7ff f802 	bl	800456c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800556c:	4b2d      	ldr	r3, [pc, #180]	; (8005624 <xTaskResumeAll+0x124>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	429a      	cmp	r2, r3
 8005572:	d903      	bls.n	800557c <xTaskResumeAll+0x7c>
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005578:	4a2a      	ldr	r2, [pc, #168]	; (8005624 <xTaskResumeAll+0x124>)
 800557a:	6013      	str	r3, [r2, #0]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005580:	4613      	mov	r3, r2
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	4413      	add	r3, r2
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	4a27      	ldr	r2, [pc, #156]	; (8005628 <xTaskResumeAll+0x128>)
 800558a:	441a      	add	r2, r3
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	3304      	adds	r3, #4
 8005590:	4619      	mov	r1, r3
 8005592:	4610      	mov	r0, r2
 8005594:	f7fe ff8d 	bl	80044b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800559c:	4b23      	ldr	r3, [pc, #140]	; (800562c <xTaskResumeAll+0x12c>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d302      	bcc.n	80055ac <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80055a6:	4b22      	ldr	r3, [pc, #136]	; (8005630 <xTaskResumeAll+0x130>)
 80055a8:	2201      	movs	r2, #1
 80055aa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055ac:	4b1c      	ldr	r3, [pc, #112]	; (8005620 <xTaskResumeAll+0x120>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1cb      	bne.n	800554c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d001      	beq.n	80055be <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80055ba:	f000 fb5f 	bl	8005c7c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80055be:	4b1d      	ldr	r3, [pc, #116]	; (8005634 <xTaskResumeAll+0x134>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d010      	beq.n	80055ec <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80055ca:	f000 f847 	bl	800565c <xTaskIncrementTick>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d002      	beq.n	80055da <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80055d4:	4b16      	ldr	r3, [pc, #88]	; (8005630 <xTaskResumeAll+0x130>)
 80055d6:	2201      	movs	r2, #1
 80055d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	3b01      	subs	r3, #1
 80055de:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1f1      	bne.n	80055ca <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80055e6:	4b13      	ldr	r3, [pc, #76]	; (8005634 <xTaskResumeAll+0x134>)
 80055e8:	2200      	movs	r2, #0
 80055ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80055ec:	4b10      	ldr	r3, [pc, #64]	; (8005630 <xTaskResumeAll+0x130>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d009      	beq.n	8005608 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80055f4:	2301      	movs	r3, #1
 80055f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80055f8:	4b0f      	ldr	r3, [pc, #60]	; (8005638 <xTaskResumeAll+0x138>)
 80055fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055fe:	601a      	str	r2, [r3, #0]
 8005600:	f3bf 8f4f 	dsb	sy
 8005604:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005608:	f001 f8e4 	bl	80067d4 <vPortExitCritical>

	return xAlreadyYielded;
 800560c:	68bb      	ldr	r3, [r7, #8]
}
 800560e:	4618      	mov	r0, r3
 8005610:	3710      	adds	r7, #16
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	20000f9c 	.word	0x20000f9c
 800561c:	20000f74 	.word	0x20000f74
 8005620:	20000f34 	.word	0x20000f34
 8005624:	20000f7c 	.word	0x20000f7c
 8005628:	20000aa4 	.word	0x20000aa4
 800562c:	20000aa0 	.word	0x20000aa0
 8005630:	20000f88 	.word	0x20000f88
 8005634:	20000f84 	.word	0x20000f84
 8005638:	e000ed04 	.word	0xe000ed04

0800563c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005642:	4b05      	ldr	r3, [pc, #20]	; (8005658 <xTaskGetTickCount+0x1c>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005648:	687b      	ldr	r3, [r7, #4]
}
 800564a:	4618      	mov	r0, r3
 800564c:	370c      	adds	r7, #12
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	20000f78 	.word	0x20000f78

0800565c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b086      	sub	sp, #24
 8005660:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005662:	2300      	movs	r3, #0
 8005664:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005666:	4b4f      	ldr	r3, [pc, #316]	; (80057a4 <xTaskIncrementTick+0x148>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	f040 808f 	bne.w	800578e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005670:	4b4d      	ldr	r3, [pc, #308]	; (80057a8 <xTaskIncrementTick+0x14c>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	3301      	adds	r3, #1
 8005676:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005678:	4a4b      	ldr	r2, [pc, #300]	; (80057a8 <xTaskIncrementTick+0x14c>)
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d120      	bne.n	80056c6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005684:	4b49      	ldr	r3, [pc, #292]	; (80057ac <xTaskIncrementTick+0x150>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00a      	beq.n	80056a4 <xTaskIncrementTick+0x48>
	__asm volatile
 800568e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005692:	f383 8811 	msr	BASEPRI, r3
 8005696:	f3bf 8f6f 	isb	sy
 800569a:	f3bf 8f4f 	dsb	sy
 800569e:	603b      	str	r3, [r7, #0]
}
 80056a0:	bf00      	nop
 80056a2:	e7fe      	b.n	80056a2 <xTaskIncrementTick+0x46>
 80056a4:	4b41      	ldr	r3, [pc, #260]	; (80057ac <xTaskIncrementTick+0x150>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	60fb      	str	r3, [r7, #12]
 80056aa:	4b41      	ldr	r3, [pc, #260]	; (80057b0 <xTaskIncrementTick+0x154>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a3f      	ldr	r2, [pc, #252]	; (80057ac <xTaskIncrementTick+0x150>)
 80056b0:	6013      	str	r3, [r2, #0]
 80056b2:	4a3f      	ldr	r2, [pc, #252]	; (80057b0 <xTaskIncrementTick+0x154>)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6013      	str	r3, [r2, #0]
 80056b8:	4b3e      	ldr	r3, [pc, #248]	; (80057b4 <xTaskIncrementTick+0x158>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	3301      	adds	r3, #1
 80056be:	4a3d      	ldr	r2, [pc, #244]	; (80057b4 <xTaskIncrementTick+0x158>)
 80056c0:	6013      	str	r3, [r2, #0]
 80056c2:	f000 fadb 	bl	8005c7c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80056c6:	4b3c      	ldr	r3, [pc, #240]	; (80057b8 <xTaskIncrementTick+0x15c>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	693a      	ldr	r2, [r7, #16]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d349      	bcc.n	8005764 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056d0:	4b36      	ldr	r3, [pc, #216]	; (80057ac <xTaskIncrementTick+0x150>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d104      	bne.n	80056e4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056da:	4b37      	ldr	r3, [pc, #220]	; (80057b8 <xTaskIncrementTick+0x15c>)
 80056dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80056e0:	601a      	str	r2, [r3, #0]
					break;
 80056e2:	e03f      	b.n	8005764 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056e4:	4b31      	ldr	r3, [pc, #196]	; (80057ac <xTaskIncrementTick+0x150>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80056f4:	693a      	ldr	r2, [r7, #16]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d203      	bcs.n	8005704 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80056fc:	4a2e      	ldr	r2, [pc, #184]	; (80057b8 <xTaskIncrementTick+0x15c>)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005702:	e02f      	b.n	8005764 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	3304      	adds	r3, #4
 8005708:	4618      	mov	r0, r3
 800570a:	f7fe ff2f 	bl	800456c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005712:	2b00      	cmp	r3, #0
 8005714:	d004      	beq.n	8005720 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	3318      	adds	r3, #24
 800571a:	4618      	mov	r0, r3
 800571c:	f7fe ff26 	bl	800456c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005724:	4b25      	ldr	r3, [pc, #148]	; (80057bc <xTaskIncrementTick+0x160>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	429a      	cmp	r2, r3
 800572a:	d903      	bls.n	8005734 <xTaskIncrementTick+0xd8>
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005730:	4a22      	ldr	r2, [pc, #136]	; (80057bc <xTaskIncrementTick+0x160>)
 8005732:	6013      	str	r3, [r2, #0]
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005738:	4613      	mov	r3, r2
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	4413      	add	r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	4a1f      	ldr	r2, [pc, #124]	; (80057c0 <xTaskIncrementTick+0x164>)
 8005742:	441a      	add	r2, r3
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	3304      	adds	r3, #4
 8005748:	4619      	mov	r1, r3
 800574a:	4610      	mov	r0, r2
 800574c:	f7fe feb1 	bl	80044b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005754:	4b1b      	ldr	r3, [pc, #108]	; (80057c4 <xTaskIncrementTick+0x168>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800575a:	429a      	cmp	r2, r3
 800575c:	d3b8      	bcc.n	80056d0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800575e:	2301      	movs	r3, #1
 8005760:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005762:	e7b5      	b.n	80056d0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005764:	4b17      	ldr	r3, [pc, #92]	; (80057c4 <xTaskIncrementTick+0x168>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800576a:	4915      	ldr	r1, [pc, #84]	; (80057c0 <xTaskIncrementTick+0x164>)
 800576c:	4613      	mov	r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	4413      	add	r3, r2
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	440b      	add	r3, r1
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2b01      	cmp	r3, #1
 800577a:	d901      	bls.n	8005780 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800577c:	2301      	movs	r3, #1
 800577e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005780:	4b11      	ldr	r3, [pc, #68]	; (80057c8 <xTaskIncrementTick+0x16c>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d007      	beq.n	8005798 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005788:	2301      	movs	r3, #1
 800578a:	617b      	str	r3, [r7, #20]
 800578c:	e004      	b.n	8005798 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800578e:	4b0f      	ldr	r3, [pc, #60]	; (80057cc <xTaskIncrementTick+0x170>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	3301      	adds	r3, #1
 8005794:	4a0d      	ldr	r2, [pc, #52]	; (80057cc <xTaskIncrementTick+0x170>)
 8005796:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005798:	697b      	ldr	r3, [r7, #20]
}
 800579a:	4618      	mov	r0, r3
 800579c:	3718      	adds	r7, #24
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	20000f9c 	.word	0x20000f9c
 80057a8:	20000f78 	.word	0x20000f78
 80057ac:	20000f2c 	.word	0x20000f2c
 80057b0:	20000f30 	.word	0x20000f30
 80057b4:	20000f8c 	.word	0x20000f8c
 80057b8:	20000f94 	.word	0x20000f94
 80057bc:	20000f7c 	.word	0x20000f7c
 80057c0:	20000aa4 	.word	0x20000aa4
 80057c4:	20000aa0 	.word	0x20000aa0
 80057c8:	20000f88 	.word	0x20000f88
 80057cc:	20000f84 	.word	0x20000f84

080057d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80057d6:	4b2a      	ldr	r3, [pc, #168]	; (8005880 <vTaskSwitchContext+0xb0>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80057de:	4b29      	ldr	r3, [pc, #164]	; (8005884 <vTaskSwitchContext+0xb4>)
 80057e0:	2201      	movs	r2, #1
 80057e2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80057e4:	e046      	b.n	8005874 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80057e6:	4b27      	ldr	r3, [pc, #156]	; (8005884 <vTaskSwitchContext+0xb4>)
 80057e8:	2200      	movs	r2, #0
 80057ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057ec:	4b26      	ldr	r3, [pc, #152]	; (8005888 <vTaskSwitchContext+0xb8>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	60fb      	str	r3, [r7, #12]
 80057f2:	e010      	b.n	8005816 <vTaskSwitchContext+0x46>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d10a      	bne.n	8005810 <vTaskSwitchContext+0x40>
	__asm volatile
 80057fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057fe:	f383 8811 	msr	BASEPRI, r3
 8005802:	f3bf 8f6f 	isb	sy
 8005806:	f3bf 8f4f 	dsb	sy
 800580a:	607b      	str	r3, [r7, #4]
}
 800580c:	bf00      	nop
 800580e:	e7fe      	b.n	800580e <vTaskSwitchContext+0x3e>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	3b01      	subs	r3, #1
 8005814:	60fb      	str	r3, [r7, #12]
 8005816:	491d      	ldr	r1, [pc, #116]	; (800588c <vTaskSwitchContext+0xbc>)
 8005818:	68fa      	ldr	r2, [r7, #12]
 800581a:	4613      	mov	r3, r2
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	4413      	add	r3, r2
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	440b      	add	r3, r1
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d0e4      	beq.n	80057f4 <vTaskSwitchContext+0x24>
 800582a:	68fa      	ldr	r2, [r7, #12]
 800582c:	4613      	mov	r3, r2
 800582e:	009b      	lsls	r3, r3, #2
 8005830:	4413      	add	r3, r2
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	4a15      	ldr	r2, [pc, #84]	; (800588c <vTaskSwitchContext+0xbc>)
 8005836:	4413      	add	r3, r2
 8005838:	60bb      	str	r3, [r7, #8]
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	685a      	ldr	r2, [r3, #4]
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	605a      	str	r2, [r3, #4]
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	685a      	ldr	r2, [r3, #4]
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	3308      	adds	r3, #8
 800584c:	429a      	cmp	r2, r3
 800584e:	d104      	bne.n	800585a <vTaskSwitchContext+0x8a>
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	685a      	ldr	r2, [r3, #4]
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	605a      	str	r2, [r3, #4]
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	4a0b      	ldr	r2, [pc, #44]	; (8005890 <vTaskSwitchContext+0xc0>)
 8005862:	6013      	str	r3, [r2, #0]
 8005864:	4a08      	ldr	r2, [pc, #32]	; (8005888 <vTaskSwitchContext+0xb8>)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800586a:	4b09      	ldr	r3, [pc, #36]	; (8005890 <vTaskSwitchContext+0xc0>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	3354      	adds	r3, #84	; 0x54
 8005870:	4a08      	ldr	r2, [pc, #32]	; (8005894 <vTaskSwitchContext+0xc4>)
 8005872:	6013      	str	r3, [r2, #0]
}
 8005874:	bf00      	nop
 8005876:	3714      	adds	r7, #20
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr
 8005880:	20000f9c 	.word	0x20000f9c
 8005884:	20000f88 	.word	0x20000f88
 8005888:	20000f7c 	.word	0x20000f7c
 800588c:	20000aa4 	.word	0x20000aa4
 8005890:	20000aa0 	.word	0x20000aa0
 8005894:	20000010 	.word	0x20000010

08005898 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b084      	sub	sp, #16
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d10a      	bne.n	80058be <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80058a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ac:	f383 8811 	msr	BASEPRI, r3
 80058b0:	f3bf 8f6f 	isb	sy
 80058b4:	f3bf 8f4f 	dsb	sy
 80058b8:	60fb      	str	r3, [r7, #12]
}
 80058ba:	bf00      	nop
 80058bc:	e7fe      	b.n	80058bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058be:	4b07      	ldr	r3, [pc, #28]	; (80058dc <vTaskPlaceOnEventList+0x44>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	3318      	adds	r3, #24
 80058c4:	4619      	mov	r1, r3
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7fe fe17 	bl	80044fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80058cc:	2101      	movs	r1, #1
 80058ce:	6838      	ldr	r0, [r7, #0]
 80058d0:	f000 fa80 	bl	8005dd4 <prvAddCurrentTaskToDelayedList>
}
 80058d4:	bf00      	nop
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}
 80058dc:	20000aa0 	.word	0x20000aa0

080058e0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b086      	sub	sp, #24
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10a      	bne.n	8005908 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80058f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f6:	f383 8811 	msr	BASEPRI, r3
 80058fa:	f3bf 8f6f 	isb	sy
 80058fe:	f3bf 8f4f 	dsb	sy
 8005902:	617b      	str	r3, [r7, #20]
}
 8005904:	bf00      	nop
 8005906:	e7fe      	b.n	8005906 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005908:	4b0a      	ldr	r3, [pc, #40]	; (8005934 <vTaskPlaceOnEventListRestricted+0x54>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	3318      	adds	r3, #24
 800590e:	4619      	mov	r1, r3
 8005910:	68f8      	ldr	r0, [r7, #12]
 8005912:	f7fe fdce 	bl	80044b2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d002      	beq.n	8005922 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800591c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005920:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005922:	6879      	ldr	r1, [r7, #4]
 8005924:	68b8      	ldr	r0, [r7, #8]
 8005926:	f000 fa55 	bl	8005dd4 <prvAddCurrentTaskToDelayedList>
	}
 800592a:	bf00      	nop
 800592c:	3718      	adds	r7, #24
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	20000aa0 	.word	0x20000aa0

08005938 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	68db      	ldr	r3, [r3, #12]
 8005946:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10a      	bne.n	8005964 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800594e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005952:	f383 8811 	msr	BASEPRI, r3
 8005956:	f3bf 8f6f 	isb	sy
 800595a:	f3bf 8f4f 	dsb	sy
 800595e:	60fb      	str	r3, [r7, #12]
}
 8005960:	bf00      	nop
 8005962:	e7fe      	b.n	8005962 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	3318      	adds	r3, #24
 8005968:	4618      	mov	r0, r3
 800596a:	f7fe fdff 	bl	800456c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800596e:	4b1e      	ldr	r3, [pc, #120]	; (80059e8 <xTaskRemoveFromEventList+0xb0>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d11d      	bne.n	80059b2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	3304      	adds	r3, #4
 800597a:	4618      	mov	r0, r3
 800597c:	f7fe fdf6 	bl	800456c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005984:	4b19      	ldr	r3, [pc, #100]	; (80059ec <xTaskRemoveFromEventList+0xb4>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	429a      	cmp	r2, r3
 800598a:	d903      	bls.n	8005994 <xTaskRemoveFromEventList+0x5c>
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005990:	4a16      	ldr	r2, [pc, #88]	; (80059ec <xTaskRemoveFromEventList+0xb4>)
 8005992:	6013      	str	r3, [r2, #0]
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005998:	4613      	mov	r3, r2
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	4413      	add	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4a13      	ldr	r2, [pc, #76]	; (80059f0 <xTaskRemoveFromEventList+0xb8>)
 80059a2:	441a      	add	r2, r3
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	3304      	adds	r3, #4
 80059a8:	4619      	mov	r1, r3
 80059aa:	4610      	mov	r0, r2
 80059ac:	f7fe fd81 	bl	80044b2 <vListInsertEnd>
 80059b0:	e005      	b.n	80059be <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	3318      	adds	r3, #24
 80059b6:	4619      	mov	r1, r3
 80059b8:	480e      	ldr	r0, [pc, #56]	; (80059f4 <xTaskRemoveFromEventList+0xbc>)
 80059ba:	f7fe fd7a 	bl	80044b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059c2:	4b0d      	ldr	r3, [pc, #52]	; (80059f8 <xTaskRemoveFromEventList+0xc0>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d905      	bls.n	80059d8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80059cc:	2301      	movs	r3, #1
 80059ce:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80059d0:	4b0a      	ldr	r3, [pc, #40]	; (80059fc <xTaskRemoveFromEventList+0xc4>)
 80059d2:	2201      	movs	r2, #1
 80059d4:	601a      	str	r2, [r3, #0]
 80059d6:	e001      	b.n	80059dc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80059d8:	2300      	movs	r3, #0
 80059da:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80059dc:	697b      	ldr	r3, [r7, #20]
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3718      	adds	r7, #24
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	20000f9c 	.word	0x20000f9c
 80059ec:	20000f7c 	.word	0x20000f7c
 80059f0:	20000aa4 	.word	0x20000aa4
 80059f4:	20000f34 	.word	0x20000f34
 80059f8:	20000aa0 	.word	0x20000aa0
 80059fc:	20000f88 	.word	0x20000f88

08005a00 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005a08:	4b06      	ldr	r3, [pc, #24]	; (8005a24 <vTaskInternalSetTimeOutState+0x24>)
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005a10:	4b05      	ldr	r3, [pc, #20]	; (8005a28 <vTaskInternalSetTimeOutState+0x28>)
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	605a      	str	r2, [r3, #4]
}
 8005a18:	bf00      	nop
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr
 8005a24:	20000f8c 	.word	0x20000f8c
 8005a28:	20000f78 	.word	0x20000f78

08005a2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b088      	sub	sp, #32
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10a      	bne.n	8005a52 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a40:	f383 8811 	msr	BASEPRI, r3
 8005a44:	f3bf 8f6f 	isb	sy
 8005a48:	f3bf 8f4f 	dsb	sy
 8005a4c:	613b      	str	r3, [r7, #16]
}
 8005a4e:	bf00      	nop
 8005a50:	e7fe      	b.n	8005a50 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10a      	bne.n	8005a6e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a5c:	f383 8811 	msr	BASEPRI, r3
 8005a60:	f3bf 8f6f 	isb	sy
 8005a64:	f3bf 8f4f 	dsb	sy
 8005a68:	60fb      	str	r3, [r7, #12]
}
 8005a6a:	bf00      	nop
 8005a6c:	e7fe      	b.n	8005a6c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005a6e:	f000 fe81 	bl	8006774 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005a72:	4b1d      	ldr	r3, [pc, #116]	; (8005ae8 <xTaskCheckForTimeOut+0xbc>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	69ba      	ldr	r2, [r7, #24]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a8a:	d102      	bne.n	8005a92 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	61fb      	str	r3, [r7, #28]
 8005a90:	e023      	b.n	8005ada <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	4b15      	ldr	r3, [pc, #84]	; (8005aec <xTaskCheckForTimeOut+0xc0>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d007      	beq.n	8005aae <xTaskCheckForTimeOut+0x82>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	69ba      	ldr	r2, [r7, #24]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d302      	bcc.n	8005aae <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	61fb      	str	r3, [r7, #28]
 8005aac:	e015      	b.n	8005ada <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d20b      	bcs.n	8005ad0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	1ad2      	subs	r2, r2, r3
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f7ff ff9b 	bl	8005a00 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005aca:	2300      	movs	r3, #0
 8005acc:	61fb      	str	r3, [r7, #28]
 8005ace:	e004      	b.n	8005ada <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005ada:	f000 fe7b 	bl	80067d4 <vPortExitCritical>

	return xReturn;
 8005ade:	69fb      	ldr	r3, [r7, #28]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3720      	adds	r7, #32
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	20000f78 	.word	0x20000f78
 8005aec:	20000f8c 	.word	0x20000f8c

08005af0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005af0:	b480      	push	{r7}
 8005af2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005af4:	4b03      	ldr	r3, [pc, #12]	; (8005b04 <vTaskMissedYield+0x14>)
 8005af6:	2201      	movs	r2, #1
 8005af8:	601a      	str	r2, [r3, #0]
}
 8005afa:	bf00      	nop
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr
 8005b04:	20000f88 	.word	0x20000f88

08005b08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005b10:	f000 f852 	bl	8005bb8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005b14:	4b06      	ldr	r3, [pc, #24]	; (8005b30 <prvIdleTask+0x28>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d9f9      	bls.n	8005b10 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005b1c:	4b05      	ldr	r3, [pc, #20]	; (8005b34 <prvIdleTask+0x2c>)
 8005b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b22:	601a      	str	r2, [r3, #0]
 8005b24:	f3bf 8f4f 	dsb	sy
 8005b28:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b2c:	e7f0      	b.n	8005b10 <prvIdleTask+0x8>
 8005b2e:	bf00      	nop
 8005b30:	20000aa4 	.word	0x20000aa4
 8005b34:	e000ed04 	.word	0xe000ed04

08005b38 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b082      	sub	sp, #8
 8005b3c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b3e:	2300      	movs	r3, #0
 8005b40:	607b      	str	r3, [r7, #4]
 8005b42:	e00c      	b.n	8005b5e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	4613      	mov	r3, r2
 8005b48:	009b      	lsls	r3, r3, #2
 8005b4a:	4413      	add	r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	4a12      	ldr	r2, [pc, #72]	; (8005b98 <prvInitialiseTaskLists+0x60>)
 8005b50:	4413      	add	r3, r2
 8005b52:	4618      	mov	r0, r3
 8005b54:	f7fe fc80 	bl	8004458 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	3301      	adds	r3, #1
 8005b5c:	607b      	str	r3, [r7, #4]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2b37      	cmp	r3, #55	; 0x37
 8005b62:	d9ef      	bls.n	8005b44 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b64:	480d      	ldr	r0, [pc, #52]	; (8005b9c <prvInitialiseTaskLists+0x64>)
 8005b66:	f7fe fc77 	bl	8004458 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b6a:	480d      	ldr	r0, [pc, #52]	; (8005ba0 <prvInitialiseTaskLists+0x68>)
 8005b6c:	f7fe fc74 	bl	8004458 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005b70:	480c      	ldr	r0, [pc, #48]	; (8005ba4 <prvInitialiseTaskLists+0x6c>)
 8005b72:	f7fe fc71 	bl	8004458 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005b76:	480c      	ldr	r0, [pc, #48]	; (8005ba8 <prvInitialiseTaskLists+0x70>)
 8005b78:	f7fe fc6e 	bl	8004458 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005b7c:	480b      	ldr	r0, [pc, #44]	; (8005bac <prvInitialiseTaskLists+0x74>)
 8005b7e:	f7fe fc6b 	bl	8004458 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005b82:	4b0b      	ldr	r3, [pc, #44]	; (8005bb0 <prvInitialiseTaskLists+0x78>)
 8005b84:	4a05      	ldr	r2, [pc, #20]	; (8005b9c <prvInitialiseTaskLists+0x64>)
 8005b86:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005b88:	4b0a      	ldr	r3, [pc, #40]	; (8005bb4 <prvInitialiseTaskLists+0x7c>)
 8005b8a:	4a05      	ldr	r2, [pc, #20]	; (8005ba0 <prvInitialiseTaskLists+0x68>)
 8005b8c:	601a      	str	r2, [r3, #0]
}
 8005b8e:	bf00      	nop
 8005b90:	3708      	adds	r7, #8
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	20000aa4 	.word	0x20000aa4
 8005b9c:	20000f04 	.word	0x20000f04
 8005ba0:	20000f18 	.word	0x20000f18
 8005ba4:	20000f34 	.word	0x20000f34
 8005ba8:	20000f48 	.word	0x20000f48
 8005bac:	20000f60 	.word	0x20000f60
 8005bb0:	20000f2c 	.word	0x20000f2c
 8005bb4:	20000f30 	.word	0x20000f30

08005bb8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005bbe:	e019      	b.n	8005bf4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005bc0:	f000 fdd8 	bl	8006774 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bc4:	4b10      	ldr	r3, [pc, #64]	; (8005c08 <prvCheckTasksWaitingTermination+0x50>)
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	3304      	adds	r3, #4
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f7fe fccb 	bl	800456c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005bd6:	4b0d      	ldr	r3, [pc, #52]	; (8005c0c <prvCheckTasksWaitingTermination+0x54>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	3b01      	subs	r3, #1
 8005bdc:	4a0b      	ldr	r2, [pc, #44]	; (8005c0c <prvCheckTasksWaitingTermination+0x54>)
 8005bde:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005be0:	4b0b      	ldr	r3, [pc, #44]	; (8005c10 <prvCheckTasksWaitingTermination+0x58>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	3b01      	subs	r3, #1
 8005be6:	4a0a      	ldr	r2, [pc, #40]	; (8005c10 <prvCheckTasksWaitingTermination+0x58>)
 8005be8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005bea:	f000 fdf3 	bl	80067d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f810 	bl	8005c14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005bf4:	4b06      	ldr	r3, [pc, #24]	; (8005c10 <prvCheckTasksWaitingTermination+0x58>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d1e1      	bne.n	8005bc0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005bfc:	bf00      	nop
 8005bfe:	bf00      	nop
 8005c00:	3708      	adds	r7, #8
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	20000f48 	.word	0x20000f48
 8005c0c:	20000f74 	.word	0x20000f74
 8005c10:	20000f5c 	.word	0x20000f5c

08005c14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	3354      	adds	r3, #84	; 0x54
 8005c20:	4618      	mov	r0, r3
 8005c22:	f001 ff11 	bl	8007a48 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d108      	bne.n	8005c42 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c34:	4618      	mov	r0, r3
 8005c36:	f000 ff8b 	bl	8006b50 <vPortFree>
				vPortFree( pxTCB );
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f000 ff88 	bl	8006b50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c40:	e018      	b.n	8005c74 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d103      	bne.n	8005c54 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f000 ff7f 	bl	8006b50 <vPortFree>
	}
 8005c52:	e00f      	b.n	8005c74 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d00a      	beq.n	8005c74 <prvDeleteTCB+0x60>
	__asm volatile
 8005c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c62:	f383 8811 	msr	BASEPRI, r3
 8005c66:	f3bf 8f6f 	isb	sy
 8005c6a:	f3bf 8f4f 	dsb	sy
 8005c6e:	60fb      	str	r3, [r7, #12]
}
 8005c70:	bf00      	nop
 8005c72:	e7fe      	b.n	8005c72 <prvDeleteTCB+0x5e>
	}
 8005c74:	bf00      	nop
 8005c76:	3710      	adds	r7, #16
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b083      	sub	sp, #12
 8005c80:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c82:	4b0c      	ldr	r3, [pc, #48]	; (8005cb4 <prvResetNextTaskUnblockTime+0x38>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d104      	bne.n	8005c96 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005c8c:	4b0a      	ldr	r3, [pc, #40]	; (8005cb8 <prvResetNextTaskUnblockTime+0x3c>)
 8005c8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c92:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005c94:	e008      	b.n	8005ca8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c96:	4b07      	ldr	r3, [pc, #28]	; (8005cb4 <prvResetNextTaskUnblockTime+0x38>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	4a04      	ldr	r2, [pc, #16]	; (8005cb8 <prvResetNextTaskUnblockTime+0x3c>)
 8005ca6:	6013      	str	r3, [r2, #0]
}
 8005ca8:	bf00      	nop
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr
 8005cb4:	20000f2c 	.word	0x20000f2c
 8005cb8:	20000f94 	.word	0x20000f94

08005cbc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005cc2:	4b0b      	ldr	r3, [pc, #44]	; (8005cf0 <xTaskGetSchedulerState+0x34>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d102      	bne.n	8005cd0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	607b      	str	r3, [r7, #4]
 8005cce:	e008      	b.n	8005ce2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cd0:	4b08      	ldr	r3, [pc, #32]	; (8005cf4 <xTaskGetSchedulerState+0x38>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d102      	bne.n	8005cde <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005cd8:	2302      	movs	r3, #2
 8005cda:	607b      	str	r3, [r7, #4]
 8005cdc:	e001      	b.n	8005ce2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005ce2:	687b      	ldr	r3, [r7, #4]
	}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr
 8005cf0:	20000f80 	.word	0x20000f80
 8005cf4:	20000f9c 	.word	0x20000f9c

08005cf8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b086      	sub	sp, #24
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d04:	2300      	movs	r3, #0
 8005d06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d056      	beq.n	8005dbc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d0e:	4b2e      	ldr	r3, [pc, #184]	; (8005dc8 <xTaskPriorityDisinherit+0xd0>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	693a      	ldr	r2, [r7, #16]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d00a      	beq.n	8005d2e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d1c:	f383 8811 	msr	BASEPRI, r3
 8005d20:	f3bf 8f6f 	isb	sy
 8005d24:	f3bf 8f4f 	dsb	sy
 8005d28:	60fb      	str	r3, [r7, #12]
}
 8005d2a:	bf00      	nop
 8005d2c:	e7fe      	b.n	8005d2c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d10a      	bne.n	8005d4c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d3a:	f383 8811 	msr	BASEPRI, r3
 8005d3e:	f3bf 8f6f 	isb	sy
 8005d42:	f3bf 8f4f 	dsb	sy
 8005d46:	60bb      	str	r3, [r7, #8]
}
 8005d48:	bf00      	nop
 8005d4a:	e7fe      	b.n	8005d4a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d50:	1e5a      	subs	r2, r3, #1
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d02c      	beq.n	8005dbc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d128      	bne.n	8005dbc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	3304      	adds	r3, #4
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f7fe fbfc 	bl	800456c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d80:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d8c:	4b0f      	ldr	r3, [pc, #60]	; (8005dcc <xTaskPriorityDisinherit+0xd4>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d903      	bls.n	8005d9c <xTaskPriorityDisinherit+0xa4>
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d98:	4a0c      	ldr	r2, [pc, #48]	; (8005dcc <xTaskPriorityDisinherit+0xd4>)
 8005d9a:	6013      	str	r3, [r2, #0]
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005da0:	4613      	mov	r3, r2
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	4413      	add	r3, r2
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	4a09      	ldr	r2, [pc, #36]	; (8005dd0 <xTaskPriorityDisinherit+0xd8>)
 8005daa:	441a      	add	r2, r3
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	3304      	adds	r3, #4
 8005db0:	4619      	mov	r1, r3
 8005db2:	4610      	mov	r0, r2
 8005db4:	f7fe fb7d 	bl	80044b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005db8:	2301      	movs	r3, #1
 8005dba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005dbc:	697b      	ldr	r3, [r7, #20]
	}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3718      	adds	r7, #24
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	20000aa0 	.word	0x20000aa0
 8005dcc:	20000f7c 	.word	0x20000f7c
 8005dd0:	20000aa4 	.word	0x20000aa4

08005dd4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005dde:	4b21      	ldr	r3, [pc, #132]	; (8005e64 <prvAddCurrentTaskToDelayedList+0x90>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005de4:	4b20      	ldr	r3, [pc, #128]	; (8005e68 <prvAddCurrentTaskToDelayedList+0x94>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	3304      	adds	r3, #4
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7fe fbbe 	bl	800456c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005df6:	d10a      	bne.n	8005e0e <prvAddCurrentTaskToDelayedList+0x3a>
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d007      	beq.n	8005e0e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dfe:	4b1a      	ldr	r3, [pc, #104]	; (8005e68 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	3304      	adds	r3, #4
 8005e04:	4619      	mov	r1, r3
 8005e06:	4819      	ldr	r0, [pc, #100]	; (8005e6c <prvAddCurrentTaskToDelayedList+0x98>)
 8005e08:	f7fe fb53 	bl	80044b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005e0c:	e026      	b.n	8005e5c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4413      	add	r3, r2
 8005e14:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005e16:	4b14      	ldr	r3, [pc, #80]	; (8005e68 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68ba      	ldr	r2, [r7, #8]
 8005e1c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e1e:	68ba      	ldr	r2, [r7, #8]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d209      	bcs.n	8005e3a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e26:	4b12      	ldr	r3, [pc, #72]	; (8005e70 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	4b0f      	ldr	r3, [pc, #60]	; (8005e68 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	3304      	adds	r3, #4
 8005e30:	4619      	mov	r1, r3
 8005e32:	4610      	mov	r0, r2
 8005e34:	f7fe fb61 	bl	80044fa <vListInsert>
}
 8005e38:	e010      	b.n	8005e5c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e3a:	4b0e      	ldr	r3, [pc, #56]	; (8005e74 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	4b0a      	ldr	r3, [pc, #40]	; (8005e68 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	3304      	adds	r3, #4
 8005e44:	4619      	mov	r1, r3
 8005e46:	4610      	mov	r0, r2
 8005e48:	f7fe fb57 	bl	80044fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e4c:	4b0a      	ldr	r3, [pc, #40]	; (8005e78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d202      	bcs.n	8005e5c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005e56:	4a08      	ldr	r2, [pc, #32]	; (8005e78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	6013      	str	r3, [r2, #0]
}
 8005e5c:	bf00      	nop
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	20000f78 	.word	0x20000f78
 8005e68:	20000aa0 	.word	0x20000aa0
 8005e6c:	20000f60 	.word	0x20000f60
 8005e70:	20000f30 	.word	0x20000f30
 8005e74:	20000f2c 	.word	0x20000f2c
 8005e78:	20000f94 	.word	0x20000f94

08005e7c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b08a      	sub	sp, #40	; 0x28
 8005e80:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005e82:	2300      	movs	r3, #0
 8005e84:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005e86:	f000 fb07 	bl	8006498 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005e8a:	4b1c      	ldr	r3, [pc, #112]	; (8005efc <xTimerCreateTimerTask+0x80>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d021      	beq.n	8005ed6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005e92:	2300      	movs	r3, #0
 8005e94:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005e96:	2300      	movs	r3, #0
 8005e98:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005e9a:	1d3a      	adds	r2, r7, #4
 8005e9c:	f107 0108 	add.w	r1, r7, #8
 8005ea0:	f107 030c 	add.w	r3, r7, #12
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f7fe fabd 	bl	8004424 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005eaa:	6879      	ldr	r1, [r7, #4]
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	68fa      	ldr	r2, [r7, #12]
 8005eb0:	9202      	str	r2, [sp, #8]
 8005eb2:	9301      	str	r3, [sp, #4]
 8005eb4:	2302      	movs	r3, #2
 8005eb6:	9300      	str	r3, [sp, #0]
 8005eb8:	2300      	movs	r3, #0
 8005eba:	460a      	mov	r2, r1
 8005ebc:	4910      	ldr	r1, [pc, #64]	; (8005f00 <xTimerCreateTimerTask+0x84>)
 8005ebe:	4811      	ldr	r0, [pc, #68]	; (8005f04 <xTimerCreateTimerTask+0x88>)
 8005ec0:	f7ff f86a 	bl	8004f98 <xTaskCreateStatic>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	4a10      	ldr	r2, [pc, #64]	; (8005f08 <xTimerCreateTimerTask+0x8c>)
 8005ec8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005eca:	4b0f      	ldr	r3, [pc, #60]	; (8005f08 <xTimerCreateTimerTask+0x8c>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d001      	beq.n	8005ed6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d10a      	bne.n	8005ef2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee0:	f383 8811 	msr	BASEPRI, r3
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	f3bf 8f4f 	dsb	sy
 8005eec:	613b      	str	r3, [r7, #16]
}
 8005eee:	bf00      	nop
 8005ef0:	e7fe      	b.n	8005ef0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005ef2:	697b      	ldr	r3, [r7, #20]
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3718      	adds	r7, #24
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	20000fd0 	.word	0x20000fd0
 8005f00:	08009978 	.word	0x08009978
 8005f04:	08006041 	.word	0x08006041
 8005f08:	20000fd4 	.word	0x20000fd4

08005f0c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b08a      	sub	sp, #40	; 0x28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	607a      	str	r2, [r7, #4]
 8005f18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d10a      	bne.n	8005f3a <xTimerGenericCommand+0x2e>
	__asm volatile
 8005f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f28:	f383 8811 	msr	BASEPRI, r3
 8005f2c:	f3bf 8f6f 	isb	sy
 8005f30:	f3bf 8f4f 	dsb	sy
 8005f34:	623b      	str	r3, [r7, #32]
}
 8005f36:	bf00      	nop
 8005f38:	e7fe      	b.n	8005f38 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f3a:	4b1a      	ldr	r3, [pc, #104]	; (8005fa4 <xTimerGenericCommand+0x98>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d02a      	beq.n	8005f98 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	2b05      	cmp	r3, #5
 8005f52:	dc18      	bgt.n	8005f86 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005f54:	f7ff feb2 	bl	8005cbc <xTaskGetSchedulerState>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	d109      	bne.n	8005f72 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005f5e:	4b11      	ldr	r3, [pc, #68]	; (8005fa4 <xTimerGenericCommand+0x98>)
 8005f60:	6818      	ldr	r0, [r3, #0]
 8005f62:	f107 0110 	add.w	r1, r7, #16
 8005f66:	2300      	movs	r3, #0
 8005f68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f6a:	f7fe fc2d 	bl	80047c8 <xQueueGenericSend>
 8005f6e:	6278      	str	r0, [r7, #36]	; 0x24
 8005f70:	e012      	b.n	8005f98 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005f72:	4b0c      	ldr	r3, [pc, #48]	; (8005fa4 <xTimerGenericCommand+0x98>)
 8005f74:	6818      	ldr	r0, [r3, #0]
 8005f76:	f107 0110 	add.w	r1, r7, #16
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	f7fe fc23 	bl	80047c8 <xQueueGenericSend>
 8005f82:	6278      	str	r0, [r7, #36]	; 0x24
 8005f84:	e008      	b.n	8005f98 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005f86:	4b07      	ldr	r3, [pc, #28]	; (8005fa4 <xTimerGenericCommand+0x98>)
 8005f88:	6818      	ldr	r0, [r3, #0]
 8005f8a:	f107 0110 	add.w	r1, r7, #16
 8005f8e:	2300      	movs	r3, #0
 8005f90:	683a      	ldr	r2, [r7, #0]
 8005f92:	f7fe fd17 	bl	80049c4 <xQueueGenericSendFromISR>
 8005f96:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3728      	adds	r7, #40	; 0x28
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	20000fd0 	.word	0x20000fd0

08005fa8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b088      	sub	sp, #32
 8005fac:	af02      	add	r7, sp, #8
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fb2:	4b22      	ldr	r3, [pc, #136]	; (800603c <prvProcessExpiredTimer+0x94>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	68db      	ldr	r3, [r3, #12]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	3304      	adds	r3, #4
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f7fe fad3 	bl	800456c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fcc:	f003 0304 	and.w	r3, r3, #4
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d022      	beq.n	800601a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	699a      	ldr	r2, [r3, #24]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	18d1      	adds	r1, r2, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	683a      	ldr	r2, [r7, #0]
 8005fe0:	6978      	ldr	r0, [r7, #20]
 8005fe2:	f000 f8d1 	bl	8006188 <prvInsertTimerInActiveList>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d01f      	beq.n	800602c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005fec:	2300      	movs	r3, #0
 8005fee:	9300      	str	r3, [sp, #0]
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	2100      	movs	r1, #0
 8005ff6:	6978      	ldr	r0, [r7, #20]
 8005ff8:	f7ff ff88 	bl	8005f0c <xTimerGenericCommand>
 8005ffc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d113      	bne.n	800602c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006008:	f383 8811 	msr	BASEPRI, r3
 800600c:	f3bf 8f6f 	isb	sy
 8006010:	f3bf 8f4f 	dsb	sy
 8006014:	60fb      	str	r3, [r7, #12]
}
 8006016:	bf00      	nop
 8006018:	e7fe      	b.n	8006018 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006020:	f023 0301 	bic.w	r3, r3, #1
 8006024:	b2da      	uxtb	r2, r3
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	6a1b      	ldr	r3, [r3, #32]
 8006030:	6978      	ldr	r0, [r7, #20]
 8006032:	4798      	blx	r3
}
 8006034:	bf00      	nop
 8006036:	3718      	adds	r7, #24
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}
 800603c:	20000fc8 	.word	0x20000fc8

08006040 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006048:	f107 0308 	add.w	r3, r7, #8
 800604c:	4618      	mov	r0, r3
 800604e:	f000 f857 	bl	8006100 <prvGetNextExpireTime>
 8006052:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	4619      	mov	r1, r3
 8006058:	68f8      	ldr	r0, [r7, #12]
 800605a:	f000 f803 	bl	8006064 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800605e:	f000 f8d5 	bl	800620c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006062:	e7f1      	b.n	8006048 <prvTimerTask+0x8>

08006064 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800606e:	f7ff fa39 	bl	80054e4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006072:	f107 0308 	add.w	r3, r7, #8
 8006076:	4618      	mov	r0, r3
 8006078:	f000 f866 	bl	8006148 <prvSampleTimeNow>
 800607c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d130      	bne.n	80060e6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d10a      	bne.n	80060a0 <prvProcessTimerOrBlockTask+0x3c>
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	429a      	cmp	r2, r3
 8006090:	d806      	bhi.n	80060a0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006092:	f7ff fa35 	bl	8005500 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006096:	68f9      	ldr	r1, [r7, #12]
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f7ff ff85 	bl	8005fa8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800609e:	e024      	b.n	80060ea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d008      	beq.n	80060b8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80060a6:	4b13      	ldr	r3, [pc, #76]	; (80060f4 <prvProcessTimerOrBlockTask+0x90>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d101      	bne.n	80060b4 <prvProcessTimerOrBlockTask+0x50>
 80060b0:	2301      	movs	r3, #1
 80060b2:	e000      	b.n	80060b6 <prvProcessTimerOrBlockTask+0x52>
 80060b4:	2300      	movs	r3, #0
 80060b6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80060b8:	4b0f      	ldr	r3, [pc, #60]	; (80060f8 <prvProcessTimerOrBlockTask+0x94>)
 80060ba:	6818      	ldr	r0, [r3, #0]
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	683a      	ldr	r2, [r7, #0]
 80060c4:	4619      	mov	r1, r3
 80060c6:	f7fe ff33 	bl	8004f30 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80060ca:	f7ff fa19 	bl	8005500 <xTaskResumeAll>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d10a      	bne.n	80060ea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80060d4:	4b09      	ldr	r3, [pc, #36]	; (80060fc <prvProcessTimerOrBlockTask+0x98>)
 80060d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060da:	601a      	str	r2, [r3, #0]
 80060dc:	f3bf 8f4f 	dsb	sy
 80060e0:	f3bf 8f6f 	isb	sy
}
 80060e4:	e001      	b.n	80060ea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80060e6:	f7ff fa0b 	bl	8005500 <xTaskResumeAll>
}
 80060ea:	bf00      	nop
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
 80060f2:	bf00      	nop
 80060f4:	20000fcc 	.word	0x20000fcc
 80060f8:	20000fd0 	.word	0x20000fd0
 80060fc:	e000ed04 	.word	0xe000ed04

08006100 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006108:	4b0e      	ldr	r3, [pc, #56]	; (8006144 <prvGetNextExpireTime+0x44>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d101      	bne.n	8006116 <prvGetNextExpireTime+0x16>
 8006112:	2201      	movs	r2, #1
 8006114:	e000      	b.n	8006118 <prvGetNextExpireTime+0x18>
 8006116:	2200      	movs	r2, #0
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d105      	bne.n	8006130 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006124:	4b07      	ldr	r3, [pc, #28]	; (8006144 <prvGetNextExpireTime+0x44>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68db      	ldr	r3, [r3, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	60fb      	str	r3, [r7, #12]
 800612e:	e001      	b.n	8006134 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006130:	2300      	movs	r3, #0
 8006132:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006134:	68fb      	ldr	r3, [r7, #12]
}
 8006136:	4618      	mov	r0, r3
 8006138:	3714      	adds	r7, #20
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr
 8006142:	bf00      	nop
 8006144:	20000fc8 	.word	0x20000fc8

08006148 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006150:	f7ff fa74 	bl	800563c <xTaskGetTickCount>
 8006154:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006156:	4b0b      	ldr	r3, [pc, #44]	; (8006184 <prvSampleTimeNow+0x3c>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	429a      	cmp	r2, r3
 800615e:	d205      	bcs.n	800616c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006160:	f000 f936 	bl	80063d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	601a      	str	r2, [r3, #0]
 800616a:	e002      	b.n	8006172 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006172:	4a04      	ldr	r2, [pc, #16]	; (8006184 <prvSampleTimeNow+0x3c>)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006178:	68fb      	ldr	r3, [r7, #12]
}
 800617a:	4618      	mov	r0, r3
 800617c:	3710      	adds	r7, #16
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	20000fd8 	.word	0x20000fd8

08006188 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b086      	sub	sp, #24
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
 8006194:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006196:	2300      	movs	r3, #0
 8006198:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	68ba      	ldr	r2, [r7, #8]
 800619e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80061a6:	68ba      	ldr	r2, [r7, #8]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d812      	bhi.n	80061d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	1ad2      	subs	r2, r2, r3
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	699b      	ldr	r3, [r3, #24]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d302      	bcc.n	80061c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80061bc:	2301      	movs	r3, #1
 80061be:	617b      	str	r3, [r7, #20]
 80061c0:	e01b      	b.n	80061fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80061c2:	4b10      	ldr	r3, [pc, #64]	; (8006204 <prvInsertTimerInActiveList+0x7c>)
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	3304      	adds	r3, #4
 80061ca:	4619      	mov	r1, r3
 80061cc:	4610      	mov	r0, r2
 80061ce:	f7fe f994 	bl	80044fa <vListInsert>
 80061d2:	e012      	b.n	80061fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d206      	bcs.n	80061ea <prvInsertTimerInActiveList+0x62>
 80061dc:	68ba      	ldr	r2, [r7, #8]
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d302      	bcc.n	80061ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80061e4:	2301      	movs	r3, #1
 80061e6:	617b      	str	r3, [r7, #20]
 80061e8:	e007      	b.n	80061fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80061ea:	4b07      	ldr	r3, [pc, #28]	; (8006208 <prvInsertTimerInActiveList+0x80>)
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	3304      	adds	r3, #4
 80061f2:	4619      	mov	r1, r3
 80061f4:	4610      	mov	r0, r2
 80061f6:	f7fe f980 	bl	80044fa <vListInsert>
		}
	}

	return xProcessTimerNow;
 80061fa:	697b      	ldr	r3, [r7, #20]
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3718      	adds	r7, #24
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}
 8006204:	20000fcc 	.word	0x20000fcc
 8006208:	20000fc8 	.word	0x20000fc8

0800620c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b08e      	sub	sp, #56	; 0x38
 8006210:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006212:	e0ca      	b.n	80063aa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2b00      	cmp	r3, #0
 8006218:	da18      	bge.n	800624c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800621a:	1d3b      	adds	r3, r7, #4
 800621c:	3304      	adds	r3, #4
 800621e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006222:	2b00      	cmp	r3, #0
 8006224:	d10a      	bne.n	800623c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800622a:	f383 8811 	msr	BASEPRI, r3
 800622e:	f3bf 8f6f 	isb	sy
 8006232:	f3bf 8f4f 	dsb	sy
 8006236:	61fb      	str	r3, [r7, #28]
}
 8006238:	bf00      	nop
 800623a:	e7fe      	b.n	800623a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800623c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006242:	6850      	ldr	r0, [r2, #4]
 8006244:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006246:	6892      	ldr	r2, [r2, #8]
 8006248:	4611      	mov	r1, r2
 800624a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2b00      	cmp	r3, #0
 8006250:	f2c0 80aa 	blt.w	80063a8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d004      	beq.n	800626a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006262:	3304      	adds	r3, #4
 8006264:	4618      	mov	r0, r3
 8006266:	f7fe f981 	bl	800456c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800626a:	463b      	mov	r3, r7
 800626c:	4618      	mov	r0, r3
 800626e:	f7ff ff6b 	bl	8006148 <prvSampleTimeNow>
 8006272:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2b09      	cmp	r3, #9
 8006278:	f200 8097 	bhi.w	80063aa <prvProcessReceivedCommands+0x19e>
 800627c:	a201      	add	r2, pc, #4	; (adr r2, 8006284 <prvProcessReceivedCommands+0x78>)
 800627e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006282:	bf00      	nop
 8006284:	080062ad 	.word	0x080062ad
 8006288:	080062ad 	.word	0x080062ad
 800628c:	080062ad 	.word	0x080062ad
 8006290:	08006321 	.word	0x08006321
 8006294:	08006335 	.word	0x08006335
 8006298:	0800637f 	.word	0x0800637f
 800629c:	080062ad 	.word	0x080062ad
 80062a0:	080062ad 	.word	0x080062ad
 80062a4:	08006321 	.word	0x08006321
 80062a8:	08006335 	.word	0x08006335
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80062ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062b2:	f043 0301 	orr.w	r3, r3, #1
 80062b6:	b2da      	uxtb	r2, r3
 80062b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80062be:	68ba      	ldr	r2, [r7, #8]
 80062c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c2:	699b      	ldr	r3, [r3, #24]
 80062c4:	18d1      	adds	r1, r2, r3
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062cc:	f7ff ff5c 	bl	8006188 <prvInsertTimerInActiveList>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d069      	beq.n	80063aa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062dc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062e4:	f003 0304 	and.w	r3, r3, #4
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d05e      	beq.n	80063aa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80062ec:	68ba      	ldr	r2, [r7, #8]
 80062ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f0:	699b      	ldr	r3, [r3, #24]
 80062f2:	441a      	add	r2, r3
 80062f4:	2300      	movs	r3, #0
 80062f6:	9300      	str	r3, [sp, #0]
 80062f8:	2300      	movs	r3, #0
 80062fa:	2100      	movs	r1, #0
 80062fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062fe:	f7ff fe05 	bl	8005f0c <xTimerGenericCommand>
 8006302:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006304:	6a3b      	ldr	r3, [r7, #32]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d14f      	bne.n	80063aa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800630a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800630e:	f383 8811 	msr	BASEPRI, r3
 8006312:	f3bf 8f6f 	isb	sy
 8006316:	f3bf 8f4f 	dsb	sy
 800631a:	61bb      	str	r3, [r7, #24]
}
 800631c:	bf00      	nop
 800631e:	e7fe      	b.n	800631e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006322:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006326:	f023 0301 	bic.w	r3, r3, #1
 800632a:	b2da      	uxtb	r2, r3
 800632c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800632e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006332:	e03a      	b.n	80063aa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006336:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800633a:	f043 0301 	orr.w	r3, r3, #1
 800633e:	b2da      	uxtb	r2, r3
 8006340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006342:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006346:	68ba      	ldr	r2, [r7, #8]
 8006348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800634a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800634c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d10a      	bne.n	800636a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006358:	f383 8811 	msr	BASEPRI, r3
 800635c:	f3bf 8f6f 	isb	sy
 8006360:	f3bf 8f4f 	dsb	sy
 8006364:	617b      	str	r3, [r7, #20]
}
 8006366:	bf00      	nop
 8006368:	e7fe      	b.n	8006368 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800636a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636c:	699a      	ldr	r2, [r3, #24]
 800636e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006370:	18d1      	adds	r1, r2, r3
 8006372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006376:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006378:	f7ff ff06 	bl	8006188 <prvInsertTimerInActiveList>
					break;
 800637c:	e015      	b.n	80063aa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800637e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006380:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006384:	f003 0302 	and.w	r3, r3, #2
 8006388:	2b00      	cmp	r3, #0
 800638a:	d103      	bne.n	8006394 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800638c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800638e:	f000 fbdf 	bl	8006b50 <vPortFree>
 8006392:	e00a      	b.n	80063aa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006396:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800639a:	f023 0301 	bic.w	r3, r3, #1
 800639e:	b2da      	uxtb	r2, r3
 80063a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80063a6:	e000      	b.n	80063aa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80063a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80063aa:	4b08      	ldr	r3, [pc, #32]	; (80063cc <prvProcessReceivedCommands+0x1c0>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	1d39      	adds	r1, r7, #4
 80063b0:	2200      	movs	r2, #0
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7fe fba2 	bl	8004afc <xQueueReceive>
 80063b8:	4603      	mov	r3, r0
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	f47f af2a 	bne.w	8006214 <prvProcessReceivedCommands+0x8>
	}
}
 80063c0:	bf00      	nop
 80063c2:	bf00      	nop
 80063c4:	3730      	adds	r7, #48	; 0x30
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}
 80063ca:	bf00      	nop
 80063cc:	20000fd0 	.word	0x20000fd0

080063d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b088      	sub	sp, #32
 80063d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80063d6:	e048      	b.n	800646a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063d8:	4b2d      	ldr	r3, [pc, #180]	; (8006490 <prvSwitchTimerLists+0xc0>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063e2:	4b2b      	ldr	r3, [pc, #172]	; (8006490 <prvSwitchTimerLists+0xc0>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	68db      	ldr	r3, [r3, #12]
 80063ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	3304      	adds	r3, #4
 80063f0:	4618      	mov	r0, r3
 80063f2:	f7fe f8bb 	bl	800456c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6a1b      	ldr	r3, [r3, #32]
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006404:	f003 0304 	and.w	r3, r3, #4
 8006408:	2b00      	cmp	r3, #0
 800640a:	d02e      	beq.n	800646a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	4413      	add	r3, r2
 8006414:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006416:	68ba      	ldr	r2, [r7, #8]
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	429a      	cmp	r2, r3
 800641c:	d90e      	bls.n	800643c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	68ba      	ldr	r2, [r7, #8]
 8006422:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	68fa      	ldr	r2, [r7, #12]
 8006428:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800642a:	4b19      	ldr	r3, [pc, #100]	; (8006490 <prvSwitchTimerLists+0xc0>)
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	3304      	adds	r3, #4
 8006432:	4619      	mov	r1, r3
 8006434:	4610      	mov	r0, r2
 8006436:	f7fe f860 	bl	80044fa <vListInsert>
 800643a:	e016      	b.n	800646a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800643c:	2300      	movs	r3, #0
 800643e:	9300      	str	r3, [sp, #0]
 8006440:	2300      	movs	r3, #0
 8006442:	693a      	ldr	r2, [r7, #16]
 8006444:	2100      	movs	r1, #0
 8006446:	68f8      	ldr	r0, [r7, #12]
 8006448:	f7ff fd60 	bl	8005f0c <xTimerGenericCommand>
 800644c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d10a      	bne.n	800646a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006458:	f383 8811 	msr	BASEPRI, r3
 800645c:	f3bf 8f6f 	isb	sy
 8006460:	f3bf 8f4f 	dsb	sy
 8006464:	603b      	str	r3, [r7, #0]
}
 8006466:	bf00      	nop
 8006468:	e7fe      	b.n	8006468 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800646a:	4b09      	ldr	r3, [pc, #36]	; (8006490 <prvSwitchTimerLists+0xc0>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d1b1      	bne.n	80063d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006474:	4b06      	ldr	r3, [pc, #24]	; (8006490 <prvSwitchTimerLists+0xc0>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800647a:	4b06      	ldr	r3, [pc, #24]	; (8006494 <prvSwitchTimerLists+0xc4>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a04      	ldr	r2, [pc, #16]	; (8006490 <prvSwitchTimerLists+0xc0>)
 8006480:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006482:	4a04      	ldr	r2, [pc, #16]	; (8006494 <prvSwitchTimerLists+0xc4>)
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	6013      	str	r3, [r2, #0]
}
 8006488:	bf00      	nop
 800648a:	3718      	adds	r7, #24
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	20000fc8 	.word	0x20000fc8
 8006494:	20000fcc 	.word	0x20000fcc

08006498 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800649e:	f000 f969 	bl	8006774 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80064a2:	4b15      	ldr	r3, [pc, #84]	; (80064f8 <prvCheckForValidListAndQueue+0x60>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d120      	bne.n	80064ec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80064aa:	4814      	ldr	r0, [pc, #80]	; (80064fc <prvCheckForValidListAndQueue+0x64>)
 80064ac:	f7fd ffd4 	bl	8004458 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80064b0:	4813      	ldr	r0, [pc, #76]	; (8006500 <prvCheckForValidListAndQueue+0x68>)
 80064b2:	f7fd ffd1 	bl	8004458 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80064b6:	4b13      	ldr	r3, [pc, #76]	; (8006504 <prvCheckForValidListAndQueue+0x6c>)
 80064b8:	4a10      	ldr	r2, [pc, #64]	; (80064fc <prvCheckForValidListAndQueue+0x64>)
 80064ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80064bc:	4b12      	ldr	r3, [pc, #72]	; (8006508 <prvCheckForValidListAndQueue+0x70>)
 80064be:	4a10      	ldr	r2, [pc, #64]	; (8006500 <prvCheckForValidListAndQueue+0x68>)
 80064c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80064c2:	2300      	movs	r3, #0
 80064c4:	9300      	str	r3, [sp, #0]
 80064c6:	4b11      	ldr	r3, [pc, #68]	; (800650c <prvCheckForValidListAndQueue+0x74>)
 80064c8:	4a11      	ldr	r2, [pc, #68]	; (8006510 <prvCheckForValidListAndQueue+0x78>)
 80064ca:	2110      	movs	r1, #16
 80064cc:	200a      	movs	r0, #10
 80064ce:	f7fe f8df 	bl	8004690 <xQueueGenericCreateStatic>
 80064d2:	4603      	mov	r3, r0
 80064d4:	4a08      	ldr	r2, [pc, #32]	; (80064f8 <prvCheckForValidListAndQueue+0x60>)
 80064d6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80064d8:	4b07      	ldr	r3, [pc, #28]	; (80064f8 <prvCheckForValidListAndQueue+0x60>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d005      	beq.n	80064ec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80064e0:	4b05      	ldr	r3, [pc, #20]	; (80064f8 <prvCheckForValidListAndQueue+0x60>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	490b      	ldr	r1, [pc, #44]	; (8006514 <prvCheckForValidListAndQueue+0x7c>)
 80064e6:	4618      	mov	r0, r3
 80064e8:	f7fe fcf8 	bl	8004edc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80064ec:	f000 f972 	bl	80067d4 <vPortExitCritical>
}
 80064f0:	bf00      	nop
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	20000fd0 	.word	0x20000fd0
 80064fc:	20000fa0 	.word	0x20000fa0
 8006500:	20000fb4 	.word	0x20000fb4
 8006504:	20000fc8 	.word	0x20000fc8
 8006508:	20000fcc 	.word	0x20000fcc
 800650c:	2000107c 	.word	0x2000107c
 8006510:	20000fdc 	.word	0x20000fdc
 8006514:	08009980 	.word	0x08009980

08006518 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	60f8      	str	r0, [r7, #12]
 8006520:	60b9      	str	r1, [r7, #8]
 8006522:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	3b04      	subs	r3, #4
 8006528:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006530:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	3b04      	subs	r3, #4
 8006536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	f023 0201 	bic.w	r2, r3, #1
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	3b04      	subs	r3, #4
 8006546:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006548:	4a0c      	ldr	r2, [pc, #48]	; (800657c <pxPortInitialiseStack+0x64>)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	3b14      	subs	r3, #20
 8006552:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	3b04      	subs	r3, #4
 800655e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f06f 0202 	mvn.w	r2, #2
 8006566:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	3b20      	subs	r3, #32
 800656c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800656e:	68fb      	ldr	r3, [r7, #12]
}
 8006570:	4618      	mov	r0, r3
 8006572:	3714      	adds	r7, #20
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr
 800657c:	08006581 	.word	0x08006581

08006580 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006580:	b480      	push	{r7}
 8006582:	b085      	sub	sp, #20
 8006584:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006586:	2300      	movs	r3, #0
 8006588:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800658a:	4b12      	ldr	r3, [pc, #72]	; (80065d4 <prvTaskExitError+0x54>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006592:	d00a      	beq.n	80065aa <prvTaskExitError+0x2a>
	__asm volatile
 8006594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006598:	f383 8811 	msr	BASEPRI, r3
 800659c:	f3bf 8f6f 	isb	sy
 80065a0:	f3bf 8f4f 	dsb	sy
 80065a4:	60fb      	str	r3, [r7, #12]
}
 80065a6:	bf00      	nop
 80065a8:	e7fe      	b.n	80065a8 <prvTaskExitError+0x28>
	__asm volatile
 80065aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ae:	f383 8811 	msr	BASEPRI, r3
 80065b2:	f3bf 8f6f 	isb	sy
 80065b6:	f3bf 8f4f 	dsb	sy
 80065ba:	60bb      	str	r3, [r7, #8]
}
 80065bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80065be:	bf00      	nop
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d0fc      	beq.n	80065c0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80065c6:	bf00      	nop
 80065c8:	bf00      	nop
 80065ca:	3714      	adds	r7, #20
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr
 80065d4:	2000000c 	.word	0x2000000c
	...

080065e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80065e0:	4b07      	ldr	r3, [pc, #28]	; (8006600 <pxCurrentTCBConst2>)
 80065e2:	6819      	ldr	r1, [r3, #0]
 80065e4:	6808      	ldr	r0, [r1, #0]
 80065e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065ea:	f380 8809 	msr	PSP, r0
 80065ee:	f3bf 8f6f 	isb	sy
 80065f2:	f04f 0000 	mov.w	r0, #0
 80065f6:	f380 8811 	msr	BASEPRI, r0
 80065fa:	4770      	bx	lr
 80065fc:	f3af 8000 	nop.w

08006600 <pxCurrentTCBConst2>:
 8006600:	20000aa0 	.word	0x20000aa0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006604:	bf00      	nop
 8006606:	bf00      	nop

08006608 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006608:	4808      	ldr	r0, [pc, #32]	; (800662c <prvPortStartFirstTask+0x24>)
 800660a:	6800      	ldr	r0, [r0, #0]
 800660c:	6800      	ldr	r0, [r0, #0]
 800660e:	f380 8808 	msr	MSP, r0
 8006612:	f04f 0000 	mov.w	r0, #0
 8006616:	f380 8814 	msr	CONTROL, r0
 800661a:	b662      	cpsie	i
 800661c:	b661      	cpsie	f
 800661e:	f3bf 8f4f 	dsb	sy
 8006622:	f3bf 8f6f 	isb	sy
 8006626:	df00      	svc	0
 8006628:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800662a:	bf00      	nop
 800662c:	e000ed08 	.word	0xe000ed08

08006630 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b086      	sub	sp, #24
 8006634:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006636:	4b46      	ldr	r3, [pc, #280]	; (8006750 <xPortStartScheduler+0x120>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a46      	ldr	r2, [pc, #280]	; (8006754 <xPortStartScheduler+0x124>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d10a      	bne.n	8006656 <xPortStartScheduler+0x26>
	__asm volatile
 8006640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006644:	f383 8811 	msr	BASEPRI, r3
 8006648:	f3bf 8f6f 	isb	sy
 800664c:	f3bf 8f4f 	dsb	sy
 8006650:	613b      	str	r3, [r7, #16]
}
 8006652:	bf00      	nop
 8006654:	e7fe      	b.n	8006654 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006656:	4b3e      	ldr	r3, [pc, #248]	; (8006750 <xPortStartScheduler+0x120>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a3f      	ldr	r2, [pc, #252]	; (8006758 <xPortStartScheduler+0x128>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d10a      	bne.n	8006676 <xPortStartScheduler+0x46>
	__asm volatile
 8006660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006664:	f383 8811 	msr	BASEPRI, r3
 8006668:	f3bf 8f6f 	isb	sy
 800666c:	f3bf 8f4f 	dsb	sy
 8006670:	60fb      	str	r3, [r7, #12]
}
 8006672:	bf00      	nop
 8006674:	e7fe      	b.n	8006674 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006676:	4b39      	ldr	r3, [pc, #228]	; (800675c <xPortStartScheduler+0x12c>)
 8006678:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	781b      	ldrb	r3, [r3, #0]
 800667e:	b2db      	uxtb	r3, r3
 8006680:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	22ff      	movs	r2, #255	; 0xff
 8006686:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	781b      	ldrb	r3, [r3, #0]
 800668c:	b2db      	uxtb	r3, r3
 800668e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006690:	78fb      	ldrb	r3, [r7, #3]
 8006692:	b2db      	uxtb	r3, r3
 8006694:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006698:	b2da      	uxtb	r2, r3
 800669a:	4b31      	ldr	r3, [pc, #196]	; (8006760 <xPortStartScheduler+0x130>)
 800669c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800669e:	4b31      	ldr	r3, [pc, #196]	; (8006764 <xPortStartScheduler+0x134>)
 80066a0:	2207      	movs	r2, #7
 80066a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066a4:	e009      	b.n	80066ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80066a6:	4b2f      	ldr	r3, [pc, #188]	; (8006764 <xPortStartScheduler+0x134>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	3b01      	subs	r3, #1
 80066ac:	4a2d      	ldr	r2, [pc, #180]	; (8006764 <xPortStartScheduler+0x134>)
 80066ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80066b0:	78fb      	ldrb	r3, [r7, #3]
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	005b      	lsls	r3, r3, #1
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066ba:	78fb      	ldrb	r3, [r7, #3]
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066c2:	2b80      	cmp	r3, #128	; 0x80
 80066c4:	d0ef      	beq.n	80066a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80066c6:	4b27      	ldr	r3, [pc, #156]	; (8006764 <xPortStartScheduler+0x134>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f1c3 0307 	rsb	r3, r3, #7
 80066ce:	2b04      	cmp	r3, #4
 80066d0:	d00a      	beq.n	80066e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80066d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066d6:	f383 8811 	msr	BASEPRI, r3
 80066da:	f3bf 8f6f 	isb	sy
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	60bb      	str	r3, [r7, #8]
}
 80066e4:	bf00      	nop
 80066e6:	e7fe      	b.n	80066e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80066e8:	4b1e      	ldr	r3, [pc, #120]	; (8006764 <xPortStartScheduler+0x134>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	021b      	lsls	r3, r3, #8
 80066ee:	4a1d      	ldr	r2, [pc, #116]	; (8006764 <xPortStartScheduler+0x134>)
 80066f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80066f2:	4b1c      	ldr	r3, [pc, #112]	; (8006764 <xPortStartScheduler+0x134>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80066fa:	4a1a      	ldr	r2, [pc, #104]	; (8006764 <xPortStartScheduler+0x134>)
 80066fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	b2da      	uxtb	r2, r3
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006706:	4b18      	ldr	r3, [pc, #96]	; (8006768 <xPortStartScheduler+0x138>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a17      	ldr	r2, [pc, #92]	; (8006768 <xPortStartScheduler+0x138>)
 800670c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006710:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006712:	4b15      	ldr	r3, [pc, #84]	; (8006768 <xPortStartScheduler+0x138>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a14      	ldr	r2, [pc, #80]	; (8006768 <xPortStartScheduler+0x138>)
 8006718:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800671c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800671e:	f000 f8dd 	bl	80068dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006722:	4b12      	ldr	r3, [pc, #72]	; (800676c <xPortStartScheduler+0x13c>)
 8006724:	2200      	movs	r2, #0
 8006726:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006728:	f000 f8fc 	bl	8006924 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800672c:	4b10      	ldr	r3, [pc, #64]	; (8006770 <xPortStartScheduler+0x140>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a0f      	ldr	r2, [pc, #60]	; (8006770 <xPortStartScheduler+0x140>)
 8006732:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006736:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006738:	f7ff ff66 	bl	8006608 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800673c:	f7ff f848 	bl	80057d0 <vTaskSwitchContext>
	prvTaskExitError();
 8006740:	f7ff ff1e 	bl	8006580 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006744:	2300      	movs	r3, #0
}
 8006746:	4618      	mov	r0, r3
 8006748:	3718      	adds	r7, #24
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	e000ed00 	.word	0xe000ed00
 8006754:	410fc271 	.word	0x410fc271
 8006758:	410fc270 	.word	0x410fc270
 800675c:	e000e400 	.word	0xe000e400
 8006760:	200010cc 	.word	0x200010cc
 8006764:	200010d0 	.word	0x200010d0
 8006768:	e000ed20 	.word	0xe000ed20
 800676c:	2000000c 	.word	0x2000000c
 8006770:	e000ef34 	.word	0xe000ef34

08006774 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
	__asm volatile
 800677a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800677e:	f383 8811 	msr	BASEPRI, r3
 8006782:	f3bf 8f6f 	isb	sy
 8006786:	f3bf 8f4f 	dsb	sy
 800678a:	607b      	str	r3, [r7, #4]
}
 800678c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800678e:	4b0f      	ldr	r3, [pc, #60]	; (80067cc <vPortEnterCritical+0x58>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	3301      	adds	r3, #1
 8006794:	4a0d      	ldr	r2, [pc, #52]	; (80067cc <vPortEnterCritical+0x58>)
 8006796:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006798:	4b0c      	ldr	r3, [pc, #48]	; (80067cc <vPortEnterCritical+0x58>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2b01      	cmp	r3, #1
 800679e:	d10f      	bne.n	80067c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80067a0:	4b0b      	ldr	r3, [pc, #44]	; (80067d0 <vPortEnterCritical+0x5c>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d00a      	beq.n	80067c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80067aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ae:	f383 8811 	msr	BASEPRI, r3
 80067b2:	f3bf 8f6f 	isb	sy
 80067b6:	f3bf 8f4f 	dsb	sy
 80067ba:	603b      	str	r3, [r7, #0]
}
 80067bc:	bf00      	nop
 80067be:	e7fe      	b.n	80067be <vPortEnterCritical+0x4a>
	}
}
 80067c0:	bf00      	nop
 80067c2:	370c      	adds	r7, #12
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr
 80067cc:	2000000c 	.word	0x2000000c
 80067d0:	e000ed04 	.word	0xe000ed04

080067d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80067da:	4b12      	ldr	r3, [pc, #72]	; (8006824 <vPortExitCritical+0x50>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d10a      	bne.n	80067f8 <vPortExitCritical+0x24>
	__asm volatile
 80067e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e6:	f383 8811 	msr	BASEPRI, r3
 80067ea:	f3bf 8f6f 	isb	sy
 80067ee:	f3bf 8f4f 	dsb	sy
 80067f2:	607b      	str	r3, [r7, #4]
}
 80067f4:	bf00      	nop
 80067f6:	e7fe      	b.n	80067f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80067f8:	4b0a      	ldr	r3, [pc, #40]	; (8006824 <vPortExitCritical+0x50>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	3b01      	subs	r3, #1
 80067fe:	4a09      	ldr	r2, [pc, #36]	; (8006824 <vPortExitCritical+0x50>)
 8006800:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006802:	4b08      	ldr	r3, [pc, #32]	; (8006824 <vPortExitCritical+0x50>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d105      	bne.n	8006816 <vPortExitCritical+0x42>
 800680a:	2300      	movs	r3, #0
 800680c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	f383 8811 	msr	BASEPRI, r3
}
 8006814:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006816:	bf00      	nop
 8006818:	370c      	adds	r7, #12
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	2000000c 	.word	0x2000000c
	...

08006830 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006830:	f3ef 8009 	mrs	r0, PSP
 8006834:	f3bf 8f6f 	isb	sy
 8006838:	4b15      	ldr	r3, [pc, #84]	; (8006890 <pxCurrentTCBConst>)
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	f01e 0f10 	tst.w	lr, #16
 8006840:	bf08      	it	eq
 8006842:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006846:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800684a:	6010      	str	r0, [r2, #0]
 800684c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006850:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006854:	f380 8811 	msr	BASEPRI, r0
 8006858:	f3bf 8f4f 	dsb	sy
 800685c:	f3bf 8f6f 	isb	sy
 8006860:	f7fe ffb6 	bl	80057d0 <vTaskSwitchContext>
 8006864:	f04f 0000 	mov.w	r0, #0
 8006868:	f380 8811 	msr	BASEPRI, r0
 800686c:	bc09      	pop	{r0, r3}
 800686e:	6819      	ldr	r1, [r3, #0]
 8006870:	6808      	ldr	r0, [r1, #0]
 8006872:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006876:	f01e 0f10 	tst.w	lr, #16
 800687a:	bf08      	it	eq
 800687c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006880:	f380 8809 	msr	PSP, r0
 8006884:	f3bf 8f6f 	isb	sy
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	f3af 8000 	nop.w

08006890 <pxCurrentTCBConst>:
 8006890:	20000aa0 	.word	0x20000aa0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006894:	bf00      	nop
 8006896:	bf00      	nop

08006898 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b082      	sub	sp, #8
 800689c:	af00      	add	r7, sp, #0
	__asm volatile
 800689e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a2:	f383 8811 	msr	BASEPRI, r3
 80068a6:	f3bf 8f6f 	isb	sy
 80068aa:	f3bf 8f4f 	dsb	sy
 80068ae:	607b      	str	r3, [r7, #4]
}
 80068b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80068b2:	f7fe fed3 	bl	800565c <xTaskIncrementTick>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d003      	beq.n	80068c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80068bc:	4b06      	ldr	r3, [pc, #24]	; (80068d8 <xPortSysTickHandler+0x40>)
 80068be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068c2:	601a      	str	r2, [r3, #0]
 80068c4:	2300      	movs	r3, #0
 80068c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	f383 8811 	msr	BASEPRI, r3
}
 80068ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80068d0:	bf00      	nop
 80068d2:	3708      	adds	r7, #8
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}
 80068d8:	e000ed04 	.word	0xe000ed04

080068dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80068dc:	b480      	push	{r7}
 80068de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80068e0:	4b0b      	ldr	r3, [pc, #44]	; (8006910 <vPortSetupTimerInterrupt+0x34>)
 80068e2:	2200      	movs	r2, #0
 80068e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80068e6:	4b0b      	ldr	r3, [pc, #44]	; (8006914 <vPortSetupTimerInterrupt+0x38>)
 80068e8:	2200      	movs	r2, #0
 80068ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80068ec:	4b0a      	ldr	r3, [pc, #40]	; (8006918 <vPortSetupTimerInterrupt+0x3c>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a0a      	ldr	r2, [pc, #40]	; (800691c <vPortSetupTimerInterrupt+0x40>)
 80068f2:	fba2 2303 	umull	r2, r3, r2, r3
 80068f6:	099b      	lsrs	r3, r3, #6
 80068f8:	4a09      	ldr	r2, [pc, #36]	; (8006920 <vPortSetupTimerInterrupt+0x44>)
 80068fa:	3b01      	subs	r3, #1
 80068fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80068fe:	4b04      	ldr	r3, [pc, #16]	; (8006910 <vPortSetupTimerInterrupt+0x34>)
 8006900:	2207      	movs	r2, #7
 8006902:	601a      	str	r2, [r3, #0]
}
 8006904:	bf00      	nop
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
 800690e:	bf00      	nop
 8006910:	e000e010 	.word	0xe000e010
 8006914:	e000e018 	.word	0xe000e018
 8006918:	20000000 	.word	0x20000000
 800691c:	10624dd3 	.word	0x10624dd3
 8006920:	e000e014 	.word	0xe000e014

08006924 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006924:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006934 <vPortEnableVFP+0x10>
 8006928:	6801      	ldr	r1, [r0, #0]
 800692a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800692e:	6001      	str	r1, [r0, #0]
 8006930:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006932:	bf00      	nop
 8006934:	e000ed88 	.word	0xe000ed88

08006938 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800693e:	f3ef 8305 	mrs	r3, IPSR
 8006942:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2b0f      	cmp	r3, #15
 8006948:	d914      	bls.n	8006974 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800694a:	4a17      	ldr	r2, [pc, #92]	; (80069a8 <vPortValidateInterruptPriority+0x70>)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	4413      	add	r3, r2
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006954:	4b15      	ldr	r3, [pc, #84]	; (80069ac <vPortValidateInterruptPriority+0x74>)
 8006956:	781b      	ldrb	r3, [r3, #0]
 8006958:	7afa      	ldrb	r2, [r7, #11]
 800695a:	429a      	cmp	r2, r3
 800695c:	d20a      	bcs.n	8006974 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800695e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	607b      	str	r3, [r7, #4]
}
 8006970:	bf00      	nop
 8006972:	e7fe      	b.n	8006972 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006974:	4b0e      	ldr	r3, [pc, #56]	; (80069b0 <vPortValidateInterruptPriority+0x78>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800697c:	4b0d      	ldr	r3, [pc, #52]	; (80069b4 <vPortValidateInterruptPriority+0x7c>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	429a      	cmp	r2, r3
 8006982:	d90a      	bls.n	800699a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006988:	f383 8811 	msr	BASEPRI, r3
 800698c:	f3bf 8f6f 	isb	sy
 8006990:	f3bf 8f4f 	dsb	sy
 8006994:	603b      	str	r3, [r7, #0]
}
 8006996:	bf00      	nop
 8006998:	e7fe      	b.n	8006998 <vPortValidateInterruptPriority+0x60>
	}
 800699a:	bf00      	nop
 800699c:	3714      	adds	r7, #20
 800699e:	46bd      	mov	sp, r7
 80069a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a4:	4770      	bx	lr
 80069a6:	bf00      	nop
 80069a8:	e000e3f0 	.word	0xe000e3f0
 80069ac:	200010cc 	.word	0x200010cc
 80069b0:	e000ed0c 	.word	0xe000ed0c
 80069b4:	200010d0 	.word	0x200010d0

080069b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b08a      	sub	sp, #40	; 0x28
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80069c0:	2300      	movs	r3, #0
 80069c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80069c4:	f7fe fd8e 	bl	80054e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80069c8:	4b5b      	ldr	r3, [pc, #364]	; (8006b38 <pvPortMalloc+0x180>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d101      	bne.n	80069d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80069d0:	f000 f920 	bl	8006c14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80069d4:	4b59      	ldr	r3, [pc, #356]	; (8006b3c <pvPortMalloc+0x184>)
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4013      	ands	r3, r2
 80069dc:	2b00      	cmp	r3, #0
 80069de:	f040 8093 	bne.w	8006b08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d01d      	beq.n	8006a24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80069e8:	2208      	movs	r2, #8
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4413      	add	r3, r2
 80069ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f003 0307 	and.w	r3, r3, #7
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d014      	beq.n	8006a24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f023 0307 	bic.w	r3, r3, #7
 8006a00:	3308      	adds	r3, #8
 8006a02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f003 0307 	and.w	r3, r3, #7
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d00a      	beq.n	8006a24 <pvPortMalloc+0x6c>
	__asm volatile
 8006a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a12:	f383 8811 	msr	BASEPRI, r3
 8006a16:	f3bf 8f6f 	isb	sy
 8006a1a:	f3bf 8f4f 	dsb	sy
 8006a1e:	617b      	str	r3, [r7, #20]
}
 8006a20:	bf00      	nop
 8006a22:	e7fe      	b.n	8006a22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d06e      	beq.n	8006b08 <pvPortMalloc+0x150>
 8006a2a:	4b45      	ldr	r3, [pc, #276]	; (8006b40 <pvPortMalloc+0x188>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d869      	bhi.n	8006b08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006a34:	4b43      	ldr	r3, [pc, #268]	; (8006b44 <pvPortMalloc+0x18c>)
 8006a36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006a38:	4b42      	ldr	r3, [pc, #264]	; (8006b44 <pvPortMalloc+0x18c>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a3e:	e004      	b.n	8006a4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d903      	bls.n	8006a5c <pvPortMalloc+0xa4>
 8006a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d1f1      	bne.n	8006a40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006a5c:	4b36      	ldr	r3, [pc, #216]	; (8006b38 <pvPortMalloc+0x180>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d050      	beq.n	8006b08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006a66:	6a3b      	ldr	r3, [r7, #32]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	2208      	movs	r2, #8
 8006a6c:	4413      	add	r3, r2
 8006a6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	6a3b      	ldr	r3, [r7, #32]
 8006a76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a7a:	685a      	ldr	r2, [r3, #4]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	1ad2      	subs	r2, r2, r3
 8006a80:	2308      	movs	r3, #8
 8006a82:	005b      	lsls	r3, r3, #1
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d91f      	bls.n	8006ac8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a90:	69bb      	ldr	r3, [r7, #24]
 8006a92:	f003 0307 	and.w	r3, r3, #7
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00a      	beq.n	8006ab0 <pvPortMalloc+0xf8>
	__asm volatile
 8006a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a9e:	f383 8811 	msr	BASEPRI, r3
 8006aa2:	f3bf 8f6f 	isb	sy
 8006aa6:	f3bf 8f4f 	dsb	sy
 8006aaa:	613b      	str	r3, [r7, #16]
}
 8006aac:	bf00      	nop
 8006aae:	e7fe      	b.n	8006aae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab2:	685a      	ldr	r2, [r3, #4]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	1ad2      	subs	r2, r2, r3
 8006ab8:	69bb      	ldr	r3, [r7, #24]
 8006aba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006abe:	687a      	ldr	r2, [r7, #4]
 8006ac0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006ac2:	69b8      	ldr	r0, [r7, #24]
 8006ac4:	f000 f908 	bl	8006cd8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006ac8:	4b1d      	ldr	r3, [pc, #116]	; (8006b40 <pvPortMalloc+0x188>)
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	4a1b      	ldr	r2, [pc, #108]	; (8006b40 <pvPortMalloc+0x188>)
 8006ad4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006ad6:	4b1a      	ldr	r3, [pc, #104]	; (8006b40 <pvPortMalloc+0x188>)
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	4b1b      	ldr	r3, [pc, #108]	; (8006b48 <pvPortMalloc+0x190>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d203      	bcs.n	8006aea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006ae2:	4b17      	ldr	r3, [pc, #92]	; (8006b40 <pvPortMalloc+0x188>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a18      	ldr	r2, [pc, #96]	; (8006b48 <pvPortMalloc+0x190>)
 8006ae8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aec:	685a      	ldr	r2, [r3, #4]
 8006aee:	4b13      	ldr	r3, [pc, #76]	; (8006b3c <pvPortMalloc+0x184>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	431a      	orrs	r2, r3
 8006af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afa:	2200      	movs	r2, #0
 8006afc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006afe:	4b13      	ldr	r3, [pc, #76]	; (8006b4c <pvPortMalloc+0x194>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	3301      	adds	r3, #1
 8006b04:	4a11      	ldr	r2, [pc, #68]	; (8006b4c <pvPortMalloc+0x194>)
 8006b06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006b08:	f7fe fcfa 	bl	8005500 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	f003 0307 	and.w	r3, r3, #7
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00a      	beq.n	8006b2c <pvPortMalloc+0x174>
	__asm volatile
 8006b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b1a:	f383 8811 	msr	BASEPRI, r3
 8006b1e:	f3bf 8f6f 	isb	sy
 8006b22:	f3bf 8f4f 	dsb	sy
 8006b26:	60fb      	str	r3, [r7, #12]
}
 8006b28:	bf00      	nop
 8006b2a:	e7fe      	b.n	8006b2a <pvPortMalloc+0x172>
	return pvReturn;
 8006b2c:	69fb      	ldr	r3, [r7, #28]
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3728      	adds	r7, #40	; 0x28
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	bf00      	nop
 8006b38:	20001c94 	.word	0x20001c94
 8006b3c:	20001ca8 	.word	0x20001ca8
 8006b40:	20001c98 	.word	0x20001c98
 8006b44:	20001c8c 	.word	0x20001c8c
 8006b48:	20001c9c 	.word	0x20001c9c
 8006b4c:	20001ca0 	.word	0x20001ca0

08006b50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b086      	sub	sp, #24
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d04d      	beq.n	8006bfe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006b62:	2308      	movs	r3, #8
 8006b64:	425b      	negs	r3, r3
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	4413      	add	r3, r2
 8006b6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	685a      	ldr	r2, [r3, #4]
 8006b74:	4b24      	ldr	r3, [pc, #144]	; (8006c08 <vPortFree+0xb8>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4013      	ands	r3, r2
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d10a      	bne.n	8006b94 <vPortFree+0x44>
	__asm volatile
 8006b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b82:	f383 8811 	msr	BASEPRI, r3
 8006b86:	f3bf 8f6f 	isb	sy
 8006b8a:	f3bf 8f4f 	dsb	sy
 8006b8e:	60fb      	str	r3, [r7, #12]
}
 8006b90:	bf00      	nop
 8006b92:	e7fe      	b.n	8006b92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d00a      	beq.n	8006bb2 <vPortFree+0x62>
	__asm volatile
 8006b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba0:	f383 8811 	msr	BASEPRI, r3
 8006ba4:	f3bf 8f6f 	isb	sy
 8006ba8:	f3bf 8f4f 	dsb	sy
 8006bac:	60bb      	str	r3, [r7, #8]
}
 8006bae:	bf00      	nop
 8006bb0:	e7fe      	b.n	8006bb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	685a      	ldr	r2, [r3, #4]
 8006bb6:	4b14      	ldr	r3, [pc, #80]	; (8006c08 <vPortFree+0xb8>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4013      	ands	r3, r2
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d01e      	beq.n	8006bfe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d11a      	bne.n	8006bfe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	685a      	ldr	r2, [r3, #4]
 8006bcc:	4b0e      	ldr	r3, [pc, #56]	; (8006c08 <vPortFree+0xb8>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	43db      	mvns	r3, r3
 8006bd2:	401a      	ands	r2, r3
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006bd8:	f7fe fc84 	bl	80054e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	685a      	ldr	r2, [r3, #4]
 8006be0:	4b0a      	ldr	r3, [pc, #40]	; (8006c0c <vPortFree+0xbc>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4413      	add	r3, r2
 8006be6:	4a09      	ldr	r2, [pc, #36]	; (8006c0c <vPortFree+0xbc>)
 8006be8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006bea:	6938      	ldr	r0, [r7, #16]
 8006bec:	f000 f874 	bl	8006cd8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006bf0:	4b07      	ldr	r3, [pc, #28]	; (8006c10 <vPortFree+0xc0>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	4a06      	ldr	r2, [pc, #24]	; (8006c10 <vPortFree+0xc0>)
 8006bf8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006bfa:	f7fe fc81 	bl	8005500 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006bfe:	bf00      	nop
 8006c00:	3718      	adds	r7, #24
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	20001ca8 	.word	0x20001ca8
 8006c0c:	20001c98 	.word	0x20001c98
 8006c10:	20001ca4 	.word	0x20001ca4

08006c14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006c14:	b480      	push	{r7}
 8006c16:	b085      	sub	sp, #20
 8006c18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006c1a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8006c1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006c20:	4b27      	ldr	r3, [pc, #156]	; (8006cc0 <prvHeapInit+0xac>)
 8006c22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f003 0307 	and.w	r3, r3, #7
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00c      	beq.n	8006c48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	3307      	adds	r3, #7
 8006c32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f023 0307 	bic.w	r3, r3, #7
 8006c3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006c3c:	68ba      	ldr	r2, [r7, #8]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	4a1f      	ldr	r2, [pc, #124]	; (8006cc0 <prvHeapInit+0xac>)
 8006c44:	4413      	add	r3, r2
 8006c46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006c4c:	4a1d      	ldr	r2, [pc, #116]	; (8006cc4 <prvHeapInit+0xb0>)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006c52:	4b1c      	ldr	r3, [pc, #112]	; (8006cc4 <prvHeapInit+0xb0>)
 8006c54:	2200      	movs	r2, #0
 8006c56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	68ba      	ldr	r2, [r7, #8]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006c60:	2208      	movs	r2, #8
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	1a9b      	subs	r3, r3, r2
 8006c66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f023 0307 	bic.w	r3, r3, #7
 8006c6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	4a15      	ldr	r2, [pc, #84]	; (8006cc8 <prvHeapInit+0xb4>)
 8006c74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006c76:	4b14      	ldr	r3, [pc, #80]	; (8006cc8 <prvHeapInit+0xb4>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006c7e:	4b12      	ldr	r3, [pc, #72]	; (8006cc8 <prvHeapInit+0xb4>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	2200      	movs	r2, #0
 8006c84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	68fa      	ldr	r2, [r7, #12]
 8006c8e:	1ad2      	subs	r2, r2, r3
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c94:	4b0c      	ldr	r3, [pc, #48]	; (8006cc8 <prvHeapInit+0xb4>)
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	4a0a      	ldr	r2, [pc, #40]	; (8006ccc <prvHeapInit+0xb8>)
 8006ca2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	4a09      	ldr	r2, [pc, #36]	; (8006cd0 <prvHeapInit+0xbc>)
 8006caa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006cac:	4b09      	ldr	r3, [pc, #36]	; (8006cd4 <prvHeapInit+0xc0>)
 8006cae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006cb2:	601a      	str	r2, [r3, #0]
}
 8006cb4:	bf00      	nop
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr
 8006cc0:	200010d4 	.word	0x200010d4
 8006cc4:	20001c8c 	.word	0x20001c8c
 8006cc8:	20001c94 	.word	0x20001c94
 8006ccc:	20001c9c 	.word	0x20001c9c
 8006cd0:	20001c98 	.word	0x20001c98
 8006cd4:	20001ca8 	.word	0x20001ca8

08006cd8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b085      	sub	sp, #20
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006ce0:	4b28      	ldr	r3, [pc, #160]	; (8006d84 <prvInsertBlockIntoFreeList+0xac>)
 8006ce2:	60fb      	str	r3, [r7, #12]
 8006ce4:	e002      	b.n	8006cec <prvInsertBlockIntoFreeList+0x14>
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	60fb      	str	r3, [r7, #12]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d8f7      	bhi.n	8006ce6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	4413      	add	r3, r2
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d108      	bne.n	8006d1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	441a      	add	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	68ba      	ldr	r2, [r7, #8]
 8006d24:	441a      	add	r2, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d118      	bne.n	8006d60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	4b15      	ldr	r3, [pc, #84]	; (8006d88 <prvInsertBlockIntoFreeList+0xb0>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d00d      	beq.n	8006d56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	685a      	ldr	r2, [r3, #4]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	441a      	add	r2, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	601a      	str	r2, [r3, #0]
 8006d54:	e008      	b.n	8006d68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006d56:	4b0c      	ldr	r3, [pc, #48]	; (8006d88 <prvInsertBlockIntoFreeList+0xb0>)
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	601a      	str	r2, [r3, #0]
 8006d5e:	e003      	b.n	8006d68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d002      	beq.n	8006d76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d76:	bf00      	nop
 8006d78:	3714      	adds	r7, #20
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr
 8006d82:	bf00      	nop
 8006d84:	20001c8c 	.word	0x20001c8c
 8006d88:	20001c94 	.word	0x20001c94

08006d8c <__errno>:
 8006d8c:	4b01      	ldr	r3, [pc, #4]	; (8006d94 <__errno+0x8>)
 8006d8e:	6818      	ldr	r0, [r3, #0]
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	20000010 	.word	0x20000010

08006d98 <std>:
 8006d98:	2300      	movs	r3, #0
 8006d9a:	b510      	push	{r4, lr}
 8006d9c:	4604      	mov	r4, r0
 8006d9e:	e9c0 3300 	strd	r3, r3, [r0]
 8006da2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006da6:	6083      	str	r3, [r0, #8]
 8006da8:	8181      	strh	r1, [r0, #12]
 8006daa:	6643      	str	r3, [r0, #100]	; 0x64
 8006dac:	81c2      	strh	r2, [r0, #14]
 8006dae:	6183      	str	r3, [r0, #24]
 8006db0:	4619      	mov	r1, r3
 8006db2:	2208      	movs	r2, #8
 8006db4:	305c      	adds	r0, #92	; 0x5c
 8006db6:	f000 f91a 	bl	8006fee <memset>
 8006dba:	4b05      	ldr	r3, [pc, #20]	; (8006dd0 <std+0x38>)
 8006dbc:	6263      	str	r3, [r4, #36]	; 0x24
 8006dbe:	4b05      	ldr	r3, [pc, #20]	; (8006dd4 <std+0x3c>)
 8006dc0:	62a3      	str	r3, [r4, #40]	; 0x28
 8006dc2:	4b05      	ldr	r3, [pc, #20]	; (8006dd8 <std+0x40>)
 8006dc4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006dc6:	4b05      	ldr	r3, [pc, #20]	; (8006ddc <std+0x44>)
 8006dc8:	6224      	str	r4, [r4, #32]
 8006dca:	6323      	str	r3, [r4, #48]	; 0x30
 8006dcc:	bd10      	pop	{r4, pc}
 8006dce:	bf00      	nop
 8006dd0:	08007b21 	.word	0x08007b21
 8006dd4:	08007b43 	.word	0x08007b43
 8006dd8:	08007b7b 	.word	0x08007b7b
 8006ddc:	08007b9f 	.word	0x08007b9f

08006de0 <_cleanup_r>:
 8006de0:	4901      	ldr	r1, [pc, #4]	; (8006de8 <_cleanup_r+0x8>)
 8006de2:	f000 b8af 	b.w	8006f44 <_fwalk_reent>
 8006de6:	bf00      	nop
 8006de8:	080089f1 	.word	0x080089f1

08006dec <__sfmoreglue>:
 8006dec:	b570      	push	{r4, r5, r6, lr}
 8006dee:	2268      	movs	r2, #104	; 0x68
 8006df0:	1e4d      	subs	r5, r1, #1
 8006df2:	4355      	muls	r5, r2
 8006df4:	460e      	mov	r6, r1
 8006df6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006dfa:	f000 f921 	bl	8007040 <_malloc_r>
 8006dfe:	4604      	mov	r4, r0
 8006e00:	b140      	cbz	r0, 8006e14 <__sfmoreglue+0x28>
 8006e02:	2100      	movs	r1, #0
 8006e04:	e9c0 1600 	strd	r1, r6, [r0]
 8006e08:	300c      	adds	r0, #12
 8006e0a:	60a0      	str	r0, [r4, #8]
 8006e0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006e10:	f000 f8ed 	bl	8006fee <memset>
 8006e14:	4620      	mov	r0, r4
 8006e16:	bd70      	pop	{r4, r5, r6, pc}

08006e18 <__sfp_lock_acquire>:
 8006e18:	4801      	ldr	r0, [pc, #4]	; (8006e20 <__sfp_lock_acquire+0x8>)
 8006e1a:	f000 b8d8 	b.w	8006fce <__retarget_lock_acquire_recursive>
 8006e1e:	bf00      	nop
 8006e20:	20001cad 	.word	0x20001cad

08006e24 <__sfp_lock_release>:
 8006e24:	4801      	ldr	r0, [pc, #4]	; (8006e2c <__sfp_lock_release+0x8>)
 8006e26:	f000 b8d3 	b.w	8006fd0 <__retarget_lock_release_recursive>
 8006e2a:	bf00      	nop
 8006e2c:	20001cad 	.word	0x20001cad

08006e30 <__sinit_lock_acquire>:
 8006e30:	4801      	ldr	r0, [pc, #4]	; (8006e38 <__sinit_lock_acquire+0x8>)
 8006e32:	f000 b8cc 	b.w	8006fce <__retarget_lock_acquire_recursive>
 8006e36:	bf00      	nop
 8006e38:	20001cae 	.word	0x20001cae

08006e3c <__sinit_lock_release>:
 8006e3c:	4801      	ldr	r0, [pc, #4]	; (8006e44 <__sinit_lock_release+0x8>)
 8006e3e:	f000 b8c7 	b.w	8006fd0 <__retarget_lock_release_recursive>
 8006e42:	bf00      	nop
 8006e44:	20001cae 	.word	0x20001cae

08006e48 <__sinit>:
 8006e48:	b510      	push	{r4, lr}
 8006e4a:	4604      	mov	r4, r0
 8006e4c:	f7ff fff0 	bl	8006e30 <__sinit_lock_acquire>
 8006e50:	69a3      	ldr	r3, [r4, #24]
 8006e52:	b11b      	cbz	r3, 8006e5c <__sinit+0x14>
 8006e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e58:	f7ff bff0 	b.w	8006e3c <__sinit_lock_release>
 8006e5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006e60:	6523      	str	r3, [r4, #80]	; 0x50
 8006e62:	4b13      	ldr	r3, [pc, #76]	; (8006eb0 <__sinit+0x68>)
 8006e64:	4a13      	ldr	r2, [pc, #76]	; (8006eb4 <__sinit+0x6c>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	62a2      	str	r2, [r4, #40]	; 0x28
 8006e6a:	42a3      	cmp	r3, r4
 8006e6c:	bf04      	itt	eq
 8006e6e:	2301      	moveq	r3, #1
 8006e70:	61a3      	streq	r3, [r4, #24]
 8006e72:	4620      	mov	r0, r4
 8006e74:	f000 f820 	bl	8006eb8 <__sfp>
 8006e78:	6060      	str	r0, [r4, #4]
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	f000 f81c 	bl	8006eb8 <__sfp>
 8006e80:	60a0      	str	r0, [r4, #8]
 8006e82:	4620      	mov	r0, r4
 8006e84:	f000 f818 	bl	8006eb8 <__sfp>
 8006e88:	2200      	movs	r2, #0
 8006e8a:	60e0      	str	r0, [r4, #12]
 8006e8c:	2104      	movs	r1, #4
 8006e8e:	6860      	ldr	r0, [r4, #4]
 8006e90:	f7ff ff82 	bl	8006d98 <std>
 8006e94:	68a0      	ldr	r0, [r4, #8]
 8006e96:	2201      	movs	r2, #1
 8006e98:	2109      	movs	r1, #9
 8006e9a:	f7ff ff7d 	bl	8006d98 <std>
 8006e9e:	68e0      	ldr	r0, [r4, #12]
 8006ea0:	2202      	movs	r2, #2
 8006ea2:	2112      	movs	r1, #18
 8006ea4:	f7ff ff78 	bl	8006d98 <std>
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	61a3      	str	r3, [r4, #24]
 8006eac:	e7d2      	b.n	8006e54 <__sinit+0xc>
 8006eae:	bf00      	nop
 8006eb0:	08009a78 	.word	0x08009a78
 8006eb4:	08006de1 	.word	0x08006de1

08006eb8 <__sfp>:
 8006eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eba:	4607      	mov	r7, r0
 8006ebc:	f7ff ffac 	bl	8006e18 <__sfp_lock_acquire>
 8006ec0:	4b1e      	ldr	r3, [pc, #120]	; (8006f3c <__sfp+0x84>)
 8006ec2:	681e      	ldr	r6, [r3, #0]
 8006ec4:	69b3      	ldr	r3, [r6, #24]
 8006ec6:	b913      	cbnz	r3, 8006ece <__sfp+0x16>
 8006ec8:	4630      	mov	r0, r6
 8006eca:	f7ff ffbd 	bl	8006e48 <__sinit>
 8006ece:	3648      	adds	r6, #72	; 0x48
 8006ed0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	d503      	bpl.n	8006ee0 <__sfp+0x28>
 8006ed8:	6833      	ldr	r3, [r6, #0]
 8006eda:	b30b      	cbz	r3, 8006f20 <__sfp+0x68>
 8006edc:	6836      	ldr	r6, [r6, #0]
 8006ede:	e7f7      	b.n	8006ed0 <__sfp+0x18>
 8006ee0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006ee4:	b9d5      	cbnz	r5, 8006f1c <__sfp+0x64>
 8006ee6:	4b16      	ldr	r3, [pc, #88]	; (8006f40 <__sfp+0x88>)
 8006ee8:	60e3      	str	r3, [r4, #12]
 8006eea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006eee:	6665      	str	r5, [r4, #100]	; 0x64
 8006ef0:	f000 f86c 	bl	8006fcc <__retarget_lock_init_recursive>
 8006ef4:	f7ff ff96 	bl	8006e24 <__sfp_lock_release>
 8006ef8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006efc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006f00:	6025      	str	r5, [r4, #0]
 8006f02:	61a5      	str	r5, [r4, #24]
 8006f04:	2208      	movs	r2, #8
 8006f06:	4629      	mov	r1, r5
 8006f08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006f0c:	f000 f86f 	bl	8006fee <memset>
 8006f10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006f14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006f18:	4620      	mov	r0, r4
 8006f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f1c:	3468      	adds	r4, #104	; 0x68
 8006f1e:	e7d9      	b.n	8006ed4 <__sfp+0x1c>
 8006f20:	2104      	movs	r1, #4
 8006f22:	4638      	mov	r0, r7
 8006f24:	f7ff ff62 	bl	8006dec <__sfmoreglue>
 8006f28:	4604      	mov	r4, r0
 8006f2a:	6030      	str	r0, [r6, #0]
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	d1d5      	bne.n	8006edc <__sfp+0x24>
 8006f30:	f7ff ff78 	bl	8006e24 <__sfp_lock_release>
 8006f34:	230c      	movs	r3, #12
 8006f36:	603b      	str	r3, [r7, #0]
 8006f38:	e7ee      	b.n	8006f18 <__sfp+0x60>
 8006f3a:	bf00      	nop
 8006f3c:	08009a78 	.word	0x08009a78
 8006f40:	ffff0001 	.word	0xffff0001

08006f44 <_fwalk_reent>:
 8006f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f48:	4606      	mov	r6, r0
 8006f4a:	4688      	mov	r8, r1
 8006f4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f50:	2700      	movs	r7, #0
 8006f52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f56:	f1b9 0901 	subs.w	r9, r9, #1
 8006f5a:	d505      	bpl.n	8006f68 <_fwalk_reent+0x24>
 8006f5c:	6824      	ldr	r4, [r4, #0]
 8006f5e:	2c00      	cmp	r4, #0
 8006f60:	d1f7      	bne.n	8006f52 <_fwalk_reent+0xe>
 8006f62:	4638      	mov	r0, r7
 8006f64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f68:	89ab      	ldrh	r3, [r5, #12]
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d907      	bls.n	8006f7e <_fwalk_reent+0x3a>
 8006f6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f72:	3301      	adds	r3, #1
 8006f74:	d003      	beq.n	8006f7e <_fwalk_reent+0x3a>
 8006f76:	4629      	mov	r1, r5
 8006f78:	4630      	mov	r0, r6
 8006f7a:	47c0      	blx	r8
 8006f7c:	4307      	orrs	r7, r0
 8006f7e:	3568      	adds	r5, #104	; 0x68
 8006f80:	e7e9      	b.n	8006f56 <_fwalk_reent+0x12>
	...

08006f84 <__libc_init_array>:
 8006f84:	b570      	push	{r4, r5, r6, lr}
 8006f86:	4d0d      	ldr	r5, [pc, #52]	; (8006fbc <__libc_init_array+0x38>)
 8006f88:	4c0d      	ldr	r4, [pc, #52]	; (8006fc0 <__libc_init_array+0x3c>)
 8006f8a:	1b64      	subs	r4, r4, r5
 8006f8c:	10a4      	asrs	r4, r4, #2
 8006f8e:	2600      	movs	r6, #0
 8006f90:	42a6      	cmp	r6, r4
 8006f92:	d109      	bne.n	8006fa8 <__libc_init_array+0x24>
 8006f94:	4d0b      	ldr	r5, [pc, #44]	; (8006fc4 <__libc_init_array+0x40>)
 8006f96:	4c0c      	ldr	r4, [pc, #48]	; (8006fc8 <__libc_init_array+0x44>)
 8006f98:	f002 fcc4 	bl	8009924 <_init>
 8006f9c:	1b64      	subs	r4, r4, r5
 8006f9e:	10a4      	asrs	r4, r4, #2
 8006fa0:	2600      	movs	r6, #0
 8006fa2:	42a6      	cmp	r6, r4
 8006fa4:	d105      	bne.n	8006fb2 <__libc_init_array+0x2e>
 8006fa6:	bd70      	pop	{r4, r5, r6, pc}
 8006fa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fac:	4798      	blx	r3
 8006fae:	3601      	adds	r6, #1
 8006fb0:	e7ee      	b.n	8006f90 <__libc_init_array+0xc>
 8006fb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fb6:	4798      	blx	r3
 8006fb8:	3601      	adds	r6, #1
 8006fba:	e7f2      	b.n	8006fa2 <__libc_init_array+0x1e>
 8006fbc:	08009dfc 	.word	0x08009dfc
 8006fc0:	08009dfc 	.word	0x08009dfc
 8006fc4:	08009dfc 	.word	0x08009dfc
 8006fc8:	08009e00 	.word	0x08009e00

08006fcc <__retarget_lock_init_recursive>:
 8006fcc:	4770      	bx	lr

08006fce <__retarget_lock_acquire_recursive>:
 8006fce:	4770      	bx	lr

08006fd0 <__retarget_lock_release_recursive>:
 8006fd0:	4770      	bx	lr

08006fd2 <memcpy>:
 8006fd2:	440a      	add	r2, r1
 8006fd4:	4291      	cmp	r1, r2
 8006fd6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006fda:	d100      	bne.n	8006fde <memcpy+0xc>
 8006fdc:	4770      	bx	lr
 8006fde:	b510      	push	{r4, lr}
 8006fe0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fe4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fe8:	4291      	cmp	r1, r2
 8006fea:	d1f9      	bne.n	8006fe0 <memcpy+0xe>
 8006fec:	bd10      	pop	{r4, pc}

08006fee <memset>:
 8006fee:	4402      	add	r2, r0
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d100      	bne.n	8006ff8 <memset+0xa>
 8006ff6:	4770      	bx	lr
 8006ff8:	f803 1b01 	strb.w	r1, [r3], #1
 8006ffc:	e7f9      	b.n	8006ff2 <memset+0x4>
	...

08007000 <sbrk_aligned>:
 8007000:	b570      	push	{r4, r5, r6, lr}
 8007002:	4e0e      	ldr	r6, [pc, #56]	; (800703c <sbrk_aligned+0x3c>)
 8007004:	460c      	mov	r4, r1
 8007006:	6831      	ldr	r1, [r6, #0]
 8007008:	4605      	mov	r5, r0
 800700a:	b911      	cbnz	r1, 8007012 <sbrk_aligned+0x12>
 800700c:	f000 fd78 	bl	8007b00 <_sbrk_r>
 8007010:	6030      	str	r0, [r6, #0]
 8007012:	4621      	mov	r1, r4
 8007014:	4628      	mov	r0, r5
 8007016:	f000 fd73 	bl	8007b00 <_sbrk_r>
 800701a:	1c43      	adds	r3, r0, #1
 800701c:	d00a      	beq.n	8007034 <sbrk_aligned+0x34>
 800701e:	1cc4      	adds	r4, r0, #3
 8007020:	f024 0403 	bic.w	r4, r4, #3
 8007024:	42a0      	cmp	r0, r4
 8007026:	d007      	beq.n	8007038 <sbrk_aligned+0x38>
 8007028:	1a21      	subs	r1, r4, r0
 800702a:	4628      	mov	r0, r5
 800702c:	f000 fd68 	bl	8007b00 <_sbrk_r>
 8007030:	3001      	adds	r0, #1
 8007032:	d101      	bne.n	8007038 <sbrk_aligned+0x38>
 8007034:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007038:	4620      	mov	r0, r4
 800703a:	bd70      	pop	{r4, r5, r6, pc}
 800703c:	20001cb4 	.word	0x20001cb4

08007040 <_malloc_r>:
 8007040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007044:	1ccd      	adds	r5, r1, #3
 8007046:	f025 0503 	bic.w	r5, r5, #3
 800704a:	3508      	adds	r5, #8
 800704c:	2d0c      	cmp	r5, #12
 800704e:	bf38      	it	cc
 8007050:	250c      	movcc	r5, #12
 8007052:	2d00      	cmp	r5, #0
 8007054:	4607      	mov	r7, r0
 8007056:	db01      	blt.n	800705c <_malloc_r+0x1c>
 8007058:	42a9      	cmp	r1, r5
 800705a:	d905      	bls.n	8007068 <_malloc_r+0x28>
 800705c:	230c      	movs	r3, #12
 800705e:	603b      	str	r3, [r7, #0]
 8007060:	2600      	movs	r6, #0
 8007062:	4630      	mov	r0, r6
 8007064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007068:	4e2e      	ldr	r6, [pc, #184]	; (8007124 <_malloc_r+0xe4>)
 800706a:	f001 fd1b 	bl	8008aa4 <__malloc_lock>
 800706e:	6833      	ldr	r3, [r6, #0]
 8007070:	461c      	mov	r4, r3
 8007072:	bb34      	cbnz	r4, 80070c2 <_malloc_r+0x82>
 8007074:	4629      	mov	r1, r5
 8007076:	4638      	mov	r0, r7
 8007078:	f7ff ffc2 	bl	8007000 <sbrk_aligned>
 800707c:	1c43      	adds	r3, r0, #1
 800707e:	4604      	mov	r4, r0
 8007080:	d14d      	bne.n	800711e <_malloc_r+0xde>
 8007082:	6834      	ldr	r4, [r6, #0]
 8007084:	4626      	mov	r6, r4
 8007086:	2e00      	cmp	r6, #0
 8007088:	d140      	bne.n	800710c <_malloc_r+0xcc>
 800708a:	6823      	ldr	r3, [r4, #0]
 800708c:	4631      	mov	r1, r6
 800708e:	4638      	mov	r0, r7
 8007090:	eb04 0803 	add.w	r8, r4, r3
 8007094:	f000 fd34 	bl	8007b00 <_sbrk_r>
 8007098:	4580      	cmp	r8, r0
 800709a:	d13a      	bne.n	8007112 <_malloc_r+0xd2>
 800709c:	6821      	ldr	r1, [r4, #0]
 800709e:	3503      	adds	r5, #3
 80070a0:	1a6d      	subs	r5, r5, r1
 80070a2:	f025 0503 	bic.w	r5, r5, #3
 80070a6:	3508      	adds	r5, #8
 80070a8:	2d0c      	cmp	r5, #12
 80070aa:	bf38      	it	cc
 80070ac:	250c      	movcc	r5, #12
 80070ae:	4629      	mov	r1, r5
 80070b0:	4638      	mov	r0, r7
 80070b2:	f7ff ffa5 	bl	8007000 <sbrk_aligned>
 80070b6:	3001      	adds	r0, #1
 80070b8:	d02b      	beq.n	8007112 <_malloc_r+0xd2>
 80070ba:	6823      	ldr	r3, [r4, #0]
 80070bc:	442b      	add	r3, r5
 80070be:	6023      	str	r3, [r4, #0]
 80070c0:	e00e      	b.n	80070e0 <_malloc_r+0xa0>
 80070c2:	6822      	ldr	r2, [r4, #0]
 80070c4:	1b52      	subs	r2, r2, r5
 80070c6:	d41e      	bmi.n	8007106 <_malloc_r+0xc6>
 80070c8:	2a0b      	cmp	r2, #11
 80070ca:	d916      	bls.n	80070fa <_malloc_r+0xba>
 80070cc:	1961      	adds	r1, r4, r5
 80070ce:	42a3      	cmp	r3, r4
 80070d0:	6025      	str	r5, [r4, #0]
 80070d2:	bf18      	it	ne
 80070d4:	6059      	strne	r1, [r3, #4]
 80070d6:	6863      	ldr	r3, [r4, #4]
 80070d8:	bf08      	it	eq
 80070da:	6031      	streq	r1, [r6, #0]
 80070dc:	5162      	str	r2, [r4, r5]
 80070de:	604b      	str	r3, [r1, #4]
 80070e0:	4638      	mov	r0, r7
 80070e2:	f104 060b 	add.w	r6, r4, #11
 80070e6:	f001 fce3 	bl	8008ab0 <__malloc_unlock>
 80070ea:	f026 0607 	bic.w	r6, r6, #7
 80070ee:	1d23      	adds	r3, r4, #4
 80070f0:	1af2      	subs	r2, r6, r3
 80070f2:	d0b6      	beq.n	8007062 <_malloc_r+0x22>
 80070f4:	1b9b      	subs	r3, r3, r6
 80070f6:	50a3      	str	r3, [r4, r2]
 80070f8:	e7b3      	b.n	8007062 <_malloc_r+0x22>
 80070fa:	6862      	ldr	r2, [r4, #4]
 80070fc:	42a3      	cmp	r3, r4
 80070fe:	bf0c      	ite	eq
 8007100:	6032      	streq	r2, [r6, #0]
 8007102:	605a      	strne	r2, [r3, #4]
 8007104:	e7ec      	b.n	80070e0 <_malloc_r+0xa0>
 8007106:	4623      	mov	r3, r4
 8007108:	6864      	ldr	r4, [r4, #4]
 800710a:	e7b2      	b.n	8007072 <_malloc_r+0x32>
 800710c:	4634      	mov	r4, r6
 800710e:	6876      	ldr	r6, [r6, #4]
 8007110:	e7b9      	b.n	8007086 <_malloc_r+0x46>
 8007112:	230c      	movs	r3, #12
 8007114:	603b      	str	r3, [r7, #0]
 8007116:	4638      	mov	r0, r7
 8007118:	f001 fcca 	bl	8008ab0 <__malloc_unlock>
 800711c:	e7a1      	b.n	8007062 <_malloc_r+0x22>
 800711e:	6025      	str	r5, [r4, #0]
 8007120:	e7de      	b.n	80070e0 <_malloc_r+0xa0>
 8007122:	bf00      	nop
 8007124:	20001cb0 	.word	0x20001cb0

08007128 <__cvt>:
 8007128:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800712c:	ec55 4b10 	vmov	r4, r5, d0
 8007130:	2d00      	cmp	r5, #0
 8007132:	460e      	mov	r6, r1
 8007134:	4619      	mov	r1, r3
 8007136:	462b      	mov	r3, r5
 8007138:	bfbb      	ittet	lt
 800713a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800713e:	461d      	movlt	r5, r3
 8007140:	2300      	movge	r3, #0
 8007142:	232d      	movlt	r3, #45	; 0x2d
 8007144:	700b      	strb	r3, [r1, #0]
 8007146:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007148:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800714c:	4691      	mov	r9, r2
 800714e:	f023 0820 	bic.w	r8, r3, #32
 8007152:	bfbc      	itt	lt
 8007154:	4622      	movlt	r2, r4
 8007156:	4614      	movlt	r4, r2
 8007158:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800715c:	d005      	beq.n	800716a <__cvt+0x42>
 800715e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007162:	d100      	bne.n	8007166 <__cvt+0x3e>
 8007164:	3601      	adds	r6, #1
 8007166:	2102      	movs	r1, #2
 8007168:	e000      	b.n	800716c <__cvt+0x44>
 800716a:	2103      	movs	r1, #3
 800716c:	ab03      	add	r3, sp, #12
 800716e:	9301      	str	r3, [sp, #4]
 8007170:	ab02      	add	r3, sp, #8
 8007172:	9300      	str	r3, [sp, #0]
 8007174:	ec45 4b10 	vmov	d0, r4, r5
 8007178:	4653      	mov	r3, sl
 800717a:	4632      	mov	r2, r6
 800717c:	f000 fdc4 	bl	8007d08 <_dtoa_r>
 8007180:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007184:	4607      	mov	r7, r0
 8007186:	d102      	bne.n	800718e <__cvt+0x66>
 8007188:	f019 0f01 	tst.w	r9, #1
 800718c:	d022      	beq.n	80071d4 <__cvt+0xac>
 800718e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007192:	eb07 0906 	add.w	r9, r7, r6
 8007196:	d110      	bne.n	80071ba <__cvt+0x92>
 8007198:	783b      	ldrb	r3, [r7, #0]
 800719a:	2b30      	cmp	r3, #48	; 0x30
 800719c:	d10a      	bne.n	80071b4 <__cvt+0x8c>
 800719e:	2200      	movs	r2, #0
 80071a0:	2300      	movs	r3, #0
 80071a2:	4620      	mov	r0, r4
 80071a4:	4629      	mov	r1, r5
 80071a6:	f7f9 fc8f 	bl	8000ac8 <__aeabi_dcmpeq>
 80071aa:	b918      	cbnz	r0, 80071b4 <__cvt+0x8c>
 80071ac:	f1c6 0601 	rsb	r6, r6, #1
 80071b0:	f8ca 6000 	str.w	r6, [sl]
 80071b4:	f8da 3000 	ldr.w	r3, [sl]
 80071b8:	4499      	add	r9, r3
 80071ba:	2200      	movs	r2, #0
 80071bc:	2300      	movs	r3, #0
 80071be:	4620      	mov	r0, r4
 80071c0:	4629      	mov	r1, r5
 80071c2:	f7f9 fc81 	bl	8000ac8 <__aeabi_dcmpeq>
 80071c6:	b108      	cbz	r0, 80071cc <__cvt+0xa4>
 80071c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80071cc:	2230      	movs	r2, #48	; 0x30
 80071ce:	9b03      	ldr	r3, [sp, #12]
 80071d0:	454b      	cmp	r3, r9
 80071d2:	d307      	bcc.n	80071e4 <__cvt+0xbc>
 80071d4:	9b03      	ldr	r3, [sp, #12]
 80071d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80071d8:	1bdb      	subs	r3, r3, r7
 80071da:	4638      	mov	r0, r7
 80071dc:	6013      	str	r3, [r2, #0]
 80071de:	b004      	add	sp, #16
 80071e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071e4:	1c59      	adds	r1, r3, #1
 80071e6:	9103      	str	r1, [sp, #12]
 80071e8:	701a      	strb	r2, [r3, #0]
 80071ea:	e7f0      	b.n	80071ce <__cvt+0xa6>

080071ec <__exponent>:
 80071ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071ee:	4603      	mov	r3, r0
 80071f0:	2900      	cmp	r1, #0
 80071f2:	bfb8      	it	lt
 80071f4:	4249      	neglt	r1, r1
 80071f6:	f803 2b02 	strb.w	r2, [r3], #2
 80071fa:	bfb4      	ite	lt
 80071fc:	222d      	movlt	r2, #45	; 0x2d
 80071fe:	222b      	movge	r2, #43	; 0x2b
 8007200:	2909      	cmp	r1, #9
 8007202:	7042      	strb	r2, [r0, #1]
 8007204:	dd2a      	ble.n	800725c <__exponent+0x70>
 8007206:	f10d 0407 	add.w	r4, sp, #7
 800720a:	46a4      	mov	ip, r4
 800720c:	270a      	movs	r7, #10
 800720e:	46a6      	mov	lr, r4
 8007210:	460a      	mov	r2, r1
 8007212:	fb91 f6f7 	sdiv	r6, r1, r7
 8007216:	fb07 1516 	mls	r5, r7, r6, r1
 800721a:	3530      	adds	r5, #48	; 0x30
 800721c:	2a63      	cmp	r2, #99	; 0x63
 800721e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8007222:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007226:	4631      	mov	r1, r6
 8007228:	dcf1      	bgt.n	800720e <__exponent+0x22>
 800722a:	3130      	adds	r1, #48	; 0x30
 800722c:	f1ae 0502 	sub.w	r5, lr, #2
 8007230:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007234:	1c44      	adds	r4, r0, #1
 8007236:	4629      	mov	r1, r5
 8007238:	4561      	cmp	r1, ip
 800723a:	d30a      	bcc.n	8007252 <__exponent+0x66>
 800723c:	f10d 0209 	add.w	r2, sp, #9
 8007240:	eba2 020e 	sub.w	r2, r2, lr
 8007244:	4565      	cmp	r5, ip
 8007246:	bf88      	it	hi
 8007248:	2200      	movhi	r2, #0
 800724a:	4413      	add	r3, r2
 800724c:	1a18      	subs	r0, r3, r0
 800724e:	b003      	add	sp, #12
 8007250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007252:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007256:	f804 2f01 	strb.w	r2, [r4, #1]!
 800725a:	e7ed      	b.n	8007238 <__exponent+0x4c>
 800725c:	2330      	movs	r3, #48	; 0x30
 800725e:	3130      	adds	r1, #48	; 0x30
 8007260:	7083      	strb	r3, [r0, #2]
 8007262:	70c1      	strb	r1, [r0, #3]
 8007264:	1d03      	adds	r3, r0, #4
 8007266:	e7f1      	b.n	800724c <__exponent+0x60>

08007268 <_printf_float>:
 8007268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800726c:	ed2d 8b02 	vpush	{d8}
 8007270:	b08d      	sub	sp, #52	; 0x34
 8007272:	460c      	mov	r4, r1
 8007274:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007278:	4616      	mov	r6, r2
 800727a:	461f      	mov	r7, r3
 800727c:	4605      	mov	r5, r0
 800727e:	f001 fbf3 	bl	8008a68 <_localeconv_r>
 8007282:	f8d0 a000 	ldr.w	sl, [r0]
 8007286:	4650      	mov	r0, sl
 8007288:	f7f8 ffa2 	bl	80001d0 <strlen>
 800728c:	2300      	movs	r3, #0
 800728e:	930a      	str	r3, [sp, #40]	; 0x28
 8007290:	6823      	ldr	r3, [r4, #0]
 8007292:	9305      	str	r3, [sp, #20]
 8007294:	f8d8 3000 	ldr.w	r3, [r8]
 8007298:	f894 b018 	ldrb.w	fp, [r4, #24]
 800729c:	3307      	adds	r3, #7
 800729e:	f023 0307 	bic.w	r3, r3, #7
 80072a2:	f103 0208 	add.w	r2, r3, #8
 80072a6:	f8c8 2000 	str.w	r2, [r8]
 80072aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80072b2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80072b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80072ba:	9307      	str	r3, [sp, #28]
 80072bc:	f8cd 8018 	str.w	r8, [sp, #24]
 80072c0:	ee08 0a10 	vmov	s16, r0
 80072c4:	4b9f      	ldr	r3, [pc, #636]	; (8007544 <_printf_float+0x2dc>)
 80072c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80072ce:	f7f9 fc2d 	bl	8000b2c <__aeabi_dcmpun>
 80072d2:	bb88      	cbnz	r0, 8007338 <_printf_float+0xd0>
 80072d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072d8:	4b9a      	ldr	r3, [pc, #616]	; (8007544 <_printf_float+0x2dc>)
 80072da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80072de:	f7f9 fc07 	bl	8000af0 <__aeabi_dcmple>
 80072e2:	bb48      	cbnz	r0, 8007338 <_printf_float+0xd0>
 80072e4:	2200      	movs	r2, #0
 80072e6:	2300      	movs	r3, #0
 80072e8:	4640      	mov	r0, r8
 80072ea:	4649      	mov	r1, r9
 80072ec:	f7f9 fbf6 	bl	8000adc <__aeabi_dcmplt>
 80072f0:	b110      	cbz	r0, 80072f8 <_printf_float+0x90>
 80072f2:	232d      	movs	r3, #45	; 0x2d
 80072f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072f8:	4b93      	ldr	r3, [pc, #588]	; (8007548 <_printf_float+0x2e0>)
 80072fa:	4894      	ldr	r0, [pc, #592]	; (800754c <_printf_float+0x2e4>)
 80072fc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007300:	bf94      	ite	ls
 8007302:	4698      	movls	r8, r3
 8007304:	4680      	movhi	r8, r0
 8007306:	2303      	movs	r3, #3
 8007308:	6123      	str	r3, [r4, #16]
 800730a:	9b05      	ldr	r3, [sp, #20]
 800730c:	f023 0204 	bic.w	r2, r3, #4
 8007310:	6022      	str	r2, [r4, #0]
 8007312:	f04f 0900 	mov.w	r9, #0
 8007316:	9700      	str	r7, [sp, #0]
 8007318:	4633      	mov	r3, r6
 800731a:	aa0b      	add	r2, sp, #44	; 0x2c
 800731c:	4621      	mov	r1, r4
 800731e:	4628      	mov	r0, r5
 8007320:	f000 f9d8 	bl	80076d4 <_printf_common>
 8007324:	3001      	adds	r0, #1
 8007326:	f040 8090 	bne.w	800744a <_printf_float+0x1e2>
 800732a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800732e:	b00d      	add	sp, #52	; 0x34
 8007330:	ecbd 8b02 	vpop	{d8}
 8007334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007338:	4642      	mov	r2, r8
 800733a:	464b      	mov	r3, r9
 800733c:	4640      	mov	r0, r8
 800733e:	4649      	mov	r1, r9
 8007340:	f7f9 fbf4 	bl	8000b2c <__aeabi_dcmpun>
 8007344:	b140      	cbz	r0, 8007358 <_printf_float+0xf0>
 8007346:	464b      	mov	r3, r9
 8007348:	2b00      	cmp	r3, #0
 800734a:	bfbc      	itt	lt
 800734c:	232d      	movlt	r3, #45	; 0x2d
 800734e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007352:	487f      	ldr	r0, [pc, #508]	; (8007550 <_printf_float+0x2e8>)
 8007354:	4b7f      	ldr	r3, [pc, #508]	; (8007554 <_printf_float+0x2ec>)
 8007356:	e7d1      	b.n	80072fc <_printf_float+0x94>
 8007358:	6863      	ldr	r3, [r4, #4]
 800735a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800735e:	9206      	str	r2, [sp, #24]
 8007360:	1c5a      	adds	r2, r3, #1
 8007362:	d13f      	bne.n	80073e4 <_printf_float+0x17c>
 8007364:	2306      	movs	r3, #6
 8007366:	6063      	str	r3, [r4, #4]
 8007368:	9b05      	ldr	r3, [sp, #20]
 800736a:	6861      	ldr	r1, [r4, #4]
 800736c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007370:	2300      	movs	r3, #0
 8007372:	9303      	str	r3, [sp, #12]
 8007374:	ab0a      	add	r3, sp, #40	; 0x28
 8007376:	e9cd b301 	strd	fp, r3, [sp, #4]
 800737a:	ab09      	add	r3, sp, #36	; 0x24
 800737c:	ec49 8b10 	vmov	d0, r8, r9
 8007380:	9300      	str	r3, [sp, #0]
 8007382:	6022      	str	r2, [r4, #0]
 8007384:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007388:	4628      	mov	r0, r5
 800738a:	f7ff fecd 	bl	8007128 <__cvt>
 800738e:	9b06      	ldr	r3, [sp, #24]
 8007390:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007392:	2b47      	cmp	r3, #71	; 0x47
 8007394:	4680      	mov	r8, r0
 8007396:	d108      	bne.n	80073aa <_printf_float+0x142>
 8007398:	1cc8      	adds	r0, r1, #3
 800739a:	db02      	blt.n	80073a2 <_printf_float+0x13a>
 800739c:	6863      	ldr	r3, [r4, #4]
 800739e:	4299      	cmp	r1, r3
 80073a0:	dd41      	ble.n	8007426 <_printf_float+0x1be>
 80073a2:	f1ab 0b02 	sub.w	fp, fp, #2
 80073a6:	fa5f fb8b 	uxtb.w	fp, fp
 80073aa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80073ae:	d820      	bhi.n	80073f2 <_printf_float+0x18a>
 80073b0:	3901      	subs	r1, #1
 80073b2:	465a      	mov	r2, fp
 80073b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80073b8:	9109      	str	r1, [sp, #36]	; 0x24
 80073ba:	f7ff ff17 	bl	80071ec <__exponent>
 80073be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073c0:	1813      	adds	r3, r2, r0
 80073c2:	2a01      	cmp	r2, #1
 80073c4:	4681      	mov	r9, r0
 80073c6:	6123      	str	r3, [r4, #16]
 80073c8:	dc02      	bgt.n	80073d0 <_printf_float+0x168>
 80073ca:	6822      	ldr	r2, [r4, #0]
 80073cc:	07d2      	lsls	r2, r2, #31
 80073ce:	d501      	bpl.n	80073d4 <_printf_float+0x16c>
 80073d0:	3301      	adds	r3, #1
 80073d2:	6123      	str	r3, [r4, #16]
 80073d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d09c      	beq.n	8007316 <_printf_float+0xae>
 80073dc:	232d      	movs	r3, #45	; 0x2d
 80073de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073e2:	e798      	b.n	8007316 <_printf_float+0xae>
 80073e4:	9a06      	ldr	r2, [sp, #24]
 80073e6:	2a47      	cmp	r2, #71	; 0x47
 80073e8:	d1be      	bne.n	8007368 <_printf_float+0x100>
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1bc      	bne.n	8007368 <_printf_float+0x100>
 80073ee:	2301      	movs	r3, #1
 80073f0:	e7b9      	b.n	8007366 <_printf_float+0xfe>
 80073f2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80073f6:	d118      	bne.n	800742a <_printf_float+0x1c2>
 80073f8:	2900      	cmp	r1, #0
 80073fa:	6863      	ldr	r3, [r4, #4]
 80073fc:	dd0b      	ble.n	8007416 <_printf_float+0x1ae>
 80073fe:	6121      	str	r1, [r4, #16]
 8007400:	b913      	cbnz	r3, 8007408 <_printf_float+0x1a0>
 8007402:	6822      	ldr	r2, [r4, #0]
 8007404:	07d0      	lsls	r0, r2, #31
 8007406:	d502      	bpl.n	800740e <_printf_float+0x1a6>
 8007408:	3301      	adds	r3, #1
 800740a:	440b      	add	r3, r1
 800740c:	6123      	str	r3, [r4, #16]
 800740e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007410:	f04f 0900 	mov.w	r9, #0
 8007414:	e7de      	b.n	80073d4 <_printf_float+0x16c>
 8007416:	b913      	cbnz	r3, 800741e <_printf_float+0x1b6>
 8007418:	6822      	ldr	r2, [r4, #0]
 800741a:	07d2      	lsls	r2, r2, #31
 800741c:	d501      	bpl.n	8007422 <_printf_float+0x1ba>
 800741e:	3302      	adds	r3, #2
 8007420:	e7f4      	b.n	800740c <_printf_float+0x1a4>
 8007422:	2301      	movs	r3, #1
 8007424:	e7f2      	b.n	800740c <_printf_float+0x1a4>
 8007426:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800742a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800742c:	4299      	cmp	r1, r3
 800742e:	db05      	blt.n	800743c <_printf_float+0x1d4>
 8007430:	6823      	ldr	r3, [r4, #0]
 8007432:	6121      	str	r1, [r4, #16]
 8007434:	07d8      	lsls	r0, r3, #31
 8007436:	d5ea      	bpl.n	800740e <_printf_float+0x1a6>
 8007438:	1c4b      	adds	r3, r1, #1
 800743a:	e7e7      	b.n	800740c <_printf_float+0x1a4>
 800743c:	2900      	cmp	r1, #0
 800743e:	bfd4      	ite	le
 8007440:	f1c1 0202 	rsble	r2, r1, #2
 8007444:	2201      	movgt	r2, #1
 8007446:	4413      	add	r3, r2
 8007448:	e7e0      	b.n	800740c <_printf_float+0x1a4>
 800744a:	6823      	ldr	r3, [r4, #0]
 800744c:	055a      	lsls	r2, r3, #21
 800744e:	d407      	bmi.n	8007460 <_printf_float+0x1f8>
 8007450:	6923      	ldr	r3, [r4, #16]
 8007452:	4642      	mov	r2, r8
 8007454:	4631      	mov	r1, r6
 8007456:	4628      	mov	r0, r5
 8007458:	47b8      	blx	r7
 800745a:	3001      	adds	r0, #1
 800745c:	d12c      	bne.n	80074b8 <_printf_float+0x250>
 800745e:	e764      	b.n	800732a <_printf_float+0xc2>
 8007460:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007464:	f240 80e0 	bls.w	8007628 <_printf_float+0x3c0>
 8007468:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800746c:	2200      	movs	r2, #0
 800746e:	2300      	movs	r3, #0
 8007470:	f7f9 fb2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007474:	2800      	cmp	r0, #0
 8007476:	d034      	beq.n	80074e2 <_printf_float+0x27a>
 8007478:	4a37      	ldr	r2, [pc, #220]	; (8007558 <_printf_float+0x2f0>)
 800747a:	2301      	movs	r3, #1
 800747c:	4631      	mov	r1, r6
 800747e:	4628      	mov	r0, r5
 8007480:	47b8      	blx	r7
 8007482:	3001      	adds	r0, #1
 8007484:	f43f af51 	beq.w	800732a <_printf_float+0xc2>
 8007488:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800748c:	429a      	cmp	r2, r3
 800748e:	db02      	blt.n	8007496 <_printf_float+0x22e>
 8007490:	6823      	ldr	r3, [r4, #0]
 8007492:	07d8      	lsls	r0, r3, #31
 8007494:	d510      	bpl.n	80074b8 <_printf_float+0x250>
 8007496:	ee18 3a10 	vmov	r3, s16
 800749a:	4652      	mov	r2, sl
 800749c:	4631      	mov	r1, r6
 800749e:	4628      	mov	r0, r5
 80074a0:	47b8      	blx	r7
 80074a2:	3001      	adds	r0, #1
 80074a4:	f43f af41 	beq.w	800732a <_printf_float+0xc2>
 80074a8:	f04f 0800 	mov.w	r8, #0
 80074ac:	f104 091a 	add.w	r9, r4, #26
 80074b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074b2:	3b01      	subs	r3, #1
 80074b4:	4543      	cmp	r3, r8
 80074b6:	dc09      	bgt.n	80074cc <_printf_float+0x264>
 80074b8:	6823      	ldr	r3, [r4, #0]
 80074ba:	079b      	lsls	r3, r3, #30
 80074bc:	f100 8105 	bmi.w	80076ca <_printf_float+0x462>
 80074c0:	68e0      	ldr	r0, [r4, #12]
 80074c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074c4:	4298      	cmp	r0, r3
 80074c6:	bfb8      	it	lt
 80074c8:	4618      	movlt	r0, r3
 80074ca:	e730      	b.n	800732e <_printf_float+0xc6>
 80074cc:	2301      	movs	r3, #1
 80074ce:	464a      	mov	r2, r9
 80074d0:	4631      	mov	r1, r6
 80074d2:	4628      	mov	r0, r5
 80074d4:	47b8      	blx	r7
 80074d6:	3001      	adds	r0, #1
 80074d8:	f43f af27 	beq.w	800732a <_printf_float+0xc2>
 80074dc:	f108 0801 	add.w	r8, r8, #1
 80074e0:	e7e6      	b.n	80074b0 <_printf_float+0x248>
 80074e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	dc39      	bgt.n	800755c <_printf_float+0x2f4>
 80074e8:	4a1b      	ldr	r2, [pc, #108]	; (8007558 <_printf_float+0x2f0>)
 80074ea:	2301      	movs	r3, #1
 80074ec:	4631      	mov	r1, r6
 80074ee:	4628      	mov	r0, r5
 80074f0:	47b8      	blx	r7
 80074f2:	3001      	adds	r0, #1
 80074f4:	f43f af19 	beq.w	800732a <_printf_float+0xc2>
 80074f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074fc:	4313      	orrs	r3, r2
 80074fe:	d102      	bne.n	8007506 <_printf_float+0x29e>
 8007500:	6823      	ldr	r3, [r4, #0]
 8007502:	07d9      	lsls	r1, r3, #31
 8007504:	d5d8      	bpl.n	80074b8 <_printf_float+0x250>
 8007506:	ee18 3a10 	vmov	r3, s16
 800750a:	4652      	mov	r2, sl
 800750c:	4631      	mov	r1, r6
 800750e:	4628      	mov	r0, r5
 8007510:	47b8      	blx	r7
 8007512:	3001      	adds	r0, #1
 8007514:	f43f af09 	beq.w	800732a <_printf_float+0xc2>
 8007518:	f04f 0900 	mov.w	r9, #0
 800751c:	f104 0a1a 	add.w	sl, r4, #26
 8007520:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007522:	425b      	negs	r3, r3
 8007524:	454b      	cmp	r3, r9
 8007526:	dc01      	bgt.n	800752c <_printf_float+0x2c4>
 8007528:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800752a:	e792      	b.n	8007452 <_printf_float+0x1ea>
 800752c:	2301      	movs	r3, #1
 800752e:	4652      	mov	r2, sl
 8007530:	4631      	mov	r1, r6
 8007532:	4628      	mov	r0, r5
 8007534:	47b8      	blx	r7
 8007536:	3001      	adds	r0, #1
 8007538:	f43f aef7 	beq.w	800732a <_printf_float+0xc2>
 800753c:	f109 0901 	add.w	r9, r9, #1
 8007540:	e7ee      	b.n	8007520 <_printf_float+0x2b8>
 8007542:	bf00      	nop
 8007544:	7fefffff 	.word	0x7fefffff
 8007548:	08009a7c 	.word	0x08009a7c
 800754c:	08009a80 	.word	0x08009a80
 8007550:	08009a88 	.word	0x08009a88
 8007554:	08009a84 	.word	0x08009a84
 8007558:	08009a8c 	.word	0x08009a8c
 800755c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800755e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007560:	429a      	cmp	r2, r3
 8007562:	bfa8      	it	ge
 8007564:	461a      	movge	r2, r3
 8007566:	2a00      	cmp	r2, #0
 8007568:	4691      	mov	r9, r2
 800756a:	dc37      	bgt.n	80075dc <_printf_float+0x374>
 800756c:	f04f 0b00 	mov.w	fp, #0
 8007570:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007574:	f104 021a 	add.w	r2, r4, #26
 8007578:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800757a:	9305      	str	r3, [sp, #20]
 800757c:	eba3 0309 	sub.w	r3, r3, r9
 8007580:	455b      	cmp	r3, fp
 8007582:	dc33      	bgt.n	80075ec <_printf_float+0x384>
 8007584:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007588:	429a      	cmp	r2, r3
 800758a:	db3b      	blt.n	8007604 <_printf_float+0x39c>
 800758c:	6823      	ldr	r3, [r4, #0]
 800758e:	07da      	lsls	r2, r3, #31
 8007590:	d438      	bmi.n	8007604 <_printf_float+0x39c>
 8007592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007594:	9a05      	ldr	r2, [sp, #20]
 8007596:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007598:	1a9a      	subs	r2, r3, r2
 800759a:	eba3 0901 	sub.w	r9, r3, r1
 800759e:	4591      	cmp	r9, r2
 80075a0:	bfa8      	it	ge
 80075a2:	4691      	movge	r9, r2
 80075a4:	f1b9 0f00 	cmp.w	r9, #0
 80075a8:	dc35      	bgt.n	8007616 <_printf_float+0x3ae>
 80075aa:	f04f 0800 	mov.w	r8, #0
 80075ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075b2:	f104 0a1a 	add.w	sl, r4, #26
 80075b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075ba:	1a9b      	subs	r3, r3, r2
 80075bc:	eba3 0309 	sub.w	r3, r3, r9
 80075c0:	4543      	cmp	r3, r8
 80075c2:	f77f af79 	ble.w	80074b8 <_printf_float+0x250>
 80075c6:	2301      	movs	r3, #1
 80075c8:	4652      	mov	r2, sl
 80075ca:	4631      	mov	r1, r6
 80075cc:	4628      	mov	r0, r5
 80075ce:	47b8      	blx	r7
 80075d0:	3001      	adds	r0, #1
 80075d2:	f43f aeaa 	beq.w	800732a <_printf_float+0xc2>
 80075d6:	f108 0801 	add.w	r8, r8, #1
 80075da:	e7ec      	b.n	80075b6 <_printf_float+0x34e>
 80075dc:	4613      	mov	r3, r2
 80075de:	4631      	mov	r1, r6
 80075e0:	4642      	mov	r2, r8
 80075e2:	4628      	mov	r0, r5
 80075e4:	47b8      	blx	r7
 80075e6:	3001      	adds	r0, #1
 80075e8:	d1c0      	bne.n	800756c <_printf_float+0x304>
 80075ea:	e69e      	b.n	800732a <_printf_float+0xc2>
 80075ec:	2301      	movs	r3, #1
 80075ee:	4631      	mov	r1, r6
 80075f0:	4628      	mov	r0, r5
 80075f2:	9205      	str	r2, [sp, #20]
 80075f4:	47b8      	blx	r7
 80075f6:	3001      	adds	r0, #1
 80075f8:	f43f ae97 	beq.w	800732a <_printf_float+0xc2>
 80075fc:	9a05      	ldr	r2, [sp, #20]
 80075fe:	f10b 0b01 	add.w	fp, fp, #1
 8007602:	e7b9      	b.n	8007578 <_printf_float+0x310>
 8007604:	ee18 3a10 	vmov	r3, s16
 8007608:	4652      	mov	r2, sl
 800760a:	4631      	mov	r1, r6
 800760c:	4628      	mov	r0, r5
 800760e:	47b8      	blx	r7
 8007610:	3001      	adds	r0, #1
 8007612:	d1be      	bne.n	8007592 <_printf_float+0x32a>
 8007614:	e689      	b.n	800732a <_printf_float+0xc2>
 8007616:	9a05      	ldr	r2, [sp, #20]
 8007618:	464b      	mov	r3, r9
 800761a:	4442      	add	r2, r8
 800761c:	4631      	mov	r1, r6
 800761e:	4628      	mov	r0, r5
 8007620:	47b8      	blx	r7
 8007622:	3001      	adds	r0, #1
 8007624:	d1c1      	bne.n	80075aa <_printf_float+0x342>
 8007626:	e680      	b.n	800732a <_printf_float+0xc2>
 8007628:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800762a:	2a01      	cmp	r2, #1
 800762c:	dc01      	bgt.n	8007632 <_printf_float+0x3ca>
 800762e:	07db      	lsls	r3, r3, #31
 8007630:	d538      	bpl.n	80076a4 <_printf_float+0x43c>
 8007632:	2301      	movs	r3, #1
 8007634:	4642      	mov	r2, r8
 8007636:	4631      	mov	r1, r6
 8007638:	4628      	mov	r0, r5
 800763a:	47b8      	blx	r7
 800763c:	3001      	adds	r0, #1
 800763e:	f43f ae74 	beq.w	800732a <_printf_float+0xc2>
 8007642:	ee18 3a10 	vmov	r3, s16
 8007646:	4652      	mov	r2, sl
 8007648:	4631      	mov	r1, r6
 800764a:	4628      	mov	r0, r5
 800764c:	47b8      	blx	r7
 800764e:	3001      	adds	r0, #1
 8007650:	f43f ae6b 	beq.w	800732a <_printf_float+0xc2>
 8007654:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007658:	2200      	movs	r2, #0
 800765a:	2300      	movs	r3, #0
 800765c:	f7f9 fa34 	bl	8000ac8 <__aeabi_dcmpeq>
 8007660:	b9d8      	cbnz	r0, 800769a <_printf_float+0x432>
 8007662:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007664:	f108 0201 	add.w	r2, r8, #1
 8007668:	3b01      	subs	r3, #1
 800766a:	4631      	mov	r1, r6
 800766c:	4628      	mov	r0, r5
 800766e:	47b8      	blx	r7
 8007670:	3001      	adds	r0, #1
 8007672:	d10e      	bne.n	8007692 <_printf_float+0x42a>
 8007674:	e659      	b.n	800732a <_printf_float+0xc2>
 8007676:	2301      	movs	r3, #1
 8007678:	4652      	mov	r2, sl
 800767a:	4631      	mov	r1, r6
 800767c:	4628      	mov	r0, r5
 800767e:	47b8      	blx	r7
 8007680:	3001      	adds	r0, #1
 8007682:	f43f ae52 	beq.w	800732a <_printf_float+0xc2>
 8007686:	f108 0801 	add.w	r8, r8, #1
 800768a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800768c:	3b01      	subs	r3, #1
 800768e:	4543      	cmp	r3, r8
 8007690:	dcf1      	bgt.n	8007676 <_printf_float+0x40e>
 8007692:	464b      	mov	r3, r9
 8007694:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007698:	e6dc      	b.n	8007454 <_printf_float+0x1ec>
 800769a:	f04f 0800 	mov.w	r8, #0
 800769e:	f104 0a1a 	add.w	sl, r4, #26
 80076a2:	e7f2      	b.n	800768a <_printf_float+0x422>
 80076a4:	2301      	movs	r3, #1
 80076a6:	4642      	mov	r2, r8
 80076a8:	e7df      	b.n	800766a <_printf_float+0x402>
 80076aa:	2301      	movs	r3, #1
 80076ac:	464a      	mov	r2, r9
 80076ae:	4631      	mov	r1, r6
 80076b0:	4628      	mov	r0, r5
 80076b2:	47b8      	blx	r7
 80076b4:	3001      	adds	r0, #1
 80076b6:	f43f ae38 	beq.w	800732a <_printf_float+0xc2>
 80076ba:	f108 0801 	add.w	r8, r8, #1
 80076be:	68e3      	ldr	r3, [r4, #12]
 80076c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80076c2:	1a5b      	subs	r3, r3, r1
 80076c4:	4543      	cmp	r3, r8
 80076c6:	dcf0      	bgt.n	80076aa <_printf_float+0x442>
 80076c8:	e6fa      	b.n	80074c0 <_printf_float+0x258>
 80076ca:	f04f 0800 	mov.w	r8, #0
 80076ce:	f104 0919 	add.w	r9, r4, #25
 80076d2:	e7f4      	b.n	80076be <_printf_float+0x456>

080076d4 <_printf_common>:
 80076d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076d8:	4616      	mov	r6, r2
 80076da:	4699      	mov	r9, r3
 80076dc:	688a      	ldr	r2, [r1, #8]
 80076de:	690b      	ldr	r3, [r1, #16]
 80076e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80076e4:	4293      	cmp	r3, r2
 80076e6:	bfb8      	it	lt
 80076e8:	4613      	movlt	r3, r2
 80076ea:	6033      	str	r3, [r6, #0]
 80076ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80076f0:	4607      	mov	r7, r0
 80076f2:	460c      	mov	r4, r1
 80076f4:	b10a      	cbz	r2, 80076fa <_printf_common+0x26>
 80076f6:	3301      	adds	r3, #1
 80076f8:	6033      	str	r3, [r6, #0]
 80076fa:	6823      	ldr	r3, [r4, #0]
 80076fc:	0699      	lsls	r1, r3, #26
 80076fe:	bf42      	ittt	mi
 8007700:	6833      	ldrmi	r3, [r6, #0]
 8007702:	3302      	addmi	r3, #2
 8007704:	6033      	strmi	r3, [r6, #0]
 8007706:	6825      	ldr	r5, [r4, #0]
 8007708:	f015 0506 	ands.w	r5, r5, #6
 800770c:	d106      	bne.n	800771c <_printf_common+0x48>
 800770e:	f104 0a19 	add.w	sl, r4, #25
 8007712:	68e3      	ldr	r3, [r4, #12]
 8007714:	6832      	ldr	r2, [r6, #0]
 8007716:	1a9b      	subs	r3, r3, r2
 8007718:	42ab      	cmp	r3, r5
 800771a:	dc26      	bgt.n	800776a <_printf_common+0x96>
 800771c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007720:	1e13      	subs	r3, r2, #0
 8007722:	6822      	ldr	r2, [r4, #0]
 8007724:	bf18      	it	ne
 8007726:	2301      	movne	r3, #1
 8007728:	0692      	lsls	r2, r2, #26
 800772a:	d42b      	bmi.n	8007784 <_printf_common+0xb0>
 800772c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007730:	4649      	mov	r1, r9
 8007732:	4638      	mov	r0, r7
 8007734:	47c0      	blx	r8
 8007736:	3001      	adds	r0, #1
 8007738:	d01e      	beq.n	8007778 <_printf_common+0xa4>
 800773a:	6823      	ldr	r3, [r4, #0]
 800773c:	68e5      	ldr	r5, [r4, #12]
 800773e:	6832      	ldr	r2, [r6, #0]
 8007740:	f003 0306 	and.w	r3, r3, #6
 8007744:	2b04      	cmp	r3, #4
 8007746:	bf08      	it	eq
 8007748:	1aad      	subeq	r5, r5, r2
 800774a:	68a3      	ldr	r3, [r4, #8]
 800774c:	6922      	ldr	r2, [r4, #16]
 800774e:	bf0c      	ite	eq
 8007750:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007754:	2500      	movne	r5, #0
 8007756:	4293      	cmp	r3, r2
 8007758:	bfc4      	itt	gt
 800775a:	1a9b      	subgt	r3, r3, r2
 800775c:	18ed      	addgt	r5, r5, r3
 800775e:	2600      	movs	r6, #0
 8007760:	341a      	adds	r4, #26
 8007762:	42b5      	cmp	r5, r6
 8007764:	d11a      	bne.n	800779c <_printf_common+0xc8>
 8007766:	2000      	movs	r0, #0
 8007768:	e008      	b.n	800777c <_printf_common+0xa8>
 800776a:	2301      	movs	r3, #1
 800776c:	4652      	mov	r2, sl
 800776e:	4649      	mov	r1, r9
 8007770:	4638      	mov	r0, r7
 8007772:	47c0      	blx	r8
 8007774:	3001      	adds	r0, #1
 8007776:	d103      	bne.n	8007780 <_printf_common+0xac>
 8007778:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800777c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007780:	3501      	adds	r5, #1
 8007782:	e7c6      	b.n	8007712 <_printf_common+0x3e>
 8007784:	18e1      	adds	r1, r4, r3
 8007786:	1c5a      	adds	r2, r3, #1
 8007788:	2030      	movs	r0, #48	; 0x30
 800778a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800778e:	4422      	add	r2, r4
 8007790:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007794:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007798:	3302      	adds	r3, #2
 800779a:	e7c7      	b.n	800772c <_printf_common+0x58>
 800779c:	2301      	movs	r3, #1
 800779e:	4622      	mov	r2, r4
 80077a0:	4649      	mov	r1, r9
 80077a2:	4638      	mov	r0, r7
 80077a4:	47c0      	blx	r8
 80077a6:	3001      	adds	r0, #1
 80077a8:	d0e6      	beq.n	8007778 <_printf_common+0xa4>
 80077aa:	3601      	adds	r6, #1
 80077ac:	e7d9      	b.n	8007762 <_printf_common+0x8e>
	...

080077b0 <_printf_i>:
 80077b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077b4:	7e0f      	ldrb	r7, [r1, #24]
 80077b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80077b8:	2f78      	cmp	r7, #120	; 0x78
 80077ba:	4691      	mov	r9, r2
 80077bc:	4680      	mov	r8, r0
 80077be:	460c      	mov	r4, r1
 80077c0:	469a      	mov	sl, r3
 80077c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80077c6:	d807      	bhi.n	80077d8 <_printf_i+0x28>
 80077c8:	2f62      	cmp	r7, #98	; 0x62
 80077ca:	d80a      	bhi.n	80077e2 <_printf_i+0x32>
 80077cc:	2f00      	cmp	r7, #0
 80077ce:	f000 80d8 	beq.w	8007982 <_printf_i+0x1d2>
 80077d2:	2f58      	cmp	r7, #88	; 0x58
 80077d4:	f000 80a3 	beq.w	800791e <_printf_i+0x16e>
 80077d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80077e0:	e03a      	b.n	8007858 <_printf_i+0xa8>
 80077e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80077e6:	2b15      	cmp	r3, #21
 80077e8:	d8f6      	bhi.n	80077d8 <_printf_i+0x28>
 80077ea:	a101      	add	r1, pc, #4	; (adr r1, 80077f0 <_printf_i+0x40>)
 80077ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077f0:	08007849 	.word	0x08007849
 80077f4:	0800785d 	.word	0x0800785d
 80077f8:	080077d9 	.word	0x080077d9
 80077fc:	080077d9 	.word	0x080077d9
 8007800:	080077d9 	.word	0x080077d9
 8007804:	080077d9 	.word	0x080077d9
 8007808:	0800785d 	.word	0x0800785d
 800780c:	080077d9 	.word	0x080077d9
 8007810:	080077d9 	.word	0x080077d9
 8007814:	080077d9 	.word	0x080077d9
 8007818:	080077d9 	.word	0x080077d9
 800781c:	08007969 	.word	0x08007969
 8007820:	0800788d 	.word	0x0800788d
 8007824:	0800794b 	.word	0x0800794b
 8007828:	080077d9 	.word	0x080077d9
 800782c:	080077d9 	.word	0x080077d9
 8007830:	0800798b 	.word	0x0800798b
 8007834:	080077d9 	.word	0x080077d9
 8007838:	0800788d 	.word	0x0800788d
 800783c:	080077d9 	.word	0x080077d9
 8007840:	080077d9 	.word	0x080077d9
 8007844:	08007953 	.word	0x08007953
 8007848:	682b      	ldr	r3, [r5, #0]
 800784a:	1d1a      	adds	r2, r3, #4
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	602a      	str	r2, [r5, #0]
 8007850:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007854:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007858:	2301      	movs	r3, #1
 800785a:	e0a3      	b.n	80079a4 <_printf_i+0x1f4>
 800785c:	6820      	ldr	r0, [r4, #0]
 800785e:	6829      	ldr	r1, [r5, #0]
 8007860:	0606      	lsls	r6, r0, #24
 8007862:	f101 0304 	add.w	r3, r1, #4
 8007866:	d50a      	bpl.n	800787e <_printf_i+0xce>
 8007868:	680e      	ldr	r6, [r1, #0]
 800786a:	602b      	str	r3, [r5, #0]
 800786c:	2e00      	cmp	r6, #0
 800786e:	da03      	bge.n	8007878 <_printf_i+0xc8>
 8007870:	232d      	movs	r3, #45	; 0x2d
 8007872:	4276      	negs	r6, r6
 8007874:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007878:	485e      	ldr	r0, [pc, #376]	; (80079f4 <_printf_i+0x244>)
 800787a:	230a      	movs	r3, #10
 800787c:	e019      	b.n	80078b2 <_printf_i+0x102>
 800787e:	680e      	ldr	r6, [r1, #0]
 8007880:	602b      	str	r3, [r5, #0]
 8007882:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007886:	bf18      	it	ne
 8007888:	b236      	sxthne	r6, r6
 800788a:	e7ef      	b.n	800786c <_printf_i+0xbc>
 800788c:	682b      	ldr	r3, [r5, #0]
 800788e:	6820      	ldr	r0, [r4, #0]
 8007890:	1d19      	adds	r1, r3, #4
 8007892:	6029      	str	r1, [r5, #0]
 8007894:	0601      	lsls	r1, r0, #24
 8007896:	d501      	bpl.n	800789c <_printf_i+0xec>
 8007898:	681e      	ldr	r6, [r3, #0]
 800789a:	e002      	b.n	80078a2 <_printf_i+0xf2>
 800789c:	0646      	lsls	r6, r0, #25
 800789e:	d5fb      	bpl.n	8007898 <_printf_i+0xe8>
 80078a0:	881e      	ldrh	r6, [r3, #0]
 80078a2:	4854      	ldr	r0, [pc, #336]	; (80079f4 <_printf_i+0x244>)
 80078a4:	2f6f      	cmp	r7, #111	; 0x6f
 80078a6:	bf0c      	ite	eq
 80078a8:	2308      	moveq	r3, #8
 80078aa:	230a      	movne	r3, #10
 80078ac:	2100      	movs	r1, #0
 80078ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80078b2:	6865      	ldr	r5, [r4, #4]
 80078b4:	60a5      	str	r5, [r4, #8]
 80078b6:	2d00      	cmp	r5, #0
 80078b8:	bfa2      	ittt	ge
 80078ba:	6821      	ldrge	r1, [r4, #0]
 80078bc:	f021 0104 	bicge.w	r1, r1, #4
 80078c0:	6021      	strge	r1, [r4, #0]
 80078c2:	b90e      	cbnz	r6, 80078c8 <_printf_i+0x118>
 80078c4:	2d00      	cmp	r5, #0
 80078c6:	d04d      	beq.n	8007964 <_printf_i+0x1b4>
 80078c8:	4615      	mov	r5, r2
 80078ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80078ce:	fb03 6711 	mls	r7, r3, r1, r6
 80078d2:	5dc7      	ldrb	r7, [r0, r7]
 80078d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80078d8:	4637      	mov	r7, r6
 80078da:	42bb      	cmp	r3, r7
 80078dc:	460e      	mov	r6, r1
 80078de:	d9f4      	bls.n	80078ca <_printf_i+0x11a>
 80078e0:	2b08      	cmp	r3, #8
 80078e2:	d10b      	bne.n	80078fc <_printf_i+0x14c>
 80078e4:	6823      	ldr	r3, [r4, #0]
 80078e6:	07de      	lsls	r6, r3, #31
 80078e8:	d508      	bpl.n	80078fc <_printf_i+0x14c>
 80078ea:	6923      	ldr	r3, [r4, #16]
 80078ec:	6861      	ldr	r1, [r4, #4]
 80078ee:	4299      	cmp	r1, r3
 80078f0:	bfde      	ittt	le
 80078f2:	2330      	movle	r3, #48	; 0x30
 80078f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80078f8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80078fc:	1b52      	subs	r2, r2, r5
 80078fe:	6122      	str	r2, [r4, #16]
 8007900:	f8cd a000 	str.w	sl, [sp]
 8007904:	464b      	mov	r3, r9
 8007906:	aa03      	add	r2, sp, #12
 8007908:	4621      	mov	r1, r4
 800790a:	4640      	mov	r0, r8
 800790c:	f7ff fee2 	bl	80076d4 <_printf_common>
 8007910:	3001      	adds	r0, #1
 8007912:	d14c      	bne.n	80079ae <_printf_i+0x1fe>
 8007914:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007918:	b004      	add	sp, #16
 800791a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800791e:	4835      	ldr	r0, [pc, #212]	; (80079f4 <_printf_i+0x244>)
 8007920:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007924:	6829      	ldr	r1, [r5, #0]
 8007926:	6823      	ldr	r3, [r4, #0]
 8007928:	f851 6b04 	ldr.w	r6, [r1], #4
 800792c:	6029      	str	r1, [r5, #0]
 800792e:	061d      	lsls	r5, r3, #24
 8007930:	d514      	bpl.n	800795c <_printf_i+0x1ac>
 8007932:	07df      	lsls	r7, r3, #31
 8007934:	bf44      	itt	mi
 8007936:	f043 0320 	orrmi.w	r3, r3, #32
 800793a:	6023      	strmi	r3, [r4, #0]
 800793c:	b91e      	cbnz	r6, 8007946 <_printf_i+0x196>
 800793e:	6823      	ldr	r3, [r4, #0]
 8007940:	f023 0320 	bic.w	r3, r3, #32
 8007944:	6023      	str	r3, [r4, #0]
 8007946:	2310      	movs	r3, #16
 8007948:	e7b0      	b.n	80078ac <_printf_i+0xfc>
 800794a:	6823      	ldr	r3, [r4, #0]
 800794c:	f043 0320 	orr.w	r3, r3, #32
 8007950:	6023      	str	r3, [r4, #0]
 8007952:	2378      	movs	r3, #120	; 0x78
 8007954:	4828      	ldr	r0, [pc, #160]	; (80079f8 <_printf_i+0x248>)
 8007956:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800795a:	e7e3      	b.n	8007924 <_printf_i+0x174>
 800795c:	0659      	lsls	r1, r3, #25
 800795e:	bf48      	it	mi
 8007960:	b2b6      	uxthmi	r6, r6
 8007962:	e7e6      	b.n	8007932 <_printf_i+0x182>
 8007964:	4615      	mov	r5, r2
 8007966:	e7bb      	b.n	80078e0 <_printf_i+0x130>
 8007968:	682b      	ldr	r3, [r5, #0]
 800796a:	6826      	ldr	r6, [r4, #0]
 800796c:	6961      	ldr	r1, [r4, #20]
 800796e:	1d18      	adds	r0, r3, #4
 8007970:	6028      	str	r0, [r5, #0]
 8007972:	0635      	lsls	r5, r6, #24
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	d501      	bpl.n	800797c <_printf_i+0x1cc>
 8007978:	6019      	str	r1, [r3, #0]
 800797a:	e002      	b.n	8007982 <_printf_i+0x1d2>
 800797c:	0670      	lsls	r0, r6, #25
 800797e:	d5fb      	bpl.n	8007978 <_printf_i+0x1c8>
 8007980:	8019      	strh	r1, [r3, #0]
 8007982:	2300      	movs	r3, #0
 8007984:	6123      	str	r3, [r4, #16]
 8007986:	4615      	mov	r5, r2
 8007988:	e7ba      	b.n	8007900 <_printf_i+0x150>
 800798a:	682b      	ldr	r3, [r5, #0]
 800798c:	1d1a      	adds	r2, r3, #4
 800798e:	602a      	str	r2, [r5, #0]
 8007990:	681d      	ldr	r5, [r3, #0]
 8007992:	6862      	ldr	r2, [r4, #4]
 8007994:	2100      	movs	r1, #0
 8007996:	4628      	mov	r0, r5
 8007998:	f7f8 fc22 	bl	80001e0 <memchr>
 800799c:	b108      	cbz	r0, 80079a2 <_printf_i+0x1f2>
 800799e:	1b40      	subs	r0, r0, r5
 80079a0:	6060      	str	r0, [r4, #4]
 80079a2:	6863      	ldr	r3, [r4, #4]
 80079a4:	6123      	str	r3, [r4, #16]
 80079a6:	2300      	movs	r3, #0
 80079a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079ac:	e7a8      	b.n	8007900 <_printf_i+0x150>
 80079ae:	6923      	ldr	r3, [r4, #16]
 80079b0:	462a      	mov	r2, r5
 80079b2:	4649      	mov	r1, r9
 80079b4:	4640      	mov	r0, r8
 80079b6:	47d0      	blx	sl
 80079b8:	3001      	adds	r0, #1
 80079ba:	d0ab      	beq.n	8007914 <_printf_i+0x164>
 80079bc:	6823      	ldr	r3, [r4, #0]
 80079be:	079b      	lsls	r3, r3, #30
 80079c0:	d413      	bmi.n	80079ea <_printf_i+0x23a>
 80079c2:	68e0      	ldr	r0, [r4, #12]
 80079c4:	9b03      	ldr	r3, [sp, #12]
 80079c6:	4298      	cmp	r0, r3
 80079c8:	bfb8      	it	lt
 80079ca:	4618      	movlt	r0, r3
 80079cc:	e7a4      	b.n	8007918 <_printf_i+0x168>
 80079ce:	2301      	movs	r3, #1
 80079d0:	4632      	mov	r2, r6
 80079d2:	4649      	mov	r1, r9
 80079d4:	4640      	mov	r0, r8
 80079d6:	47d0      	blx	sl
 80079d8:	3001      	adds	r0, #1
 80079da:	d09b      	beq.n	8007914 <_printf_i+0x164>
 80079dc:	3501      	adds	r5, #1
 80079de:	68e3      	ldr	r3, [r4, #12]
 80079e0:	9903      	ldr	r1, [sp, #12]
 80079e2:	1a5b      	subs	r3, r3, r1
 80079e4:	42ab      	cmp	r3, r5
 80079e6:	dcf2      	bgt.n	80079ce <_printf_i+0x21e>
 80079e8:	e7eb      	b.n	80079c2 <_printf_i+0x212>
 80079ea:	2500      	movs	r5, #0
 80079ec:	f104 0619 	add.w	r6, r4, #25
 80079f0:	e7f5      	b.n	80079de <_printf_i+0x22e>
 80079f2:	bf00      	nop
 80079f4:	08009a8e 	.word	0x08009a8e
 80079f8:	08009a9f 	.word	0x08009a9f

080079fc <iprintf>:
 80079fc:	b40f      	push	{r0, r1, r2, r3}
 80079fe:	4b0a      	ldr	r3, [pc, #40]	; (8007a28 <iprintf+0x2c>)
 8007a00:	b513      	push	{r0, r1, r4, lr}
 8007a02:	681c      	ldr	r4, [r3, #0]
 8007a04:	b124      	cbz	r4, 8007a10 <iprintf+0x14>
 8007a06:	69a3      	ldr	r3, [r4, #24]
 8007a08:	b913      	cbnz	r3, 8007a10 <iprintf+0x14>
 8007a0a:	4620      	mov	r0, r4
 8007a0c:	f7ff fa1c 	bl	8006e48 <__sinit>
 8007a10:	ab05      	add	r3, sp, #20
 8007a12:	9a04      	ldr	r2, [sp, #16]
 8007a14:	68a1      	ldr	r1, [r4, #8]
 8007a16:	9301      	str	r3, [sp, #4]
 8007a18:	4620      	mov	r0, r4
 8007a1a:	f001 fc5f 	bl	80092dc <_vfiprintf_r>
 8007a1e:	b002      	add	sp, #8
 8007a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a24:	b004      	add	sp, #16
 8007a26:	4770      	bx	lr
 8007a28:	20000010 	.word	0x20000010

08007a2c <cleanup_glue>:
 8007a2c:	b538      	push	{r3, r4, r5, lr}
 8007a2e:	460c      	mov	r4, r1
 8007a30:	6809      	ldr	r1, [r1, #0]
 8007a32:	4605      	mov	r5, r0
 8007a34:	b109      	cbz	r1, 8007a3a <cleanup_glue+0xe>
 8007a36:	f7ff fff9 	bl	8007a2c <cleanup_glue>
 8007a3a:	4621      	mov	r1, r4
 8007a3c:	4628      	mov	r0, r5
 8007a3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a42:	f001 bbd5 	b.w	80091f0 <_free_r>
	...

08007a48 <_reclaim_reent>:
 8007a48:	4b2c      	ldr	r3, [pc, #176]	; (8007afc <_reclaim_reent+0xb4>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4283      	cmp	r3, r0
 8007a4e:	b570      	push	{r4, r5, r6, lr}
 8007a50:	4604      	mov	r4, r0
 8007a52:	d051      	beq.n	8007af8 <_reclaim_reent+0xb0>
 8007a54:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007a56:	b143      	cbz	r3, 8007a6a <_reclaim_reent+0x22>
 8007a58:	68db      	ldr	r3, [r3, #12]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d14a      	bne.n	8007af4 <_reclaim_reent+0xac>
 8007a5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a60:	6819      	ldr	r1, [r3, #0]
 8007a62:	b111      	cbz	r1, 8007a6a <_reclaim_reent+0x22>
 8007a64:	4620      	mov	r0, r4
 8007a66:	f001 fbc3 	bl	80091f0 <_free_r>
 8007a6a:	6961      	ldr	r1, [r4, #20]
 8007a6c:	b111      	cbz	r1, 8007a74 <_reclaim_reent+0x2c>
 8007a6e:	4620      	mov	r0, r4
 8007a70:	f001 fbbe 	bl	80091f0 <_free_r>
 8007a74:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007a76:	b111      	cbz	r1, 8007a7e <_reclaim_reent+0x36>
 8007a78:	4620      	mov	r0, r4
 8007a7a:	f001 fbb9 	bl	80091f0 <_free_r>
 8007a7e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007a80:	b111      	cbz	r1, 8007a88 <_reclaim_reent+0x40>
 8007a82:	4620      	mov	r0, r4
 8007a84:	f001 fbb4 	bl	80091f0 <_free_r>
 8007a88:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007a8a:	b111      	cbz	r1, 8007a92 <_reclaim_reent+0x4a>
 8007a8c:	4620      	mov	r0, r4
 8007a8e:	f001 fbaf 	bl	80091f0 <_free_r>
 8007a92:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007a94:	b111      	cbz	r1, 8007a9c <_reclaim_reent+0x54>
 8007a96:	4620      	mov	r0, r4
 8007a98:	f001 fbaa 	bl	80091f0 <_free_r>
 8007a9c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007a9e:	b111      	cbz	r1, 8007aa6 <_reclaim_reent+0x5e>
 8007aa0:	4620      	mov	r0, r4
 8007aa2:	f001 fba5 	bl	80091f0 <_free_r>
 8007aa6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007aa8:	b111      	cbz	r1, 8007ab0 <_reclaim_reent+0x68>
 8007aaa:	4620      	mov	r0, r4
 8007aac:	f001 fba0 	bl	80091f0 <_free_r>
 8007ab0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ab2:	b111      	cbz	r1, 8007aba <_reclaim_reent+0x72>
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	f001 fb9b 	bl	80091f0 <_free_r>
 8007aba:	69a3      	ldr	r3, [r4, #24]
 8007abc:	b1e3      	cbz	r3, 8007af8 <_reclaim_reent+0xb0>
 8007abe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	4798      	blx	r3
 8007ac4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007ac6:	b1b9      	cbz	r1, 8007af8 <_reclaim_reent+0xb0>
 8007ac8:	4620      	mov	r0, r4
 8007aca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007ace:	f7ff bfad 	b.w	8007a2c <cleanup_glue>
 8007ad2:	5949      	ldr	r1, [r1, r5]
 8007ad4:	b941      	cbnz	r1, 8007ae8 <_reclaim_reent+0xa0>
 8007ad6:	3504      	adds	r5, #4
 8007ad8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ada:	2d80      	cmp	r5, #128	; 0x80
 8007adc:	68d9      	ldr	r1, [r3, #12]
 8007ade:	d1f8      	bne.n	8007ad2 <_reclaim_reent+0x8a>
 8007ae0:	4620      	mov	r0, r4
 8007ae2:	f001 fb85 	bl	80091f0 <_free_r>
 8007ae6:	e7ba      	b.n	8007a5e <_reclaim_reent+0x16>
 8007ae8:	680e      	ldr	r6, [r1, #0]
 8007aea:	4620      	mov	r0, r4
 8007aec:	f001 fb80 	bl	80091f0 <_free_r>
 8007af0:	4631      	mov	r1, r6
 8007af2:	e7ef      	b.n	8007ad4 <_reclaim_reent+0x8c>
 8007af4:	2500      	movs	r5, #0
 8007af6:	e7ef      	b.n	8007ad8 <_reclaim_reent+0x90>
 8007af8:	bd70      	pop	{r4, r5, r6, pc}
 8007afa:	bf00      	nop
 8007afc:	20000010 	.word	0x20000010

08007b00 <_sbrk_r>:
 8007b00:	b538      	push	{r3, r4, r5, lr}
 8007b02:	4d06      	ldr	r5, [pc, #24]	; (8007b1c <_sbrk_r+0x1c>)
 8007b04:	2300      	movs	r3, #0
 8007b06:	4604      	mov	r4, r0
 8007b08:	4608      	mov	r0, r1
 8007b0a:	602b      	str	r3, [r5, #0]
 8007b0c:	f7f9 fd20 	bl	8001550 <_sbrk>
 8007b10:	1c43      	adds	r3, r0, #1
 8007b12:	d102      	bne.n	8007b1a <_sbrk_r+0x1a>
 8007b14:	682b      	ldr	r3, [r5, #0]
 8007b16:	b103      	cbz	r3, 8007b1a <_sbrk_r+0x1a>
 8007b18:	6023      	str	r3, [r4, #0]
 8007b1a:	bd38      	pop	{r3, r4, r5, pc}
 8007b1c:	20001cb8 	.word	0x20001cb8

08007b20 <__sread>:
 8007b20:	b510      	push	{r4, lr}
 8007b22:	460c      	mov	r4, r1
 8007b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b28:	f001 fd08 	bl	800953c <_read_r>
 8007b2c:	2800      	cmp	r0, #0
 8007b2e:	bfab      	itete	ge
 8007b30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b32:	89a3      	ldrhlt	r3, [r4, #12]
 8007b34:	181b      	addge	r3, r3, r0
 8007b36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b3a:	bfac      	ite	ge
 8007b3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b3e:	81a3      	strhlt	r3, [r4, #12]
 8007b40:	bd10      	pop	{r4, pc}

08007b42 <__swrite>:
 8007b42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b46:	461f      	mov	r7, r3
 8007b48:	898b      	ldrh	r3, [r1, #12]
 8007b4a:	05db      	lsls	r3, r3, #23
 8007b4c:	4605      	mov	r5, r0
 8007b4e:	460c      	mov	r4, r1
 8007b50:	4616      	mov	r6, r2
 8007b52:	d505      	bpl.n	8007b60 <__swrite+0x1e>
 8007b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b58:	2302      	movs	r3, #2
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f000 ff88 	bl	8008a70 <_lseek_r>
 8007b60:	89a3      	ldrh	r3, [r4, #12]
 8007b62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b6a:	81a3      	strh	r3, [r4, #12]
 8007b6c:	4632      	mov	r2, r6
 8007b6e:	463b      	mov	r3, r7
 8007b70:	4628      	mov	r0, r5
 8007b72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b76:	f000 b817 	b.w	8007ba8 <_write_r>

08007b7a <__sseek>:
 8007b7a:	b510      	push	{r4, lr}
 8007b7c:	460c      	mov	r4, r1
 8007b7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b82:	f000 ff75 	bl	8008a70 <_lseek_r>
 8007b86:	1c43      	adds	r3, r0, #1
 8007b88:	89a3      	ldrh	r3, [r4, #12]
 8007b8a:	bf15      	itete	ne
 8007b8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b96:	81a3      	strheq	r3, [r4, #12]
 8007b98:	bf18      	it	ne
 8007b9a:	81a3      	strhne	r3, [r4, #12]
 8007b9c:	bd10      	pop	{r4, pc}

08007b9e <__sclose>:
 8007b9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ba2:	f000 b813 	b.w	8007bcc <_close_r>
	...

08007ba8 <_write_r>:
 8007ba8:	b538      	push	{r3, r4, r5, lr}
 8007baa:	4d07      	ldr	r5, [pc, #28]	; (8007bc8 <_write_r+0x20>)
 8007bac:	4604      	mov	r4, r0
 8007bae:	4608      	mov	r0, r1
 8007bb0:	4611      	mov	r1, r2
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	602a      	str	r2, [r5, #0]
 8007bb6:	461a      	mov	r2, r3
 8007bb8:	f7f9 f99f 	bl	8000efa <_write>
 8007bbc:	1c43      	adds	r3, r0, #1
 8007bbe:	d102      	bne.n	8007bc6 <_write_r+0x1e>
 8007bc0:	682b      	ldr	r3, [r5, #0]
 8007bc2:	b103      	cbz	r3, 8007bc6 <_write_r+0x1e>
 8007bc4:	6023      	str	r3, [r4, #0]
 8007bc6:	bd38      	pop	{r3, r4, r5, pc}
 8007bc8:	20001cb8 	.word	0x20001cb8

08007bcc <_close_r>:
 8007bcc:	b538      	push	{r3, r4, r5, lr}
 8007bce:	4d06      	ldr	r5, [pc, #24]	; (8007be8 <_close_r+0x1c>)
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	4604      	mov	r4, r0
 8007bd4:	4608      	mov	r0, r1
 8007bd6:	602b      	str	r3, [r5, #0]
 8007bd8:	f7f9 fc85 	bl	80014e6 <_close>
 8007bdc:	1c43      	adds	r3, r0, #1
 8007bde:	d102      	bne.n	8007be6 <_close_r+0x1a>
 8007be0:	682b      	ldr	r3, [r5, #0]
 8007be2:	b103      	cbz	r3, 8007be6 <_close_r+0x1a>
 8007be4:	6023      	str	r3, [r4, #0]
 8007be6:	bd38      	pop	{r3, r4, r5, pc}
 8007be8:	20001cb8 	.word	0x20001cb8

08007bec <quorem>:
 8007bec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bf0:	6903      	ldr	r3, [r0, #16]
 8007bf2:	690c      	ldr	r4, [r1, #16]
 8007bf4:	42a3      	cmp	r3, r4
 8007bf6:	4607      	mov	r7, r0
 8007bf8:	f2c0 8081 	blt.w	8007cfe <quorem+0x112>
 8007bfc:	3c01      	subs	r4, #1
 8007bfe:	f101 0814 	add.w	r8, r1, #20
 8007c02:	f100 0514 	add.w	r5, r0, #20
 8007c06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c0a:	9301      	str	r3, [sp, #4]
 8007c0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007c10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c14:	3301      	adds	r3, #1
 8007c16:	429a      	cmp	r2, r3
 8007c18:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007c1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007c20:	fbb2 f6f3 	udiv	r6, r2, r3
 8007c24:	d331      	bcc.n	8007c8a <quorem+0x9e>
 8007c26:	f04f 0e00 	mov.w	lr, #0
 8007c2a:	4640      	mov	r0, r8
 8007c2c:	46ac      	mov	ip, r5
 8007c2e:	46f2      	mov	sl, lr
 8007c30:	f850 2b04 	ldr.w	r2, [r0], #4
 8007c34:	b293      	uxth	r3, r2
 8007c36:	fb06 e303 	mla	r3, r6, r3, lr
 8007c3a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	ebaa 0303 	sub.w	r3, sl, r3
 8007c44:	f8dc a000 	ldr.w	sl, [ip]
 8007c48:	0c12      	lsrs	r2, r2, #16
 8007c4a:	fa13 f38a 	uxtah	r3, r3, sl
 8007c4e:	fb06 e202 	mla	r2, r6, r2, lr
 8007c52:	9300      	str	r3, [sp, #0]
 8007c54:	9b00      	ldr	r3, [sp, #0]
 8007c56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007c5a:	b292      	uxth	r2, r2
 8007c5c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007c60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c64:	f8bd 3000 	ldrh.w	r3, [sp]
 8007c68:	4581      	cmp	r9, r0
 8007c6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c6e:	f84c 3b04 	str.w	r3, [ip], #4
 8007c72:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007c76:	d2db      	bcs.n	8007c30 <quorem+0x44>
 8007c78:	f855 300b 	ldr.w	r3, [r5, fp]
 8007c7c:	b92b      	cbnz	r3, 8007c8a <quorem+0x9e>
 8007c7e:	9b01      	ldr	r3, [sp, #4]
 8007c80:	3b04      	subs	r3, #4
 8007c82:	429d      	cmp	r5, r3
 8007c84:	461a      	mov	r2, r3
 8007c86:	d32e      	bcc.n	8007ce6 <quorem+0xfa>
 8007c88:	613c      	str	r4, [r7, #16]
 8007c8a:	4638      	mov	r0, r7
 8007c8c:	f001 f998 	bl	8008fc0 <__mcmp>
 8007c90:	2800      	cmp	r0, #0
 8007c92:	db24      	blt.n	8007cde <quorem+0xf2>
 8007c94:	3601      	adds	r6, #1
 8007c96:	4628      	mov	r0, r5
 8007c98:	f04f 0c00 	mov.w	ip, #0
 8007c9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007ca0:	f8d0 e000 	ldr.w	lr, [r0]
 8007ca4:	b293      	uxth	r3, r2
 8007ca6:	ebac 0303 	sub.w	r3, ip, r3
 8007caa:	0c12      	lsrs	r2, r2, #16
 8007cac:	fa13 f38e 	uxtah	r3, r3, lr
 8007cb0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007cb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cbe:	45c1      	cmp	r9, r8
 8007cc0:	f840 3b04 	str.w	r3, [r0], #4
 8007cc4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007cc8:	d2e8      	bcs.n	8007c9c <quorem+0xb0>
 8007cca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cd2:	b922      	cbnz	r2, 8007cde <quorem+0xf2>
 8007cd4:	3b04      	subs	r3, #4
 8007cd6:	429d      	cmp	r5, r3
 8007cd8:	461a      	mov	r2, r3
 8007cda:	d30a      	bcc.n	8007cf2 <quorem+0x106>
 8007cdc:	613c      	str	r4, [r7, #16]
 8007cde:	4630      	mov	r0, r6
 8007ce0:	b003      	add	sp, #12
 8007ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ce6:	6812      	ldr	r2, [r2, #0]
 8007ce8:	3b04      	subs	r3, #4
 8007cea:	2a00      	cmp	r2, #0
 8007cec:	d1cc      	bne.n	8007c88 <quorem+0x9c>
 8007cee:	3c01      	subs	r4, #1
 8007cf0:	e7c7      	b.n	8007c82 <quorem+0x96>
 8007cf2:	6812      	ldr	r2, [r2, #0]
 8007cf4:	3b04      	subs	r3, #4
 8007cf6:	2a00      	cmp	r2, #0
 8007cf8:	d1f0      	bne.n	8007cdc <quorem+0xf0>
 8007cfa:	3c01      	subs	r4, #1
 8007cfc:	e7eb      	b.n	8007cd6 <quorem+0xea>
 8007cfe:	2000      	movs	r0, #0
 8007d00:	e7ee      	b.n	8007ce0 <quorem+0xf4>
 8007d02:	0000      	movs	r0, r0
 8007d04:	0000      	movs	r0, r0
	...

08007d08 <_dtoa_r>:
 8007d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d0c:	ed2d 8b04 	vpush	{d8-d9}
 8007d10:	ec57 6b10 	vmov	r6, r7, d0
 8007d14:	b093      	sub	sp, #76	; 0x4c
 8007d16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007d18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007d1c:	9106      	str	r1, [sp, #24]
 8007d1e:	ee10 aa10 	vmov	sl, s0
 8007d22:	4604      	mov	r4, r0
 8007d24:	9209      	str	r2, [sp, #36]	; 0x24
 8007d26:	930c      	str	r3, [sp, #48]	; 0x30
 8007d28:	46bb      	mov	fp, r7
 8007d2a:	b975      	cbnz	r5, 8007d4a <_dtoa_r+0x42>
 8007d2c:	2010      	movs	r0, #16
 8007d2e:	f000 feb1 	bl	8008a94 <malloc>
 8007d32:	4602      	mov	r2, r0
 8007d34:	6260      	str	r0, [r4, #36]	; 0x24
 8007d36:	b920      	cbnz	r0, 8007d42 <_dtoa_r+0x3a>
 8007d38:	4ba7      	ldr	r3, [pc, #668]	; (8007fd8 <_dtoa_r+0x2d0>)
 8007d3a:	21ea      	movs	r1, #234	; 0xea
 8007d3c:	48a7      	ldr	r0, [pc, #668]	; (8007fdc <_dtoa_r+0x2d4>)
 8007d3e:	f001 fccf 	bl	80096e0 <__assert_func>
 8007d42:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007d46:	6005      	str	r5, [r0, #0]
 8007d48:	60c5      	str	r5, [r0, #12]
 8007d4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d4c:	6819      	ldr	r1, [r3, #0]
 8007d4e:	b151      	cbz	r1, 8007d66 <_dtoa_r+0x5e>
 8007d50:	685a      	ldr	r2, [r3, #4]
 8007d52:	604a      	str	r2, [r1, #4]
 8007d54:	2301      	movs	r3, #1
 8007d56:	4093      	lsls	r3, r2
 8007d58:	608b      	str	r3, [r1, #8]
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	f000 feee 	bl	8008b3c <_Bfree>
 8007d60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d62:	2200      	movs	r2, #0
 8007d64:	601a      	str	r2, [r3, #0]
 8007d66:	1e3b      	subs	r3, r7, #0
 8007d68:	bfaa      	itet	ge
 8007d6a:	2300      	movge	r3, #0
 8007d6c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007d70:	f8c8 3000 	strge.w	r3, [r8]
 8007d74:	4b9a      	ldr	r3, [pc, #616]	; (8007fe0 <_dtoa_r+0x2d8>)
 8007d76:	bfbc      	itt	lt
 8007d78:	2201      	movlt	r2, #1
 8007d7a:	f8c8 2000 	strlt.w	r2, [r8]
 8007d7e:	ea33 030b 	bics.w	r3, r3, fp
 8007d82:	d11b      	bne.n	8007dbc <_dtoa_r+0xb4>
 8007d84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d86:	f242 730f 	movw	r3, #9999	; 0x270f
 8007d8a:	6013      	str	r3, [r2, #0]
 8007d8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d90:	4333      	orrs	r3, r6
 8007d92:	f000 8592 	beq.w	80088ba <_dtoa_r+0xbb2>
 8007d96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d98:	b963      	cbnz	r3, 8007db4 <_dtoa_r+0xac>
 8007d9a:	4b92      	ldr	r3, [pc, #584]	; (8007fe4 <_dtoa_r+0x2dc>)
 8007d9c:	e022      	b.n	8007de4 <_dtoa_r+0xdc>
 8007d9e:	4b92      	ldr	r3, [pc, #584]	; (8007fe8 <_dtoa_r+0x2e0>)
 8007da0:	9301      	str	r3, [sp, #4]
 8007da2:	3308      	adds	r3, #8
 8007da4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007da6:	6013      	str	r3, [r2, #0]
 8007da8:	9801      	ldr	r0, [sp, #4]
 8007daa:	b013      	add	sp, #76	; 0x4c
 8007dac:	ecbd 8b04 	vpop	{d8-d9}
 8007db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007db4:	4b8b      	ldr	r3, [pc, #556]	; (8007fe4 <_dtoa_r+0x2dc>)
 8007db6:	9301      	str	r3, [sp, #4]
 8007db8:	3303      	adds	r3, #3
 8007dba:	e7f3      	b.n	8007da4 <_dtoa_r+0x9c>
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	4650      	mov	r0, sl
 8007dc2:	4659      	mov	r1, fp
 8007dc4:	f7f8 fe80 	bl	8000ac8 <__aeabi_dcmpeq>
 8007dc8:	ec4b ab19 	vmov	d9, sl, fp
 8007dcc:	4680      	mov	r8, r0
 8007dce:	b158      	cbz	r0, 8007de8 <_dtoa_r+0xe0>
 8007dd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	6013      	str	r3, [r2, #0]
 8007dd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	f000 856b 	beq.w	80088b4 <_dtoa_r+0xbac>
 8007dde:	4883      	ldr	r0, [pc, #524]	; (8007fec <_dtoa_r+0x2e4>)
 8007de0:	6018      	str	r0, [r3, #0]
 8007de2:	1e43      	subs	r3, r0, #1
 8007de4:	9301      	str	r3, [sp, #4]
 8007de6:	e7df      	b.n	8007da8 <_dtoa_r+0xa0>
 8007de8:	ec4b ab10 	vmov	d0, sl, fp
 8007dec:	aa10      	add	r2, sp, #64	; 0x40
 8007dee:	a911      	add	r1, sp, #68	; 0x44
 8007df0:	4620      	mov	r0, r4
 8007df2:	f001 f98b 	bl	800910c <__d2b>
 8007df6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007dfa:	ee08 0a10 	vmov	s16, r0
 8007dfe:	2d00      	cmp	r5, #0
 8007e00:	f000 8084 	beq.w	8007f0c <_dtoa_r+0x204>
 8007e04:	ee19 3a90 	vmov	r3, s19
 8007e08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e0c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007e10:	4656      	mov	r6, sl
 8007e12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007e16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007e1a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007e1e:	4b74      	ldr	r3, [pc, #464]	; (8007ff0 <_dtoa_r+0x2e8>)
 8007e20:	2200      	movs	r2, #0
 8007e22:	4630      	mov	r0, r6
 8007e24:	4639      	mov	r1, r7
 8007e26:	f7f8 fa2f 	bl	8000288 <__aeabi_dsub>
 8007e2a:	a365      	add	r3, pc, #404	; (adr r3, 8007fc0 <_dtoa_r+0x2b8>)
 8007e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e30:	f7f8 fbe2 	bl	80005f8 <__aeabi_dmul>
 8007e34:	a364      	add	r3, pc, #400	; (adr r3, 8007fc8 <_dtoa_r+0x2c0>)
 8007e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e3a:	f7f8 fa27 	bl	800028c <__adddf3>
 8007e3e:	4606      	mov	r6, r0
 8007e40:	4628      	mov	r0, r5
 8007e42:	460f      	mov	r7, r1
 8007e44:	f7f8 fb6e 	bl	8000524 <__aeabi_i2d>
 8007e48:	a361      	add	r3, pc, #388	; (adr r3, 8007fd0 <_dtoa_r+0x2c8>)
 8007e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e4e:	f7f8 fbd3 	bl	80005f8 <__aeabi_dmul>
 8007e52:	4602      	mov	r2, r0
 8007e54:	460b      	mov	r3, r1
 8007e56:	4630      	mov	r0, r6
 8007e58:	4639      	mov	r1, r7
 8007e5a:	f7f8 fa17 	bl	800028c <__adddf3>
 8007e5e:	4606      	mov	r6, r0
 8007e60:	460f      	mov	r7, r1
 8007e62:	f7f8 fe79 	bl	8000b58 <__aeabi_d2iz>
 8007e66:	2200      	movs	r2, #0
 8007e68:	9000      	str	r0, [sp, #0]
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	4630      	mov	r0, r6
 8007e6e:	4639      	mov	r1, r7
 8007e70:	f7f8 fe34 	bl	8000adc <__aeabi_dcmplt>
 8007e74:	b150      	cbz	r0, 8007e8c <_dtoa_r+0x184>
 8007e76:	9800      	ldr	r0, [sp, #0]
 8007e78:	f7f8 fb54 	bl	8000524 <__aeabi_i2d>
 8007e7c:	4632      	mov	r2, r6
 8007e7e:	463b      	mov	r3, r7
 8007e80:	f7f8 fe22 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e84:	b910      	cbnz	r0, 8007e8c <_dtoa_r+0x184>
 8007e86:	9b00      	ldr	r3, [sp, #0]
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	9300      	str	r3, [sp, #0]
 8007e8c:	9b00      	ldr	r3, [sp, #0]
 8007e8e:	2b16      	cmp	r3, #22
 8007e90:	d85a      	bhi.n	8007f48 <_dtoa_r+0x240>
 8007e92:	9a00      	ldr	r2, [sp, #0]
 8007e94:	4b57      	ldr	r3, [pc, #348]	; (8007ff4 <_dtoa_r+0x2ec>)
 8007e96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9e:	ec51 0b19 	vmov	r0, r1, d9
 8007ea2:	f7f8 fe1b 	bl	8000adc <__aeabi_dcmplt>
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	d050      	beq.n	8007f4c <_dtoa_r+0x244>
 8007eaa:	9b00      	ldr	r3, [sp, #0]
 8007eac:	3b01      	subs	r3, #1
 8007eae:	9300      	str	r3, [sp, #0]
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007eb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007eb6:	1b5d      	subs	r5, r3, r5
 8007eb8:	1e6b      	subs	r3, r5, #1
 8007eba:	9305      	str	r3, [sp, #20]
 8007ebc:	bf45      	ittet	mi
 8007ebe:	f1c5 0301 	rsbmi	r3, r5, #1
 8007ec2:	9304      	strmi	r3, [sp, #16]
 8007ec4:	2300      	movpl	r3, #0
 8007ec6:	2300      	movmi	r3, #0
 8007ec8:	bf4c      	ite	mi
 8007eca:	9305      	strmi	r3, [sp, #20]
 8007ecc:	9304      	strpl	r3, [sp, #16]
 8007ece:	9b00      	ldr	r3, [sp, #0]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	db3d      	blt.n	8007f50 <_dtoa_r+0x248>
 8007ed4:	9b05      	ldr	r3, [sp, #20]
 8007ed6:	9a00      	ldr	r2, [sp, #0]
 8007ed8:	920a      	str	r2, [sp, #40]	; 0x28
 8007eda:	4413      	add	r3, r2
 8007edc:	9305      	str	r3, [sp, #20]
 8007ede:	2300      	movs	r3, #0
 8007ee0:	9307      	str	r3, [sp, #28]
 8007ee2:	9b06      	ldr	r3, [sp, #24]
 8007ee4:	2b09      	cmp	r3, #9
 8007ee6:	f200 8089 	bhi.w	8007ffc <_dtoa_r+0x2f4>
 8007eea:	2b05      	cmp	r3, #5
 8007eec:	bfc4      	itt	gt
 8007eee:	3b04      	subgt	r3, #4
 8007ef0:	9306      	strgt	r3, [sp, #24]
 8007ef2:	9b06      	ldr	r3, [sp, #24]
 8007ef4:	f1a3 0302 	sub.w	r3, r3, #2
 8007ef8:	bfcc      	ite	gt
 8007efa:	2500      	movgt	r5, #0
 8007efc:	2501      	movle	r5, #1
 8007efe:	2b03      	cmp	r3, #3
 8007f00:	f200 8087 	bhi.w	8008012 <_dtoa_r+0x30a>
 8007f04:	e8df f003 	tbb	[pc, r3]
 8007f08:	59383a2d 	.word	0x59383a2d
 8007f0c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007f10:	441d      	add	r5, r3
 8007f12:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007f16:	2b20      	cmp	r3, #32
 8007f18:	bfc1      	itttt	gt
 8007f1a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007f1e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007f22:	fa0b f303 	lslgt.w	r3, fp, r3
 8007f26:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007f2a:	bfda      	itte	le
 8007f2c:	f1c3 0320 	rsble	r3, r3, #32
 8007f30:	fa06 f003 	lslle.w	r0, r6, r3
 8007f34:	4318      	orrgt	r0, r3
 8007f36:	f7f8 fae5 	bl	8000504 <__aeabi_ui2d>
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	4606      	mov	r6, r0
 8007f3e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007f42:	3d01      	subs	r5, #1
 8007f44:	930e      	str	r3, [sp, #56]	; 0x38
 8007f46:	e76a      	b.n	8007e1e <_dtoa_r+0x116>
 8007f48:	2301      	movs	r3, #1
 8007f4a:	e7b2      	b.n	8007eb2 <_dtoa_r+0x1aa>
 8007f4c:	900b      	str	r0, [sp, #44]	; 0x2c
 8007f4e:	e7b1      	b.n	8007eb4 <_dtoa_r+0x1ac>
 8007f50:	9b04      	ldr	r3, [sp, #16]
 8007f52:	9a00      	ldr	r2, [sp, #0]
 8007f54:	1a9b      	subs	r3, r3, r2
 8007f56:	9304      	str	r3, [sp, #16]
 8007f58:	4253      	negs	r3, r2
 8007f5a:	9307      	str	r3, [sp, #28]
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	930a      	str	r3, [sp, #40]	; 0x28
 8007f60:	e7bf      	b.n	8007ee2 <_dtoa_r+0x1da>
 8007f62:	2300      	movs	r3, #0
 8007f64:	9308      	str	r3, [sp, #32]
 8007f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	dc55      	bgt.n	8008018 <_dtoa_r+0x310>
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007f72:	461a      	mov	r2, r3
 8007f74:	9209      	str	r2, [sp, #36]	; 0x24
 8007f76:	e00c      	b.n	8007f92 <_dtoa_r+0x28a>
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e7f3      	b.n	8007f64 <_dtoa_r+0x25c>
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f80:	9308      	str	r3, [sp, #32]
 8007f82:	9b00      	ldr	r3, [sp, #0]
 8007f84:	4413      	add	r3, r2
 8007f86:	9302      	str	r3, [sp, #8]
 8007f88:	3301      	adds	r3, #1
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	9303      	str	r3, [sp, #12]
 8007f8e:	bfb8      	it	lt
 8007f90:	2301      	movlt	r3, #1
 8007f92:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007f94:	2200      	movs	r2, #0
 8007f96:	6042      	str	r2, [r0, #4]
 8007f98:	2204      	movs	r2, #4
 8007f9a:	f102 0614 	add.w	r6, r2, #20
 8007f9e:	429e      	cmp	r6, r3
 8007fa0:	6841      	ldr	r1, [r0, #4]
 8007fa2:	d93d      	bls.n	8008020 <_dtoa_r+0x318>
 8007fa4:	4620      	mov	r0, r4
 8007fa6:	f000 fd89 	bl	8008abc <_Balloc>
 8007faa:	9001      	str	r0, [sp, #4]
 8007fac:	2800      	cmp	r0, #0
 8007fae:	d13b      	bne.n	8008028 <_dtoa_r+0x320>
 8007fb0:	4b11      	ldr	r3, [pc, #68]	; (8007ff8 <_dtoa_r+0x2f0>)
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007fb8:	e6c0      	b.n	8007d3c <_dtoa_r+0x34>
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e7df      	b.n	8007f7e <_dtoa_r+0x276>
 8007fbe:	bf00      	nop
 8007fc0:	636f4361 	.word	0x636f4361
 8007fc4:	3fd287a7 	.word	0x3fd287a7
 8007fc8:	8b60c8b3 	.word	0x8b60c8b3
 8007fcc:	3fc68a28 	.word	0x3fc68a28
 8007fd0:	509f79fb 	.word	0x509f79fb
 8007fd4:	3fd34413 	.word	0x3fd34413
 8007fd8:	08009abd 	.word	0x08009abd
 8007fdc:	08009ad4 	.word	0x08009ad4
 8007fe0:	7ff00000 	.word	0x7ff00000
 8007fe4:	08009ab9 	.word	0x08009ab9
 8007fe8:	08009ab0 	.word	0x08009ab0
 8007fec:	08009a8d 	.word	0x08009a8d
 8007ff0:	3ff80000 	.word	0x3ff80000
 8007ff4:	08009bc8 	.word	0x08009bc8
 8007ff8:	08009b2f 	.word	0x08009b2f
 8007ffc:	2501      	movs	r5, #1
 8007ffe:	2300      	movs	r3, #0
 8008000:	9306      	str	r3, [sp, #24]
 8008002:	9508      	str	r5, [sp, #32]
 8008004:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008008:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800800c:	2200      	movs	r2, #0
 800800e:	2312      	movs	r3, #18
 8008010:	e7b0      	b.n	8007f74 <_dtoa_r+0x26c>
 8008012:	2301      	movs	r3, #1
 8008014:	9308      	str	r3, [sp, #32]
 8008016:	e7f5      	b.n	8008004 <_dtoa_r+0x2fc>
 8008018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800801a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800801e:	e7b8      	b.n	8007f92 <_dtoa_r+0x28a>
 8008020:	3101      	adds	r1, #1
 8008022:	6041      	str	r1, [r0, #4]
 8008024:	0052      	lsls	r2, r2, #1
 8008026:	e7b8      	b.n	8007f9a <_dtoa_r+0x292>
 8008028:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800802a:	9a01      	ldr	r2, [sp, #4]
 800802c:	601a      	str	r2, [r3, #0]
 800802e:	9b03      	ldr	r3, [sp, #12]
 8008030:	2b0e      	cmp	r3, #14
 8008032:	f200 809d 	bhi.w	8008170 <_dtoa_r+0x468>
 8008036:	2d00      	cmp	r5, #0
 8008038:	f000 809a 	beq.w	8008170 <_dtoa_r+0x468>
 800803c:	9b00      	ldr	r3, [sp, #0]
 800803e:	2b00      	cmp	r3, #0
 8008040:	dd32      	ble.n	80080a8 <_dtoa_r+0x3a0>
 8008042:	4ab7      	ldr	r2, [pc, #732]	; (8008320 <_dtoa_r+0x618>)
 8008044:	f003 030f 	and.w	r3, r3, #15
 8008048:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800804c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008050:	9b00      	ldr	r3, [sp, #0]
 8008052:	05d8      	lsls	r0, r3, #23
 8008054:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008058:	d516      	bpl.n	8008088 <_dtoa_r+0x380>
 800805a:	4bb2      	ldr	r3, [pc, #712]	; (8008324 <_dtoa_r+0x61c>)
 800805c:	ec51 0b19 	vmov	r0, r1, d9
 8008060:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008064:	f7f8 fbf2 	bl	800084c <__aeabi_ddiv>
 8008068:	f007 070f 	and.w	r7, r7, #15
 800806c:	4682      	mov	sl, r0
 800806e:	468b      	mov	fp, r1
 8008070:	2503      	movs	r5, #3
 8008072:	4eac      	ldr	r6, [pc, #688]	; (8008324 <_dtoa_r+0x61c>)
 8008074:	b957      	cbnz	r7, 800808c <_dtoa_r+0x384>
 8008076:	4642      	mov	r2, r8
 8008078:	464b      	mov	r3, r9
 800807a:	4650      	mov	r0, sl
 800807c:	4659      	mov	r1, fp
 800807e:	f7f8 fbe5 	bl	800084c <__aeabi_ddiv>
 8008082:	4682      	mov	sl, r0
 8008084:	468b      	mov	fp, r1
 8008086:	e028      	b.n	80080da <_dtoa_r+0x3d2>
 8008088:	2502      	movs	r5, #2
 800808a:	e7f2      	b.n	8008072 <_dtoa_r+0x36a>
 800808c:	07f9      	lsls	r1, r7, #31
 800808e:	d508      	bpl.n	80080a2 <_dtoa_r+0x39a>
 8008090:	4640      	mov	r0, r8
 8008092:	4649      	mov	r1, r9
 8008094:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008098:	f7f8 faae 	bl	80005f8 <__aeabi_dmul>
 800809c:	3501      	adds	r5, #1
 800809e:	4680      	mov	r8, r0
 80080a0:	4689      	mov	r9, r1
 80080a2:	107f      	asrs	r7, r7, #1
 80080a4:	3608      	adds	r6, #8
 80080a6:	e7e5      	b.n	8008074 <_dtoa_r+0x36c>
 80080a8:	f000 809b 	beq.w	80081e2 <_dtoa_r+0x4da>
 80080ac:	9b00      	ldr	r3, [sp, #0]
 80080ae:	4f9d      	ldr	r7, [pc, #628]	; (8008324 <_dtoa_r+0x61c>)
 80080b0:	425e      	negs	r6, r3
 80080b2:	4b9b      	ldr	r3, [pc, #620]	; (8008320 <_dtoa_r+0x618>)
 80080b4:	f006 020f 	and.w	r2, r6, #15
 80080b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c0:	ec51 0b19 	vmov	r0, r1, d9
 80080c4:	f7f8 fa98 	bl	80005f8 <__aeabi_dmul>
 80080c8:	1136      	asrs	r6, r6, #4
 80080ca:	4682      	mov	sl, r0
 80080cc:	468b      	mov	fp, r1
 80080ce:	2300      	movs	r3, #0
 80080d0:	2502      	movs	r5, #2
 80080d2:	2e00      	cmp	r6, #0
 80080d4:	d17a      	bne.n	80081cc <_dtoa_r+0x4c4>
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1d3      	bne.n	8008082 <_dtoa_r+0x37a>
 80080da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080dc:	2b00      	cmp	r3, #0
 80080de:	f000 8082 	beq.w	80081e6 <_dtoa_r+0x4de>
 80080e2:	4b91      	ldr	r3, [pc, #580]	; (8008328 <_dtoa_r+0x620>)
 80080e4:	2200      	movs	r2, #0
 80080e6:	4650      	mov	r0, sl
 80080e8:	4659      	mov	r1, fp
 80080ea:	f7f8 fcf7 	bl	8000adc <__aeabi_dcmplt>
 80080ee:	2800      	cmp	r0, #0
 80080f0:	d079      	beq.n	80081e6 <_dtoa_r+0x4de>
 80080f2:	9b03      	ldr	r3, [sp, #12]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d076      	beq.n	80081e6 <_dtoa_r+0x4de>
 80080f8:	9b02      	ldr	r3, [sp, #8]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	dd36      	ble.n	800816c <_dtoa_r+0x464>
 80080fe:	9b00      	ldr	r3, [sp, #0]
 8008100:	4650      	mov	r0, sl
 8008102:	4659      	mov	r1, fp
 8008104:	1e5f      	subs	r7, r3, #1
 8008106:	2200      	movs	r2, #0
 8008108:	4b88      	ldr	r3, [pc, #544]	; (800832c <_dtoa_r+0x624>)
 800810a:	f7f8 fa75 	bl	80005f8 <__aeabi_dmul>
 800810e:	9e02      	ldr	r6, [sp, #8]
 8008110:	4682      	mov	sl, r0
 8008112:	468b      	mov	fp, r1
 8008114:	3501      	adds	r5, #1
 8008116:	4628      	mov	r0, r5
 8008118:	f7f8 fa04 	bl	8000524 <__aeabi_i2d>
 800811c:	4652      	mov	r2, sl
 800811e:	465b      	mov	r3, fp
 8008120:	f7f8 fa6a 	bl	80005f8 <__aeabi_dmul>
 8008124:	4b82      	ldr	r3, [pc, #520]	; (8008330 <_dtoa_r+0x628>)
 8008126:	2200      	movs	r2, #0
 8008128:	f7f8 f8b0 	bl	800028c <__adddf3>
 800812c:	46d0      	mov	r8, sl
 800812e:	46d9      	mov	r9, fp
 8008130:	4682      	mov	sl, r0
 8008132:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008136:	2e00      	cmp	r6, #0
 8008138:	d158      	bne.n	80081ec <_dtoa_r+0x4e4>
 800813a:	4b7e      	ldr	r3, [pc, #504]	; (8008334 <_dtoa_r+0x62c>)
 800813c:	2200      	movs	r2, #0
 800813e:	4640      	mov	r0, r8
 8008140:	4649      	mov	r1, r9
 8008142:	f7f8 f8a1 	bl	8000288 <__aeabi_dsub>
 8008146:	4652      	mov	r2, sl
 8008148:	465b      	mov	r3, fp
 800814a:	4680      	mov	r8, r0
 800814c:	4689      	mov	r9, r1
 800814e:	f7f8 fce3 	bl	8000b18 <__aeabi_dcmpgt>
 8008152:	2800      	cmp	r0, #0
 8008154:	f040 8295 	bne.w	8008682 <_dtoa_r+0x97a>
 8008158:	4652      	mov	r2, sl
 800815a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800815e:	4640      	mov	r0, r8
 8008160:	4649      	mov	r1, r9
 8008162:	f7f8 fcbb 	bl	8000adc <__aeabi_dcmplt>
 8008166:	2800      	cmp	r0, #0
 8008168:	f040 8289 	bne.w	800867e <_dtoa_r+0x976>
 800816c:	ec5b ab19 	vmov	sl, fp, d9
 8008170:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008172:	2b00      	cmp	r3, #0
 8008174:	f2c0 8148 	blt.w	8008408 <_dtoa_r+0x700>
 8008178:	9a00      	ldr	r2, [sp, #0]
 800817a:	2a0e      	cmp	r2, #14
 800817c:	f300 8144 	bgt.w	8008408 <_dtoa_r+0x700>
 8008180:	4b67      	ldr	r3, [pc, #412]	; (8008320 <_dtoa_r+0x618>)
 8008182:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008186:	e9d3 8900 	ldrd	r8, r9, [r3]
 800818a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800818c:	2b00      	cmp	r3, #0
 800818e:	f280 80d5 	bge.w	800833c <_dtoa_r+0x634>
 8008192:	9b03      	ldr	r3, [sp, #12]
 8008194:	2b00      	cmp	r3, #0
 8008196:	f300 80d1 	bgt.w	800833c <_dtoa_r+0x634>
 800819a:	f040 826f 	bne.w	800867c <_dtoa_r+0x974>
 800819e:	4b65      	ldr	r3, [pc, #404]	; (8008334 <_dtoa_r+0x62c>)
 80081a0:	2200      	movs	r2, #0
 80081a2:	4640      	mov	r0, r8
 80081a4:	4649      	mov	r1, r9
 80081a6:	f7f8 fa27 	bl	80005f8 <__aeabi_dmul>
 80081aa:	4652      	mov	r2, sl
 80081ac:	465b      	mov	r3, fp
 80081ae:	f7f8 fca9 	bl	8000b04 <__aeabi_dcmpge>
 80081b2:	9e03      	ldr	r6, [sp, #12]
 80081b4:	4637      	mov	r7, r6
 80081b6:	2800      	cmp	r0, #0
 80081b8:	f040 8245 	bne.w	8008646 <_dtoa_r+0x93e>
 80081bc:	9d01      	ldr	r5, [sp, #4]
 80081be:	2331      	movs	r3, #49	; 0x31
 80081c0:	f805 3b01 	strb.w	r3, [r5], #1
 80081c4:	9b00      	ldr	r3, [sp, #0]
 80081c6:	3301      	adds	r3, #1
 80081c8:	9300      	str	r3, [sp, #0]
 80081ca:	e240      	b.n	800864e <_dtoa_r+0x946>
 80081cc:	07f2      	lsls	r2, r6, #31
 80081ce:	d505      	bpl.n	80081dc <_dtoa_r+0x4d4>
 80081d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081d4:	f7f8 fa10 	bl	80005f8 <__aeabi_dmul>
 80081d8:	3501      	adds	r5, #1
 80081da:	2301      	movs	r3, #1
 80081dc:	1076      	asrs	r6, r6, #1
 80081de:	3708      	adds	r7, #8
 80081e0:	e777      	b.n	80080d2 <_dtoa_r+0x3ca>
 80081e2:	2502      	movs	r5, #2
 80081e4:	e779      	b.n	80080da <_dtoa_r+0x3d2>
 80081e6:	9f00      	ldr	r7, [sp, #0]
 80081e8:	9e03      	ldr	r6, [sp, #12]
 80081ea:	e794      	b.n	8008116 <_dtoa_r+0x40e>
 80081ec:	9901      	ldr	r1, [sp, #4]
 80081ee:	4b4c      	ldr	r3, [pc, #304]	; (8008320 <_dtoa_r+0x618>)
 80081f0:	4431      	add	r1, r6
 80081f2:	910d      	str	r1, [sp, #52]	; 0x34
 80081f4:	9908      	ldr	r1, [sp, #32]
 80081f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80081fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80081fe:	2900      	cmp	r1, #0
 8008200:	d043      	beq.n	800828a <_dtoa_r+0x582>
 8008202:	494d      	ldr	r1, [pc, #308]	; (8008338 <_dtoa_r+0x630>)
 8008204:	2000      	movs	r0, #0
 8008206:	f7f8 fb21 	bl	800084c <__aeabi_ddiv>
 800820a:	4652      	mov	r2, sl
 800820c:	465b      	mov	r3, fp
 800820e:	f7f8 f83b 	bl	8000288 <__aeabi_dsub>
 8008212:	9d01      	ldr	r5, [sp, #4]
 8008214:	4682      	mov	sl, r0
 8008216:	468b      	mov	fp, r1
 8008218:	4649      	mov	r1, r9
 800821a:	4640      	mov	r0, r8
 800821c:	f7f8 fc9c 	bl	8000b58 <__aeabi_d2iz>
 8008220:	4606      	mov	r6, r0
 8008222:	f7f8 f97f 	bl	8000524 <__aeabi_i2d>
 8008226:	4602      	mov	r2, r0
 8008228:	460b      	mov	r3, r1
 800822a:	4640      	mov	r0, r8
 800822c:	4649      	mov	r1, r9
 800822e:	f7f8 f82b 	bl	8000288 <__aeabi_dsub>
 8008232:	3630      	adds	r6, #48	; 0x30
 8008234:	f805 6b01 	strb.w	r6, [r5], #1
 8008238:	4652      	mov	r2, sl
 800823a:	465b      	mov	r3, fp
 800823c:	4680      	mov	r8, r0
 800823e:	4689      	mov	r9, r1
 8008240:	f7f8 fc4c 	bl	8000adc <__aeabi_dcmplt>
 8008244:	2800      	cmp	r0, #0
 8008246:	d163      	bne.n	8008310 <_dtoa_r+0x608>
 8008248:	4642      	mov	r2, r8
 800824a:	464b      	mov	r3, r9
 800824c:	4936      	ldr	r1, [pc, #216]	; (8008328 <_dtoa_r+0x620>)
 800824e:	2000      	movs	r0, #0
 8008250:	f7f8 f81a 	bl	8000288 <__aeabi_dsub>
 8008254:	4652      	mov	r2, sl
 8008256:	465b      	mov	r3, fp
 8008258:	f7f8 fc40 	bl	8000adc <__aeabi_dcmplt>
 800825c:	2800      	cmp	r0, #0
 800825e:	f040 80b5 	bne.w	80083cc <_dtoa_r+0x6c4>
 8008262:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008264:	429d      	cmp	r5, r3
 8008266:	d081      	beq.n	800816c <_dtoa_r+0x464>
 8008268:	4b30      	ldr	r3, [pc, #192]	; (800832c <_dtoa_r+0x624>)
 800826a:	2200      	movs	r2, #0
 800826c:	4650      	mov	r0, sl
 800826e:	4659      	mov	r1, fp
 8008270:	f7f8 f9c2 	bl	80005f8 <__aeabi_dmul>
 8008274:	4b2d      	ldr	r3, [pc, #180]	; (800832c <_dtoa_r+0x624>)
 8008276:	4682      	mov	sl, r0
 8008278:	468b      	mov	fp, r1
 800827a:	4640      	mov	r0, r8
 800827c:	4649      	mov	r1, r9
 800827e:	2200      	movs	r2, #0
 8008280:	f7f8 f9ba 	bl	80005f8 <__aeabi_dmul>
 8008284:	4680      	mov	r8, r0
 8008286:	4689      	mov	r9, r1
 8008288:	e7c6      	b.n	8008218 <_dtoa_r+0x510>
 800828a:	4650      	mov	r0, sl
 800828c:	4659      	mov	r1, fp
 800828e:	f7f8 f9b3 	bl	80005f8 <__aeabi_dmul>
 8008292:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008294:	9d01      	ldr	r5, [sp, #4]
 8008296:	930f      	str	r3, [sp, #60]	; 0x3c
 8008298:	4682      	mov	sl, r0
 800829a:	468b      	mov	fp, r1
 800829c:	4649      	mov	r1, r9
 800829e:	4640      	mov	r0, r8
 80082a0:	f7f8 fc5a 	bl	8000b58 <__aeabi_d2iz>
 80082a4:	4606      	mov	r6, r0
 80082a6:	f7f8 f93d 	bl	8000524 <__aeabi_i2d>
 80082aa:	3630      	adds	r6, #48	; 0x30
 80082ac:	4602      	mov	r2, r0
 80082ae:	460b      	mov	r3, r1
 80082b0:	4640      	mov	r0, r8
 80082b2:	4649      	mov	r1, r9
 80082b4:	f7f7 ffe8 	bl	8000288 <__aeabi_dsub>
 80082b8:	f805 6b01 	strb.w	r6, [r5], #1
 80082bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082be:	429d      	cmp	r5, r3
 80082c0:	4680      	mov	r8, r0
 80082c2:	4689      	mov	r9, r1
 80082c4:	f04f 0200 	mov.w	r2, #0
 80082c8:	d124      	bne.n	8008314 <_dtoa_r+0x60c>
 80082ca:	4b1b      	ldr	r3, [pc, #108]	; (8008338 <_dtoa_r+0x630>)
 80082cc:	4650      	mov	r0, sl
 80082ce:	4659      	mov	r1, fp
 80082d0:	f7f7 ffdc 	bl	800028c <__adddf3>
 80082d4:	4602      	mov	r2, r0
 80082d6:	460b      	mov	r3, r1
 80082d8:	4640      	mov	r0, r8
 80082da:	4649      	mov	r1, r9
 80082dc:	f7f8 fc1c 	bl	8000b18 <__aeabi_dcmpgt>
 80082e0:	2800      	cmp	r0, #0
 80082e2:	d173      	bne.n	80083cc <_dtoa_r+0x6c4>
 80082e4:	4652      	mov	r2, sl
 80082e6:	465b      	mov	r3, fp
 80082e8:	4913      	ldr	r1, [pc, #76]	; (8008338 <_dtoa_r+0x630>)
 80082ea:	2000      	movs	r0, #0
 80082ec:	f7f7 ffcc 	bl	8000288 <__aeabi_dsub>
 80082f0:	4602      	mov	r2, r0
 80082f2:	460b      	mov	r3, r1
 80082f4:	4640      	mov	r0, r8
 80082f6:	4649      	mov	r1, r9
 80082f8:	f7f8 fbf0 	bl	8000adc <__aeabi_dcmplt>
 80082fc:	2800      	cmp	r0, #0
 80082fe:	f43f af35 	beq.w	800816c <_dtoa_r+0x464>
 8008302:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008304:	1e6b      	subs	r3, r5, #1
 8008306:	930f      	str	r3, [sp, #60]	; 0x3c
 8008308:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800830c:	2b30      	cmp	r3, #48	; 0x30
 800830e:	d0f8      	beq.n	8008302 <_dtoa_r+0x5fa>
 8008310:	9700      	str	r7, [sp, #0]
 8008312:	e049      	b.n	80083a8 <_dtoa_r+0x6a0>
 8008314:	4b05      	ldr	r3, [pc, #20]	; (800832c <_dtoa_r+0x624>)
 8008316:	f7f8 f96f 	bl	80005f8 <__aeabi_dmul>
 800831a:	4680      	mov	r8, r0
 800831c:	4689      	mov	r9, r1
 800831e:	e7bd      	b.n	800829c <_dtoa_r+0x594>
 8008320:	08009bc8 	.word	0x08009bc8
 8008324:	08009ba0 	.word	0x08009ba0
 8008328:	3ff00000 	.word	0x3ff00000
 800832c:	40240000 	.word	0x40240000
 8008330:	401c0000 	.word	0x401c0000
 8008334:	40140000 	.word	0x40140000
 8008338:	3fe00000 	.word	0x3fe00000
 800833c:	9d01      	ldr	r5, [sp, #4]
 800833e:	4656      	mov	r6, sl
 8008340:	465f      	mov	r7, fp
 8008342:	4642      	mov	r2, r8
 8008344:	464b      	mov	r3, r9
 8008346:	4630      	mov	r0, r6
 8008348:	4639      	mov	r1, r7
 800834a:	f7f8 fa7f 	bl	800084c <__aeabi_ddiv>
 800834e:	f7f8 fc03 	bl	8000b58 <__aeabi_d2iz>
 8008352:	4682      	mov	sl, r0
 8008354:	f7f8 f8e6 	bl	8000524 <__aeabi_i2d>
 8008358:	4642      	mov	r2, r8
 800835a:	464b      	mov	r3, r9
 800835c:	f7f8 f94c 	bl	80005f8 <__aeabi_dmul>
 8008360:	4602      	mov	r2, r0
 8008362:	460b      	mov	r3, r1
 8008364:	4630      	mov	r0, r6
 8008366:	4639      	mov	r1, r7
 8008368:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800836c:	f7f7 ff8c 	bl	8000288 <__aeabi_dsub>
 8008370:	f805 6b01 	strb.w	r6, [r5], #1
 8008374:	9e01      	ldr	r6, [sp, #4]
 8008376:	9f03      	ldr	r7, [sp, #12]
 8008378:	1bae      	subs	r6, r5, r6
 800837a:	42b7      	cmp	r7, r6
 800837c:	4602      	mov	r2, r0
 800837e:	460b      	mov	r3, r1
 8008380:	d135      	bne.n	80083ee <_dtoa_r+0x6e6>
 8008382:	f7f7 ff83 	bl	800028c <__adddf3>
 8008386:	4642      	mov	r2, r8
 8008388:	464b      	mov	r3, r9
 800838a:	4606      	mov	r6, r0
 800838c:	460f      	mov	r7, r1
 800838e:	f7f8 fbc3 	bl	8000b18 <__aeabi_dcmpgt>
 8008392:	b9d0      	cbnz	r0, 80083ca <_dtoa_r+0x6c2>
 8008394:	4642      	mov	r2, r8
 8008396:	464b      	mov	r3, r9
 8008398:	4630      	mov	r0, r6
 800839a:	4639      	mov	r1, r7
 800839c:	f7f8 fb94 	bl	8000ac8 <__aeabi_dcmpeq>
 80083a0:	b110      	cbz	r0, 80083a8 <_dtoa_r+0x6a0>
 80083a2:	f01a 0f01 	tst.w	sl, #1
 80083a6:	d110      	bne.n	80083ca <_dtoa_r+0x6c2>
 80083a8:	4620      	mov	r0, r4
 80083aa:	ee18 1a10 	vmov	r1, s16
 80083ae:	f000 fbc5 	bl	8008b3c <_Bfree>
 80083b2:	2300      	movs	r3, #0
 80083b4:	9800      	ldr	r0, [sp, #0]
 80083b6:	702b      	strb	r3, [r5, #0]
 80083b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083ba:	3001      	adds	r0, #1
 80083bc:	6018      	str	r0, [r3, #0]
 80083be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	f43f acf1 	beq.w	8007da8 <_dtoa_r+0xa0>
 80083c6:	601d      	str	r5, [r3, #0]
 80083c8:	e4ee      	b.n	8007da8 <_dtoa_r+0xa0>
 80083ca:	9f00      	ldr	r7, [sp, #0]
 80083cc:	462b      	mov	r3, r5
 80083ce:	461d      	mov	r5, r3
 80083d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083d4:	2a39      	cmp	r2, #57	; 0x39
 80083d6:	d106      	bne.n	80083e6 <_dtoa_r+0x6de>
 80083d8:	9a01      	ldr	r2, [sp, #4]
 80083da:	429a      	cmp	r2, r3
 80083dc:	d1f7      	bne.n	80083ce <_dtoa_r+0x6c6>
 80083de:	9901      	ldr	r1, [sp, #4]
 80083e0:	2230      	movs	r2, #48	; 0x30
 80083e2:	3701      	adds	r7, #1
 80083e4:	700a      	strb	r2, [r1, #0]
 80083e6:	781a      	ldrb	r2, [r3, #0]
 80083e8:	3201      	adds	r2, #1
 80083ea:	701a      	strb	r2, [r3, #0]
 80083ec:	e790      	b.n	8008310 <_dtoa_r+0x608>
 80083ee:	4ba6      	ldr	r3, [pc, #664]	; (8008688 <_dtoa_r+0x980>)
 80083f0:	2200      	movs	r2, #0
 80083f2:	f7f8 f901 	bl	80005f8 <__aeabi_dmul>
 80083f6:	2200      	movs	r2, #0
 80083f8:	2300      	movs	r3, #0
 80083fa:	4606      	mov	r6, r0
 80083fc:	460f      	mov	r7, r1
 80083fe:	f7f8 fb63 	bl	8000ac8 <__aeabi_dcmpeq>
 8008402:	2800      	cmp	r0, #0
 8008404:	d09d      	beq.n	8008342 <_dtoa_r+0x63a>
 8008406:	e7cf      	b.n	80083a8 <_dtoa_r+0x6a0>
 8008408:	9a08      	ldr	r2, [sp, #32]
 800840a:	2a00      	cmp	r2, #0
 800840c:	f000 80d7 	beq.w	80085be <_dtoa_r+0x8b6>
 8008410:	9a06      	ldr	r2, [sp, #24]
 8008412:	2a01      	cmp	r2, #1
 8008414:	f300 80ba 	bgt.w	800858c <_dtoa_r+0x884>
 8008418:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800841a:	2a00      	cmp	r2, #0
 800841c:	f000 80b2 	beq.w	8008584 <_dtoa_r+0x87c>
 8008420:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008424:	9e07      	ldr	r6, [sp, #28]
 8008426:	9d04      	ldr	r5, [sp, #16]
 8008428:	9a04      	ldr	r2, [sp, #16]
 800842a:	441a      	add	r2, r3
 800842c:	9204      	str	r2, [sp, #16]
 800842e:	9a05      	ldr	r2, [sp, #20]
 8008430:	2101      	movs	r1, #1
 8008432:	441a      	add	r2, r3
 8008434:	4620      	mov	r0, r4
 8008436:	9205      	str	r2, [sp, #20]
 8008438:	f000 fc38 	bl	8008cac <__i2b>
 800843c:	4607      	mov	r7, r0
 800843e:	2d00      	cmp	r5, #0
 8008440:	dd0c      	ble.n	800845c <_dtoa_r+0x754>
 8008442:	9b05      	ldr	r3, [sp, #20]
 8008444:	2b00      	cmp	r3, #0
 8008446:	dd09      	ble.n	800845c <_dtoa_r+0x754>
 8008448:	42ab      	cmp	r3, r5
 800844a:	9a04      	ldr	r2, [sp, #16]
 800844c:	bfa8      	it	ge
 800844e:	462b      	movge	r3, r5
 8008450:	1ad2      	subs	r2, r2, r3
 8008452:	9204      	str	r2, [sp, #16]
 8008454:	9a05      	ldr	r2, [sp, #20]
 8008456:	1aed      	subs	r5, r5, r3
 8008458:	1ad3      	subs	r3, r2, r3
 800845a:	9305      	str	r3, [sp, #20]
 800845c:	9b07      	ldr	r3, [sp, #28]
 800845e:	b31b      	cbz	r3, 80084a8 <_dtoa_r+0x7a0>
 8008460:	9b08      	ldr	r3, [sp, #32]
 8008462:	2b00      	cmp	r3, #0
 8008464:	f000 80af 	beq.w	80085c6 <_dtoa_r+0x8be>
 8008468:	2e00      	cmp	r6, #0
 800846a:	dd13      	ble.n	8008494 <_dtoa_r+0x78c>
 800846c:	4639      	mov	r1, r7
 800846e:	4632      	mov	r2, r6
 8008470:	4620      	mov	r0, r4
 8008472:	f000 fcdb 	bl	8008e2c <__pow5mult>
 8008476:	ee18 2a10 	vmov	r2, s16
 800847a:	4601      	mov	r1, r0
 800847c:	4607      	mov	r7, r0
 800847e:	4620      	mov	r0, r4
 8008480:	f000 fc2a 	bl	8008cd8 <__multiply>
 8008484:	ee18 1a10 	vmov	r1, s16
 8008488:	4680      	mov	r8, r0
 800848a:	4620      	mov	r0, r4
 800848c:	f000 fb56 	bl	8008b3c <_Bfree>
 8008490:	ee08 8a10 	vmov	s16, r8
 8008494:	9b07      	ldr	r3, [sp, #28]
 8008496:	1b9a      	subs	r2, r3, r6
 8008498:	d006      	beq.n	80084a8 <_dtoa_r+0x7a0>
 800849a:	ee18 1a10 	vmov	r1, s16
 800849e:	4620      	mov	r0, r4
 80084a0:	f000 fcc4 	bl	8008e2c <__pow5mult>
 80084a4:	ee08 0a10 	vmov	s16, r0
 80084a8:	2101      	movs	r1, #1
 80084aa:	4620      	mov	r0, r4
 80084ac:	f000 fbfe 	bl	8008cac <__i2b>
 80084b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	4606      	mov	r6, r0
 80084b6:	f340 8088 	ble.w	80085ca <_dtoa_r+0x8c2>
 80084ba:	461a      	mov	r2, r3
 80084bc:	4601      	mov	r1, r0
 80084be:	4620      	mov	r0, r4
 80084c0:	f000 fcb4 	bl	8008e2c <__pow5mult>
 80084c4:	9b06      	ldr	r3, [sp, #24]
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	4606      	mov	r6, r0
 80084ca:	f340 8081 	ble.w	80085d0 <_dtoa_r+0x8c8>
 80084ce:	f04f 0800 	mov.w	r8, #0
 80084d2:	6933      	ldr	r3, [r6, #16]
 80084d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80084d8:	6918      	ldr	r0, [r3, #16]
 80084da:	f000 fb97 	bl	8008c0c <__hi0bits>
 80084de:	f1c0 0020 	rsb	r0, r0, #32
 80084e2:	9b05      	ldr	r3, [sp, #20]
 80084e4:	4418      	add	r0, r3
 80084e6:	f010 001f 	ands.w	r0, r0, #31
 80084ea:	f000 8092 	beq.w	8008612 <_dtoa_r+0x90a>
 80084ee:	f1c0 0320 	rsb	r3, r0, #32
 80084f2:	2b04      	cmp	r3, #4
 80084f4:	f340 808a 	ble.w	800860c <_dtoa_r+0x904>
 80084f8:	f1c0 001c 	rsb	r0, r0, #28
 80084fc:	9b04      	ldr	r3, [sp, #16]
 80084fe:	4403      	add	r3, r0
 8008500:	9304      	str	r3, [sp, #16]
 8008502:	9b05      	ldr	r3, [sp, #20]
 8008504:	4403      	add	r3, r0
 8008506:	4405      	add	r5, r0
 8008508:	9305      	str	r3, [sp, #20]
 800850a:	9b04      	ldr	r3, [sp, #16]
 800850c:	2b00      	cmp	r3, #0
 800850e:	dd07      	ble.n	8008520 <_dtoa_r+0x818>
 8008510:	ee18 1a10 	vmov	r1, s16
 8008514:	461a      	mov	r2, r3
 8008516:	4620      	mov	r0, r4
 8008518:	f000 fce2 	bl	8008ee0 <__lshift>
 800851c:	ee08 0a10 	vmov	s16, r0
 8008520:	9b05      	ldr	r3, [sp, #20]
 8008522:	2b00      	cmp	r3, #0
 8008524:	dd05      	ble.n	8008532 <_dtoa_r+0x82a>
 8008526:	4631      	mov	r1, r6
 8008528:	461a      	mov	r2, r3
 800852a:	4620      	mov	r0, r4
 800852c:	f000 fcd8 	bl	8008ee0 <__lshift>
 8008530:	4606      	mov	r6, r0
 8008532:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008534:	2b00      	cmp	r3, #0
 8008536:	d06e      	beq.n	8008616 <_dtoa_r+0x90e>
 8008538:	ee18 0a10 	vmov	r0, s16
 800853c:	4631      	mov	r1, r6
 800853e:	f000 fd3f 	bl	8008fc0 <__mcmp>
 8008542:	2800      	cmp	r0, #0
 8008544:	da67      	bge.n	8008616 <_dtoa_r+0x90e>
 8008546:	9b00      	ldr	r3, [sp, #0]
 8008548:	3b01      	subs	r3, #1
 800854a:	ee18 1a10 	vmov	r1, s16
 800854e:	9300      	str	r3, [sp, #0]
 8008550:	220a      	movs	r2, #10
 8008552:	2300      	movs	r3, #0
 8008554:	4620      	mov	r0, r4
 8008556:	f000 fb13 	bl	8008b80 <__multadd>
 800855a:	9b08      	ldr	r3, [sp, #32]
 800855c:	ee08 0a10 	vmov	s16, r0
 8008560:	2b00      	cmp	r3, #0
 8008562:	f000 81b1 	beq.w	80088c8 <_dtoa_r+0xbc0>
 8008566:	2300      	movs	r3, #0
 8008568:	4639      	mov	r1, r7
 800856a:	220a      	movs	r2, #10
 800856c:	4620      	mov	r0, r4
 800856e:	f000 fb07 	bl	8008b80 <__multadd>
 8008572:	9b02      	ldr	r3, [sp, #8]
 8008574:	2b00      	cmp	r3, #0
 8008576:	4607      	mov	r7, r0
 8008578:	f300 808e 	bgt.w	8008698 <_dtoa_r+0x990>
 800857c:	9b06      	ldr	r3, [sp, #24]
 800857e:	2b02      	cmp	r3, #2
 8008580:	dc51      	bgt.n	8008626 <_dtoa_r+0x91e>
 8008582:	e089      	b.n	8008698 <_dtoa_r+0x990>
 8008584:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008586:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800858a:	e74b      	b.n	8008424 <_dtoa_r+0x71c>
 800858c:	9b03      	ldr	r3, [sp, #12]
 800858e:	1e5e      	subs	r6, r3, #1
 8008590:	9b07      	ldr	r3, [sp, #28]
 8008592:	42b3      	cmp	r3, r6
 8008594:	bfbf      	itttt	lt
 8008596:	9b07      	ldrlt	r3, [sp, #28]
 8008598:	9607      	strlt	r6, [sp, #28]
 800859a:	1af2      	sublt	r2, r6, r3
 800859c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800859e:	bfb6      	itet	lt
 80085a0:	189b      	addlt	r3, r3, r2
 80085a2:	1b9e      	subge	r6, r3, r6
 80085a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80085a6:	9b03      	ldr	r3, [sp, #12]
 80085a8:	bfb8      	it	lt
 80085aa:	2600      	movlt	r6, #0
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	bfb7      	itett	lt
 80085b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80085b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80085b8:	1a9d      	sublt	r5, r3, r2
 80085ba:	2300      	movlt	r3, #0
 80085bc:	e734      	b.n	8008428 <_dtoa_r+0x720>
 80085be:	9e07      	ldr	r6, [sp, #28]
 80085c0:	9d04      	ldr	r5, [sp, #16]
 80085c2:	9f08      	ldr	r7, [sp, #32]
 80085c4:	e73b      	b.n	800843e <_dtoa_r+0x736>
 80085c6:	9a07      	ldr	r2, [sp, #28]
 80085c8:	e767      	b.n	800849a <_dtoa_r+0x792>
 80085ca:	9b06      	ldr	r3, [sp, #24]
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	dc18      	bgt.n	8008602 <_dtoa_r+0x8fa>
 80085d0:	f1ba 0f00 	cmp.w	sl, #0
 80085d4:	d115      	bne.n	8008602 <_dtoa_r+0x8fa>
 80085d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80085da:	b993      	cbnz	r3, 8008602 <_dtoa_r+0x8fa>
 80085dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80085e0:	0d1b      	lsrs	r3, r3, #20
 80085e2:	051b      	lsls	r3, r3, #20
 80085e4:	b183      	cbz	r3, 8008608 <_dtoa_r+0x900>
 80085e6:	9b04      	ldr	r3, [sp, #16]
 80085e8:	3301      	adds	r3, #1
 80085ea:	9304      	str	r3, [sp, #16]
 80085ec:	9b05      	ldr	r3, [sp, #20]
 80085ee:	3301      	adds	r3, #1
 80085f0:	9305      	str	r3, [sp, #20]
 80085f2:	f04f 0801 	mov.w	r8, #1
 80085f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	f47f af6a 	bne.w	80084d2 <_dtoa_r+0x7ca>
 80085fe:	2001      	movs	r0, #1
 8008600:	e76f      	b.n	80084e2 <_dtoa_r+0x7da>
 8008602:	f04f 0800 	mov.w	r8, #0
 8008606:	e7f6      	b.n	80085f6 <_dtoa_r+0x8ee>
 8008608:	4698      	mov	r8, r3
 800860a:	e7f4      	b.n	80085f6 <_dtoa_r+0x8ee>
 800860c:	f43f af7d 	beq.w	800850a <_dtoa_r+0x802>
 8008610:	4618      	mov	r0, r3
 8008612:	301c      	adds	r0, #28
 8008614:	e772      	b.n	80084fc <_dtoa_r+0x7f4>
 8008616:	9b03      	ldr	r3, [sp, #12]
 8008618:	2b00      	cmp	r3, #0
 800861a:	dc37      	bgt.n	800868c <_dtoa_r+0x984>
 800861c:	9b06      	ldr	r3, [sp, #24]
 800861e:	2b02      	cmp	r3, #2
 8008620:	dd34      	ble.n	800868c <_dtoa_r+0x984>
 8008622:	9b03      	ldr	r3, [sp, #12]
 8008624:	9302      	str	r3, [sp, #8]
 8008626:	9b02      	ldr	r3, [sp, #8]
 8008628:	b96b      	cbnz	r3, 8008646 <_dtoa_r+0x93e>
 800862a:	4631      	mov	r1, r6
 800862c:	2205      	movs	r2, #5
 800862e:	4620      	mov	r0, r4
 8008630:	f000 faa6 	bl	8008b80 <__multadd>
 8008634:	4601      	mov	r1, r0
 8008636:	4606      	mov	r6, r0
 8008638:	ee18 0a10 	vmov	r0, s16
 800863c:	f000 fcc0 	bl	8008fc0 <__mcmp>
 8008640:	2800      	cmp	r0, #0
 8008642:	f73f adbb 	bgt.w	80081bc <_dtoa_r+0x4b4>
 8008646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008648:	9d01      	ldr	r5, [sp, #4]
 800864a:	43db      	mvns	r3, r3
 800864c:	9300      	str	r3, [sp, #0]
 800864e:	f04f 0800 	mov.w	r8, #0
 8008652:	4631      	mov	r1, r6
 8008654:	4620      	mov	r0, r4
 8008656:	f000 fa71 	bl	8008b3c <_Bfree>
 800865a:	2f00      	cmp	r7, #0
 800865c:	f43f aea4 	beq.w	80083a8 <_dtoa_r+0x6a0>
 8008660:	f1b8 0f00 	cmp.w	r8, #0
 8008664:	d005      	beq.n	8008672 <_dtoa_r+0x96a>
 8008666:	45b8      	cmp	r8, r7
 8008668:	d003      	beq.n	8008672 <_dtoa_r+0x96a>
 800866a:	4641      	mov	r1, r8
 800866c:	4620      	mov	r0, r4
 800866e:	f000 fa65 	bl	8008b3c <_Bfree>
 8008672:	4639      	mov	r1, r7
 8008674:	4620      	mov	r0, r4
 8008676:	f000 fa61 	bl	8008b3c <_Bfree>
 800867a:	e695      	b.n	80083a8 <_dtoa_r+0x6a0>
 800867c:	2600      	movs	r6, #0
 800867e:	4637      	mov	r7, r6
 8008680:	e7e1      	b.n	8008646 <_dtoa_r+0x93e>
 8008682:	9700      	str	r7, [sp, #0]
 8008684:	4637      	mov	r7, r6
 8008686:	e599      	b.n	80081bc <_dtoa_r+0x4b4>
 8008688:	40240000 	.word	0x40240000
 800868c:	9b08      	ldr	r3, [sp, #32]
 800868e:	2b00      	cmp	r3, #0
 8008690:	f000 80ca 	beq.w	8008828 <_dtoa_r+0xb20>
 8008694:	9b03      	ldr	r3, [sp, #12]
 8008696:	9302      	str	r3, [sp, #8]
 8008698:	2d00      	cmp	r5, #0
 800869a:	dd05      	ble.n	80086a8 <_dtoa_r+0x9a0>
 800869c:	4639      	mov	r1, r7
 800869e:	462a      	mov	r2, r5
 80086a0:	4620      	mov	r0, r4
 80086a2:	f000 fc1d 	bl	8008ee0 <__lshift>
 80086a6:	4607      	mov	r7, r0
 80086a8:	f1b8 0f00 	cmp.w	r8, #0
 80086ac:	d05b      	beq.n	8008766 <_dtoa_r+0xa5e>
 80086ae:	6879      	ldr	r1, [r7, #4]
 80086b0:	4620      	mov	r0, r4
 80086b2:	f000 fa03 	bl	8008abc <_Balloc>
 80086b6:	4605      	mov	r5, r0
 80086b8:	b928      	cbnz	r0, 80086c6 <_dtoa_r+0x9be>
 80086ba:	4b87      	ldr	r3, [pc, #540]	; (80088d8 <_dtoa_r+0xbd0>)
 80086bc:	4602      	mov	r2, r0
 80086be:	f240 21ea 	movw	r1, #746	; 0x2ea
 80086c2:	f7ff bb3b 	b.w	8007d3c <_dtoa_r+0x34>
 80086c6:	693a      	ldr	r2, [r7, #16]
 80086c8:	3202      	adds	r2, #2
 80086ca:	0092      	lsls	r2, r2, #2
 80086cc:	f107 010c 	add.w	r1, r7, #12
 80086d0:	300c      	adds	r0, #12
 80086d2:	f7fe fc7e 	bl	8006fd2 <memcpy>
 80086d6:	2201      	movs	r2, #1
 80086d8:	4629      	mov	r1, r5
 80086da:	4620      	mov	r0, r4
 80086dc:	f000 fc00 	bl	8008ee0 <__lshift>
 80086e0:	9b01      	ldr	r3, [sp, #4]
 80086e2:	f103 0901 	add.w	r9, r3, #1
 80086e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80086ea:	4413      	add	r3, r2
 80086ec:	9305      	str	r3, [sp, #20]
 80086ee:	f00a 0301 	and.w	r3, sl, #1
 80086f2:	46b8      	mov	r8, r7
 80086f4:	9304      	str	r3, [sp, #16]
 80086f6:	4607      	mov	r7, r0
 80086f8:	4631      	mov	r1, r6
 80086fa:	ee18 0a10 	vmov	r0, s16
 80086fe:	f7ff fa75 	bl	8007bec <quorem>
 8008702:	4641      	mov	r1, r8
 8008704:	9002      	str	r0, [sp, #8]
 8008706:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800870a:	ee18 0a10 	vmov	r0, s16
 800870e:	f000 fc57 	bl	8008fc0 <__mcmp>
 8008712:	463a      	mov	r2, r7
 8008714:	9003      	str	r0, [sp, #12]
 8008716:	4631      	mov	r1, r6
 8008718:	4620      	mov	r0, r4
 800871a:	f000 fc6d 	bl	8008ff8 <__mdiff>
 800871e:	68c2      	ldr	r2, [r0, #12]
 8008720:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8008724:	4605      	mov	r5, r0
 8008726:	bb02      	cbnz	r2, 800876a <_dtoa_r+0xa62>
 8008728:	4601      	mov	r1, r0
 800872a:	ee18 0a10 	vmov	r0, s16
 800872e:	f000 fc47 	bl	8008fc0 <__mcmp>
 8008732:	4602      	mov	r2, r0
 8008734:	4629      	mov	r1, r5
 8008736:	4620      	mov	r0, r4
 8008738:	9207      	str	r2, [sp, #28]
 800873a:	f000 f9ff 	bl	8008b3c <_Bfree>
 800873e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008742:	ea43 0102 	orr.w	r1, r3, r2
 8008746:	9b04      	ldr	r3, [sp, #16]
 8008748:	430b      	orrs	r3, r1
 800874a:	464d      	mov	r5, r9
 800874c:	d10f      	bne.n	800876e <_dtoa_r+0xa66>
 800874e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008752:	d02a      	beq.n	80087aa <_dtoa_r+0xaa2>
 8008754:	9b03      	ldr	r3, [sp, #12]
 8008756:	2b00      	cmp	r3, #0
 8008758:	dd02      	ble.n	8008760 <_dtoa_r+0xa58>
 800875a:	9b02      	ldr	r3, [sp, #8]
 800875c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008760:	f88b a000 	strb.w	sl, [fp]
 8008764:	e775      	b.n	8008652 <_dtoa_r+0x94a>
 8008766:	4638      	mov	r0, r7
 8008768:	e7ba      	b.n	80086e0 <_dtoa_r+0x9d8>
 800876a:	2201      	movs	r2, #1
 800876c:	e7e2      	b.n	8008734 <_dtoa_r+0xa2c>
 800876e:	9b03      	ldr	r3, [sp, #12]
 8008770:	2b00      	cmp	r3, #0
 8008772:	db04      	blt.n	800877e <_dtoa_r+0xa76>
 8008774:	9906      	ldr	r1, [sp, #24]
 8008776:	430b      	orrs	r3, r1
 8008778:	9904      	ldr	r1, [sp, #16]
 800877a:	430b      	orrs	r3, r1
 800877c:	d122      	bne.n	80087c4 <_dtoa_r+0xabc>
 800877e:	2a00      	cmp	r2, #0
 8008780:	ddee      	ble.n	8008760 <_dtoa_r+0xa58>
 8008782:	ee18 1a10 	vmov	r1, s16
 8008786:	2201      	movs	r2, #1
 8008788:	4620      	mov	r0, r4
 800878a:	f000 fba9 	bl	8008ee0 <__lshift>
 800878e:	4631      	mov	r1, r6
 8008790:	ee08 0a10 	vmov	s16, r0
 8008794:	f000 fc14 	bl	8008fc0 <__mcmp>
 8008798:	2800      	cmp	r0, #0
 800879a:	dc03      	bgt.n	80087a4 <_dtoa_r+0xa9c>
 800879c:	d1e0      	bne.n	8008760 <_dtoa_r+0xa58>
 800879e:	f01a 0f01 	tst.w	sl, #1
 80087a2:	d0dd      	beq.n	8008760 <_dtoa_r+0xa58>
 80087a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087a8:	d1d7      	bne.n	800875a <_dtoa_r+0xa52>
 80087aa:	2339      	movs	r3, #57	; 0x39
 80087ac:	f88b 3000 	strb.w	r3, [fp]
 80087b0:	462b      	mov	r3, r5
 80087b2:	461d      	mov	r5, r3
 80087b4:	3b01      	subs	r3, #1
 80087b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80087ba:	2a39      	cmp	r2, #57	; 0x39
 80087bc:	d071      	beq.n	80088a2 <_dtoa_r+0xb9a>
 80087be:	3201      	adds	r2, #1
 80087c0:	701a      	strb	r2, [r3, #0]
 80087c2:	e746      	b.n	8008652 <_dtoa_r+0x94a>
 80087c4:	2a00      	cmp	r2, #0
 80087c6:	dd07      	ble.n	80087d8 <_dtoa_r+0xad0>
 80087c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087cc:	d0ed      	beq.n	80087aa <_dtoa_r+0xaa2>
 80087ce:	f10a 0301 	add.w	r3, sl, #1
 80087d2:	f88b 3000 	strb.w	r3, [fp]
 80087d6:	e73c      	b.n	8008652 <_dtoa_r+0x94a>
 80087d8:	9b05      	ldr	r3, [sp, #20]
 80087da:	f809 ac01 	strb.w	sl, [r9, #-1]
 80087de:	4599      	cmp	r9, r3
 80087e0:	d047      	beq.n	8008872 <_dtoa_r+0xb6a>
 80087e2:	ee18 1a10 	vmov	r1, s16
 80087e6:	2300      	movs	r3, #0
 80087e8:	220a      	movs	r2, #10
 80087ea:	4620      	mov	r0, r4
 80087ec:	f000 f9c8 	bl	8008b80 <__multadd>
 80087f0:	45b8      	cmp	r8, r7
 80087f2:	ee08 0a10 	vmov	s16, r0
 80087f6:	f04f 0300 	mov.w	r3, #0
 80087fa:	f04f 020a 	mov.w	r2, #10
 80087fe:	4641      	mov	r1, r8
 8008800:	4620      	mov	r0, r4
 8008802:	d106      	bne.n	8008812 <_dtoa_r+0xb0a>
 8008804:	f000 f9bc 	bl	8008b80 <__multadd>
 8008808:	4680      	mov	r8, r0
 800880a:	4607      	mov	r7, r0
 800880c:	f109 0901 	add.w	r9, r9, #1
 8008810:	e772      	b.n	80086f8 <_dtoa_r+0x9f0>
 8008812:	f000 f9b5 	bl	8008b80 <__multadd>
 8008816:	4639      	mov	r1, r7
 8008818:	4680      	mov	r8, r0
 800881a:	2300      	movs	r3, #0
 800881c:	220a      	movs	r2, #10
 800881e:	4620      	mov	r0, r4
 8008820:	f000 f9ae 	bl	8008b80 <__multadd>
 8008824:	4607      	mov	r7, r0
 8008826:	e7f1      	b.n	800880c <_dtoa_r+0xb04>
 8008828:	9b03      	ldr	r3, [sp, #12]
 800882a:	9302      	str	r3, [sp, #8]
 800882c:	9d01      	ldr	r5, [sp, #4]
 800882e:	ee18 0a10 	vmov	r0, s16
 8008832:	4631      	mov	r1, r6
 8008834:	f7ff f9da 	bl	8007bec <quorem>
 8008838:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800883c:	9b01      	ldr	r3, [sp, #4]
 800883e:	f805 ab01 	strb.w	sl, [r5], #1
 8008842:	1aea      	subs	r2, r5, r3
 8008844:	9b02      	ldr	r3, [sp, #8]
 8008846:	4293      	cmp	r3, r2
 8008848:	dd09      	ble.n	800885e <_dtoa_r+0xb56>
 800884a:	ee18 1a10 	vmov	r1, s16
 800884e:	2300      	movs	r3, #0
 8008850:	220a      	movs	r2, #10
 8008852:	4620      	mov	r0, r4
 8008854:	f000 f994 	bl	8008b80 <__multadd>
 8008858:	ee08 0a10 	vmov	s16, r0
 800885c:	e7e7      	b.n	800882e <_dtoa_r+0xb26>
 800885e:	9b02      	ldr	r3, [sp, #8]
 8008860:	2b00      	cmp	r3, #0
 8008862:	bfc8      	it	gt
 8008864:	461d      	movgt	r5, r3
 8008866:	9b01      	ldr	r3, [sp, #4]
 8008868:	bfd8      	it	le
 800886a:	2501      	movle	r5, #1
 800886c:	441d      	add	r5, r3
 800886e:	f04f 0800 	mov.w	r8, #0
 8008872:	ee18 1a10 	vmov	r1, s16
 8008876:	2201      	movs	r2, #1
 8008878:	4620      	mov	r0, r4
 800887a:	f000 fb31 	bl	8008ee0 <__lshift>
 800887e:	4631      	mov	r1, r6
 8008880:	ee08 0a10 	vmov	s16, r0
 8008884:	f000 fb9c 	bl	8008fc0 <__mcmp>
 8008888:	2800      	cmp	r0, #0
 800888a:	dc91      	bgt.n	80087b0 <_dtoa_r+0xaa8>
 800888c:	d102      	bne.n	8008894 <_dtoa_r+0xb8c>
 800888e:	f01a 0f01 	tst.w	sl, #1
 8008892:	d18d      	bne.n	80087b0 <_dtoa_r+0xaa8>
 8008894:	462b      	mov	r3, r5
 8008896:	461d      	mov	r5, r3
 8008898:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800889c:	2a30      	cmp	r2, #48	; 0x30
 800889e:	d0fa      	beq.n	8008896 <_dtoa_r+0xb8e>
 80088a0:	e6d7      	b.n	8008652 <_dtoa_r+0x94a>
 80088a2:	9a01      	ldr	r2, [sp, #4]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d184      	bne.n	80087b2 <_dtoa_r+0xaaa>
 80088a8:	9b00      	ldr	r3, [sp, #0]
 80088aa:	3301      	adds	r3, #1
 80088ac:	9300      	str	r3, [sp, #0]
 80088ae:	2331      	movs	r3, #49	; 0x31
 80088b0:	7013      	strb	r3, [r2, #0]
 80088b2:	e6ce      	b.n	8008652 <_dtoa_r+0x94a>
 80088b4:	4b09      	ldr	r3, [pc, #36]	; (80088dc <_dtoa_r+0xbd4>)
 80088b6:	f7ff ba95 	b.w	8007de4 <_dtoa_r+0xdc>
 80088ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f47f aa6e 	bne.w	8007d9e <_dtoa_r+0x96>
 80088c2:	4b07      	ldr	r3, [pc, #28]	; (80088e0 <_dtoa_r+0xbd8>)
 80088c4:	f7ff ba8e 	b.w	8007de4 <_dtoa_r+0xdc>
 80088c8:	9b02      	ldr	r3, [sp, #8]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	dcae      	bgt.n	800882c <_dtoa_r+0xb24>
 80088ce:	9b06      	ldr	r3, [sp, #24]
 80088d0:	2b02      	cmp	r3, #2
 80088d2:	f73f aea8 	bgt.w	8008626 <_dtoa_r+0x91e>
 80088d6:	e7a9      	b.n	800882c <_dtoa_r+0xb24>
 80088d8:	08009b2f 	.word	0x08009b2f
 80088dc:	08009a8c 	.word	0x08009a8c
 80088e0:	08009ab0 	.word	0x08009ab0

080088e4 <__sflush_r>:
 80088e4:	898a      	ldrh	r2, [r1, #12]
 80088e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088ea:	4605      	mov	r5, r0
 80088ec:	0710      	lsls	r0, r2, #28
 80088ee:	460c      	mov	r4, r1
 80088f0:	d458      	bmi.n	80089a4 <__sflush_r+0xc0>
 80088f2:	684b      	ldr	r3, [r1, #4]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	dc05      	bgt.n	8008904 <__sflush_r+0x20>
 80088f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	dc02      	bgt.n	8008904 <__sflush_r+0x20>
 80088fe:	2000      	movs	r0, #0
 8008900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008904:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008906:	2e00      	cmp	r6, #0
 8008908:	d0f9      	beq.n	80088fe <__sflush_r+0x1a>
 800890a:	2300      	movs	r3, #0
 800890c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008910:	682f      	ldr	r7, [r5, #0]
 8008912:	602b      	str	r3, [r5, #0]
 8008914:	d032      	beq.n	800897c <__sflush_r+0x98>
 8008916:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008918:	89a3      	ldrh	r3, [r4, #12]
 800891a:	075a      	lsls	r2, r3, #29
 800891c:	d505      	bpl.n	800892a <__sflush_r+0x46>
 800891e:	6863      	ldr	r3, [r4, #4]
 8008920:	1ac0      	subs	r0, r0, r3
 8008922:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008924:	b10b      	cbz	r3, 800892a <__sflush_r+0x46>
 8008926:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008928:	1ac0      	subs	r0, r0, r3
 800892a:	2300      	movs	r3, #0
 800892c:	4602      	mov	r2, r0
 800892e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008930:	6a21      	ldr	r1, [r4, #32]
 8008932:	4628      	mov	r0, r5
 8008934:	47b0      	blx	r6
 8008936:	1c43      	adds	r3, r0, #1
 8008938:	89a3      	ldrh	r3, [r4, #12]
 800893a:	d106      	bne.n	800894a <__sflush_r+0x66>
 800893c:	6829      	ldr	r1, [r5, #0]
 800893e:	291d      	cmp	r1, #29
 8008940:	d82c      	bhi.n	800899c <__sflush_r+0xb8>
 8008942:	4a2a      	ldr	r2, [pc, #168]	; (80089ec <__sflush_r+0x108>)
 8008944:	40ca      	lsrs	r2, r1
 8008946:	07d6      	lsls	r6, r2, #31
 8008948:	d528      	bpl.n	800899c <__sflush_r+0xb8>
 800894a:	2200      	movs	r2, #0
 800894c:	6062      	str	r2, [r4, #4]
 800894e:	04d9      	lsls	r1, r3, #19
 8008950:	6922      	ldr	r2, [r4, #16]
 8008952:	6022      	str	r2, [r4, #0]
 8008954:	d504      	bpl.n	8008960 <__sflush_r+0x7c>
 8008956:	1c42      	adds	r2, r0, #1
 8008958:	d101      	bne.n	800895e <__sflush_r+0x7a>
 800895a:	682b      	ldr	r3, [r5, #0]
 800895c:	b903      	cbnz	r3, 8008960 <__sflush_r+0x7c>
 800895e:	6560      	str	r0, [r4, #84]	; 0x54
 8008960:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008962:	602f      	str	r7, [r5, #0]
 8008964:	2900      	cmp	r1, #0
 8008966:	d0ca      	beq.n	80088fe <__sflush_r+0x1a>
 8008968:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800896c:	4299      	cmp	r1, r3
 800896e:	d002      	beq.n	8008976 <__sflush_r+0x92>
 8008970:	4628      	mov	r0, r5
 8008972:	f000 fc3d 	bl	80091f0 <_free_r>
 8008976:	2000      	movs	r0, #0
 8008978:	6360      	str	r0, [r4, #52]	; 0x34
 800897a:	e7c1      	b.n	8008900 <__sflush_r+0x1c>
 800897c:	6a21      	ldr	r1, [r4, #32]
 800897e:	2301      	movs	r3, #1
 8008980:	4628      	mov	r0, r5
 8008982:	47b0      	blx	r6
 8008984:	1c41      	adds	r1, r0, #1
 8008986:	d1c7      	bne.n	8008918 <__sflush_r+0x34>
 8008988:	682b      	ldr	r3, [r5, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d0c4      	beq.n	8008918 <__sflush_r+0x34>
 800898e:	2b1d      	cmp	r3, #29
 8008990:	d001      	beq.n	8008996 <__sflush_r+0xb2>
 8008992:	2b16      	cmp	r3, #22
 8008994:	d101      	bne.n	800899a <__sflush_r+0xb6>
 8008996:	602f      	str	r7, [r5, #0]
 8008998:	e7b1      	b.n	80088fe <__sflush_r+0x1a>
 800899a:	89a3      	ldrh	r3, [r4, #12]
 800899c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089a0:	81a3      	strh	r3, [r4, #12]
 80089a2:	e7ad      	b.n	8008900 <__sflush_r+0x1c>
 80089a4:	690f      	ldr	r7, [r1, #16]
 80089a6:	2f00      	cmp	r7, #0
 80089a8:	d0a9      	beq.n	80088fe <__sflush_r+0x1a>
 80089aa:	0793      	lsls	r3, r2, #30
 80089ac:	680e      	ldr	r6, [r1, #0]
 80089ae:	bf08      	it	eq
 80089b0:	694b      	ldreq	r3, [r1, #20]
 80089b2:	600f      	str	r7, [r1, #0]
 80089b4:	bf18      	it	ne
 80089b6:	2300      	movne	r3, #0
 80089b8:	eba6 0807 	sub.w	r8, r6, r7
 80089bc:	608b      	str	r3, [r1, #8]
 80089be:	f1b8 0f00 	cmp.w	r8, #0
 80089c2:	dd9c      	ble.n	80088fe <__sflush_r+0x1a>
 80089c4:	6a21      	ldr	r1, [r4, #32]
 80089c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80089c8:	4643      	mov	r3, r8
 80089ca:	463a      	mov	r2, r7
 80089cc:	4628      	mov	r0, r5
 80089ce:	47b0      	blx	r6
 80089d0:	2800      	cmp	r0, #0
 80089d2:	dc06      	bgt.n	80089e2 <__sflush_r+0xfe>
 80089d4:	89a3      	ldrh	r3, [r4, #12]
 80089d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089da:	81a3      	strh	r3, [r4, #12]
 80089dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80089e0:	e78e      	b.n	8008900 <__sflush_r+0x1c>
 80089e2:	4407      	add	r7, r0
 80089e4:	eba8 0800 	sub.w	r8, r8, r0
 80089e8:	e7e9      	b.n	80089be <__sflush_r+0xda>
 80089ea:	bf00      	nop
 80089ec:	20400001 	.word	0x20400001

080089f0 <_fflush_r>:
 80089f0:	b538      	push	{r3, r4, r5, lr}
 80089f2:	690b      	ldr	r3, [r1, #16]
 80089f4:	4605      	mov	r5, r0
 80089f6:	460c      	mov	r4, r1
 80089f8:	b913      	cbnz	r3, 8008a00 <_fflush_r+0x10>
 80089fa:	2500      	movs	r5, #0
 80089fc:	4628      	mov	r0, r5
 80089fe:	bd38      	pop	{r3, r4, r5, pc}
 8008a00:	b118      	cbz	r0, 8008a0a <_fflush_r+0x1a>
 8008a02:	6983      	ldr	r3, [r0, #24]
 8008a04:	b90b      	cbnz	r3, 8008a0a <_fflush_r+0x1a>
 8008a06:	f7fe fa1f 	bl	8006e48 <__sinit>
 8008a0a:	4b14      	ldr	r3, [pc, #80]	; (8008a5c <_fflush_r+0x6c>)
 8008a0c:	429c      	cmp	r4, r3
 8008a0e:	d11b      	bne.n	8008a48 <_fflush_r+0x58>
 8008a10:	686c      	ldr	r4, [r5, #4]
 8008a12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d0ef      	beq.n	80089fa <_fflush_r+0xa>
 8008a1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a1c:	07d0      	lsls	r0, r2, #31
 8008a1e:	d404      	bmi.n	8008a2a <_fflush_r+0x3a>
 8008a20:	0599      	lsls	r1, r3, #22
 8008a22:	d402      	bmi.n	8008a2a <_fflush_r+0x3a>
 8008a24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a26:	f7fe fad2 	bl	8006fce <__retarget_lock_acquire_recursive>
 8008a2a:	4628      	mov	r0, r5
 8008a2c:	4621      	mov	r1, r4
 8008a2e:	f7ff ff59 	bl	80088e4 <__sflush_r>
 8008a32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a34:	07da      	lsls	r2, r3, #31
 8008a36:	4605      	mov	r5, r0
 8008a38:	d4e0      	bmi.n	80089fc <_fflush_r+0xc>
 8008a3a:	89a3      	ldrh	r3, [r4, #12]
 8008a3c:	059b      	lsls	r3, r3, #22
 8008a3e:	d4dd      	bmi.n	80089fc <_fflush_r+0xc>
 8008a40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a42:	f7fe fac5 	bl	8006fd0 <__retarget_lock_release_recursive>
 8008a46:	e7d9      	b.n	80089fc <_fflush_r+0xc>
 8008a48:	4b05      	ldr	r3, [pc, #20]	; (8008a60 <_fflush_r+0x70>)
 8008a4a:	429c      	cmp	r4, r3
 8008a4c:	d101      	bne.n	8008a52 <_fflush_r+0x62>
 8008a4e:	68ac      	ldr	r4, [r5, #8]
 8008a50:	e7df      	b.n	8008a12 <_fflush_r+0x22>
 8008a52:	4b04      	ldr	r3, [pc, #16]	; (8008a64 <_fflush_r+0x74>)
 8008a54:	429c      	cmp	r4, r3
 8008a56:	bf08      	it	eq
 8008a58:	68ec      	ldreq	r4, [r5, #12]
 8008a5a:	e7da      	b.n	8008a12 <_fflush_r+0x22>
 8008a5c:	08009a38 	.word	0x08009a38
 8008a60:	08009a58 	.word	0x08009a58
 8008a64:	08009a18 	.word	0x08009a18

08008a68 <_localeconv_r>:
 8008a68:	4800      	ldr	r0, [pc, #0]	; (8008a6c <_localeconv_r+0x4>)
 8008a6a:	4770      	bx	lr
 8008a6c:	20000164 	.word	0x20000164

08008a70 <_lseek_r>:
 8008a70:	b538      	push	{r3, r4, r5, lr}
 8008a72:	4d07      	ldr	r5, [pc, #28]	; (8008a90 <_lseek_r+0x20>)
 8008a74:	4604      	mov	r4, r0
 8008a76:	4608      	mov	r0, r1
 8008a78:	4611      	mov	r1, r2
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	602a      	str	r2, [r5, #0]
 8008a7e:	461a      	mov	r2, r3
 8008a80:	f7f8 fd58 	bl	8001534 <_lseek>
 8008a84:	1c43      	adds	r3, r0, #1
 8008a86:	d102      	bne.n	8008a8e <_lseek_r+0x1e>
 8008a88:	682b      	ldr	r3, [r5, #0]
 8008a8a:	b103      	cbz	r3, 8008a8e <_lseek_r+0x1e>
 8008a8c:	6023      	str	r3, [r4, #0]
 8008a8e:	bd38      	pop	{r3, r4, r5, pc}
 8008a90:	20001cb8 	.word	0x20001cb8

08008a94 <malloc>:
 8008a94:	4b02      	ldr	r3, [pc, #8]	; (8008aa0 <malloc+0xc>)
 8008a96:	4601      	mov	r1, r0
 8008a98:	6818      	ldr	r0, [r3, #0]
 8008a9a:	f7fe bad1 	b.w	8007040 <_malloc_r>
 8008a9e:	bf00      	nop
 8008aa0:	20000010 	.word	0x20000010

08008aa4 <__malloc_lock>:
 8008aa4:	4801      	ldr	r0, [pc, #4]	; (8008aac <__malloc_lock+0x8>)
 8008aa6:	f7fe ba92 	b.w	8006fce <__retarget_lock_acquire_recursive>
 8008aaa:	bf00      	nop
 8008aac:	20001cac 	.word	0x20001cac

08008ab0 <__malloc_unlock>:
 8008ab0:	4801      	ldr	r0, [pc, #4]	; (8008ab8 <__malloc_unlock+0x8>)
 8008ab2:	f7fe ba8d 	b.w	8006fd0 <__retarget_lock_release_recursive>
 8008ab6:	bf00      	nop
 8008ab8:	20001cac 	.word	0x20001cac

08008abc <_Balloc>:
 8008abc:	b570      	push	{r4, r5, r6, lr}
 8008abe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008ac0:	4604      	mov	r4, r0
 8008ac2:	460d      	mov	r5, r1
 8008ac4:	b976      	cbnz	r6, 8008ae4 <_Balloc+0x28>
 8008ac6:	2010      	movs	r0, #16
 8008ac8:	f7ff ffe4 	bl	8008a94 <malloc>
 8008acc:	4602      	mov	r2, r0
 8008ace:	6260      	str	r0, [r4, #36]	; 0x24
 8008ad0:	b920      	cbnz	r0, 8008adc <_Balloc+0x20>
 8008ad2:	4b18      	ldr	r3, [pc, #96]	; (8008b34 <_Balloc+0x78>)
 8008ad4:	4818      	ldr	r0, [pc, #96]	; (8008b38 <_Balloc+0x7c>)
 8008ad6:	2166      	movs	r1, #102	; 0x66
 8008ad8:	f000 fe02 	bl	80096e0 <__assert_func>
 8008adc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ae0:	6006      	str	r6, [r0, #0]
 8008ae2:	60c6      	str	r6, [r0, #12]
 8008ae4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008ae6:	68f3      	ldr	r3, [r6, #12]
 8008ae8:	b183      	cbz	r3, 8008b0c <_Balloc+0x50>
 8008aea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008aec:	68db      	ldr	r3, [r3, #12]
 8008aee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008af2:	b9b8      	cbnz	r0, 8008b24 <_Balloc+0x68>
 8008af4:	2101      	movs	r1, #1
 8008af6:	fa01 f605 	lsl.w	r6, r1, r5
 8008afa:	1d72      	adds	r2, r6, #5
 8008afc:	0092      	lsls	r2, r2, #2
 8008afe:	4620      	mov	r0, r4
 8008b00:	f000 fb60 	bl	80091c4 <_calloc_r>
 8008b04:	b160      	cbz	r0, 8008b20 <_Balloc+0x64>
 8008b06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b0a:	e00e      	b.n	8008b2a <_Balloc+0x6e>
 8008b0c:	2221      	movs	r2, #33	; 0x21
 8008b0e:	2104      	movs	r1, #4
 8008b10:	4620      	mov	r0, r4
 8008b12:	f000 fb57 	bl	80091c4 <_calloc_r>
 8008b16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b18:	60f0      	str	r0, [r6, #12]
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d1e4      	bne.n	8008aea <_Balloc+0x2e>
 8008b20:	2000      	movs	r0, #0
 8008b22:	bd70      	pop	{r4, r5, r6, pc}
 8008b24:	6802      	ldr	r2, [r0, #0]
 8008b26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b30:	e7f7      	b.n	8008b22 <_Balloc+0x66>
 8008b32:	bf00      	nop
 8008b34:	08009abd 	.word	0x08009abd
 8008b38:	08009b40 	.word	0x08009b40

08008b3c <_Bfree>:
 8008b3c:	b570      	push	{r4, r5, r6, lr}
 8008b3e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008b40:	4605      	mov	r5, r0
 8008b42:	460c      	mov	r4, r1
 8008b44:	b976      	cbnz	r6, 8008b64 <_Bfree+0x28>
 8008b46:	2010      	movs	r0, #16
 8008b48:	f7ff ffa4 	bl	8008a94 <malloc>
 8008b4c:	4602      	mov	r2, r0
 8008b4e:	6268      	str	r0, [r5, #36]	; 0x24
 8008b50:	b920      	cbnz	r0, 8008b5c <_Bfree+0x20>
 8008b52:	4b09      	ldr	r3, [pc, #36]	; (8008b78 <_Bfree+0x3c>)
 8008b54:	4809      	ldr	r0, [pc, #36]	; (8008b7c <_Bfree+0x40>)
 8008b56:	218a      	movs	r1, #138	; 0x8a
 8008b58:	f000 fdc2 	bl	80096e0 <__assert_func>
 8008b5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b60:	6006      	str	r6, [r0, #0]
 8008b62:	60c6      	str	r6, [r0, #12]
 8008b64:	b13c      	cbz	r4, 8008b76 <_Bfree+0x3a>
 8008b66:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008b68:	6862      	ldr	r2, [r4, #4]
 8008b6a:	68db      	ldr	r3, [r3, #12]
 8008b6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b70:	6021      	str	r1, [r4, #0]
 8008b72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b76:	bd70      	pop	{r4, r5, r6, pc}
 8008b78:	08009abd 	.word	0x08009abd
 8008b7c:	08009b40 	.word	0x08009b40

08008b80 <__multadd>:
 8008b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b84:	690d      	ldr	r5, [r1, #16]
 8008b86:	4607      	mov	r7, r0
 8008b88:	460c      	mov	r4, r1
 8008b8a:	461e      	mov	r6, r3
 8008b8c:	f101 0c14 	add.w	ip, r1, #20
 8008b90:	2000      	movs	r0, #0
 8008b92:	f8dc 3000 	ldr.w	r3, [ip]
 8008b96:	b299      	uxth	r1, r3
 8008b98:	fb02 6101 	mla	r1, r2, r1, r6
 8008b9c:	0c1e      	lsrs	r6, r3, #16
 8008b9e:	0c0b      	lsrs	r3, r1, #16
 8008ba0:	fb02 3306 	mla	r3, r2, r6, r3
 8008ba4:	b289      	uxth	r1, r1
 8008ba6:	3001      	adds	r0, #1
 8008ba8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008bac:	4285      	cmp	r5, r0
 8008bae:	f84c 1b04 	str.w	r1, [ip], #4
 8008bb2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008bb6:	dcec      	bgt.n	8008b92 <__multadd+0x12>
 8008bb8:	b30e      	cbz	r6, 8008bfe <__multadd+0x7e>
 8008bba:	68a3      	ldr	r3, [r4, #8]
 8008bbc:	42ab      	cmp	r3, r5
 8008bbe:	dc19      	bgt.n	8008bf4 <__multadd+0x74>
 8008bc0:	6861      	ldr	r1, [r4, #4]
 8008bc2:	4638      	mov	r0, r7
 8008bc4:	3101      	adds	r1, #1
 8008bc6:	f7ff ff79 	bl	8008abc <_Balloc>
 8008bca:	4680      	mov	r8, r0
 8008bcc:	b928      	cbnz	r0, 8008bda <__multadd+0x5a>
 8008bce:	4602      	mov	r2, r0
 8008bd0:	4b0c      	ldr	r3, [pc, #48]	; (8008c04 <__multadd+0x84>)
 8008bd2:	480d      	ldr	r0, [pc, #52]	; (8008c08 <__multadd+0x88>)
 8008bd4:	21b5      	movs	r1, #181	; 0xb5
 8008bd6:	f000 fd83 	bl	80096e0 <__assert_func>
 8008bda:	6922      	ldr	r2, [r4, #16]
 8008bdc:	3202      	adds	r2, #2
 8008bde:	f104 010c 	add.w	r1, r4, #12
 8008be2:	0092      	lsls	r2, r2, #2
 8008be4:	300c      	adds	r0, #12
 8008be6:	f7fe f9f4 	bl	8006fd2 <memcpy>
 8008bea:	4621      	mov	r1, r4
 8008bec:	4638      	mov	r0, r7
 8008bee:	f7ff ffa5 	bl	8008b3c <_Bfree>
 8008bf2:	4644      	mov	r4, r8
 8008bf4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008bf8:	3501      	adds	r5, #1
 8008bfa:	615e      	str	r6, [r3, #20]
 8008bfc:	6125      	str	r5, [r4, #16]
 8008bfe:	4620      	mov	r0, r4
 8008c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c04:	08009b2f 	.word	0x08009b2f
 8008c08:	08009b40 	.word	0x08009b40

08008c0c <__hi0bits>:
 8008c0c:	0c03      	lsrs	r3, r0, #16
 8008c0e:	041b      	lsls	r3, r3, #16
 8008c10:	b9d3      	cbnz	r3, 8008c48 <__hi0bits+0x3c>
 8008c12:	0400      	lsls	r0, r0, #16
 8008c14:	2310      	movs	r3, #16
 8008c16:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008c1a:	bf04      	itt	eq
 8008c1c:	0200      	lsleq	r0, r0, #8
 8008c1e:	3308      	addeq	r3, #8
 8008c20:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008c24:	bf04      	itt	eq
 8008c26:	0100      	lsleq	r0, r0, #4
 8008c28:	3304      	addeq	r3, #4
 8008c2a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008c2e:	bf04      	itt	eq
 8008c30:	0080      	lsleq	r0, r0, #2
 8008c32:	3302      	addeq	r3, #2
 8008c34:	2800      	cmp	r0, #0
 8008c36:	db05      	blt.n	8008c44 <__hi0bits+0x38>
 8008c38:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008c3c:	f103 0301 	add.w	r3, r3, #1
 8008c40:	bf08      	it	eq
 8008c42:	2320      	moveq	r3, #32
 8008c44:	4618      	mov	r0, r3
 8008c46:	4770      	bx	lr
 8008c48:	2300      	movs	r3, #0
 8008c4a:	e7e4      	b.n	8008c16 <__hi0bits+0xa>

08008c4c <__lo0bits>:
 8008c4c:	6803      	ldr	r3, [r0, #0]
 8008c4e:	f013 0207 	ands.w	r2, r3, #7
 8008c52:	4601      	mov	r1, r0
 8008c54:	d00b      	beq.n	8008c6e <__lo0bits+0x22>
 8008c56:	07da      	lsls	r2, r3, #31
 8008c58:	d423      	bmi.n	8008ca2 <__lo0bits+0x56>
 8008c5a:	0798      	lsls	r0, r3, #30
 8008c5c:	bf49      	itett	mi
 8008c5e:	085b      	lsrmi	r3, r3, #1
 8008c60:	089b      	lsrpl	r3, r3, #2
 8008c62:	2001      	movmi	r0, #1
 8008c64:	600b      	strmi	r3, [r1, #0]
 8008c66:	bf5c      	itt	pl
 8008c68:	600b      	strpl	r3, [r1, #0]
 8008c6a:	2002      	movpl	r0, #2
 8008c6c:	4770      	bx	lr
 8008c6e:	b298      	uxth	r0, r3
 8008c70:	b9a8      	cbnz	r0, 8008c9e <__lo0bits+0x52>
 8008c72:	0c1b      	lsrs	r3, r3, #16
 8008c74:	2010      	movs	r0, #16
 8008c76:	b2da      	uxtb	r2, r3
 8008c78:	b90a      	cbnz	r2, 8008c7e <__lo0bits+0x32>
 8008c7a:	3008      	adds	r0, #8
 8008c7c:	0a1b      	lsrs	r3, r3, #8
 8008c7e:	071a      	lsls	r2, r3, #28
 8008c80:	bf04      	itt	eq
 8008c82:	091b      	lsreq	r3, r3, #4
 8008c84:	3004      	addeq	r0, #4
 8008c86:	079a      	lsls	r2, r3, #30
 8008c88:	bf04      	itt	eq
 8008c8a:	089b      	lsreq	r3, r3, #2
 8008c8c:	3002      	addeq	r0, #2
 8008c8e:	07da      	lsls	r2, r3, #31
 8008c90:	d403      	bmi.n	8008c9a <__lo0bits+0x4e>
 8008c92:	085b      	lsrs	r3, r3, #1
 8008c94:	f100 0001 	add.w	r0, r0, #1
 8008c98:	d005      	beq.n	8008ca6 <__lo0bits+0x5a>
 8008c9a:	600b      	str	r3, [r1, #0]
 8008c9c:	4770      	bx	lr
 8008c9e:	4610      	mov	r0, r2
 8008ca0:	e7e9      	b.n	8008c76 <__lo0bits+0x2a>
 8008ca2:	2000      	movs	r0, #0
 8008ca4:	4770      	bx	lr
 8008ca6:	2020      	movs	r0, #32
 8008ca8:	4770      	bx	lr
	...

08008cac <__i2b>:
 8008cac:	b510      	push	{r4, lr}
 8008cae:	460c      	mov	r4, r1
 8008cb0:	2101      	movs	r1, #1
 8008cb2:	f7ff ff03 	bl	8008abc <_Balloc>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	b928      	cbnz	r0, 8008cc6 <__i2b+0x1a>
 8008cba:	4b05      	ldr	r3, [pc, #20]	; (8008cd0 <__i2b+0x24>)
 8008cbc:	4805      	ldr	r0, [pc, #20]	; (8008cd4 <__i2b+0x28>)
 8008cbe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008cc2:	f000 fd0d 	bl	80096e0 <__assert_func>
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	6144      	str	r4, [r0, #20]
 8008cca:	6103      	str	r3, [r0, #16]
 8008ccc:	bd10      	pop	{r4, pc}
 8008cce:	bf00      	nop
 8008cd0:	08009b2f 	.word	0x08009b2f
 8008cd4:	08009b40 	.word	0x08009b40

08008cd8 <__multiply>:
 8008cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cdc:	4691      	mov	r9, r2
 8008cde:	690a      	ldr	r2, [r1, #16]
 8008ce0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	bfb8      	it	lt
 8008ce8:	460b      	movlt	r3, r1
 8008cea:	460c      	mov	r4, r1
 8008cec:	bfbc      	itt	lt
 8008cee:	464c      	movlt	r4, r9
 8008cf0:	4699      	movlt	r9, r3
 8008cf2:	6927      	ldr	r7, [r4, #16]
 8008cf4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008cf8:	68a3      	ldr	r3, [r4, #8]
 8008cfa:	6861      	ldr	r1, [r4, #4]
 8008cfc:	eb07 060a 	add.w	r6, r7, sl
 8008d00:	42b3      	cmp	r3, r6
 8008d02:	b085      	sub	sp, #20
 8008d04:	bfb8      	it	lt
 8008d06:	3101      	addlt	r1, #1
 8008d08:	f7ff fed8 	bl	8008abc <_Balloc>
 8008d0c:	b930      	cbnz	r0, 8008d1c <__multiply+0x44>
 8008d0e:	4602      	mov	r2, r0
 8008d10:	4b44      	ldr	r3, [pc, #272]	; (8008e24 <__multiply+0x14c>)
 8008d12:	4845      	ldr	r0, [pc, #276]	; (8008e28 <__multiply+0x150>)
 8008d14:	f240 115d 	movw	r1, #349	; 0x15d
 8008d18:	f000 fce2 	bl	80096e0 <__assert_func>
 8008d1c:	f100 0514 	add.w	r5, r0, #20
 8008d20:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008d24:	462b      	mov	r3, r5
 8008d26:	2200      	movs	r2, #0
 8008d28:	4543      	cmp	r3, r8
 8008d2a:	d321      	bcc.n	8008d70 <__multiply+0x98>
 8008d2c:	f104 0314 	add.w	r3, r4, #20
 8008d30:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008d34:	f109 0314 	add.w	r3, r9, #20
 8008d38:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008d3c:	9202      	str	r2, [sp, #8]
 8008d3e:	1b3a      	subs	r2, r7, r4
 8008d40:	3a15      	subs	r2, #21
 8008d42:	f022 0203 	bic.w	r2, r2, #3
 8008d46:	3204      	adds	r2, #4
 8008d48:	f104 0115 	add.w	r1, r4, #21
 8008d4c:	428f      	cmp	r7, r1
 8008d4e:	bf38      	it	cc
 8008d50:	2204      	movcc	r2, #4
 8008d52:	9201      	str	r2, [sp, #4]
 8008d54:	9a02      	ldr	r2, [sp, #8]
 8008d56:	9303      	str	r3, [sp, #12]
 8008d58:	429a      	cmp	r2, r3
 8008d5a:	d80c      	bhi.n	8008d76 <__multiply+0x9e>
 8008d5c:	2e00      	cmp	r6, #0
 8008d5e:	dd03      	ble.n	8008d68 <__multiply+0x90>
 8008d60:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d05a      	beq.n	8008e1e <__multiply+0x146>
 8008d68:	6106      	str	r6, [r0, #16]
 8008d6a:	b005      	add	sp, #20
 8008d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d70:	f843 2b04 	str.w	r2, [r3], #4
 8008d74:	e7d8      	b.n	8008d28 <__multiply+0x50>
 8008d76:	f8b3 a000 	ldrh.w	sl, [r3]
 8008d7a:	f1ba 0f00 	cmp.w	sl, #0
 8008d7e:	d024      	beq.n	8008dca <__multiply+0xf2>
 8008d80:	f104 0e14 	add.w	lr, r4, #20
 8008d84:	46a9      	mov	r9, r5
 8008d86:	f04f 0c00 	mov.w	ip, #0
 8008d8a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008d8e:	f8d9 1000 	ldr.w	r1, [r9]
 8008d92:	fa1f fb82 	uxth.w	fp, r2
 8008d96:	b289      	uxth	r1, r1
 8008d98:	fb0a 110b 	mla	r1, sl, fp, r1
 8008d9c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008da0:	f8d9 2000 	ldr.w	r2, [r9]
 8008da4:	4461      	add	r1, ip
 8008da6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008daa:	fb0a c20b 	mla	r2, sl, fp, ip
 8008dae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008db2:	b289      	uxth	r1, r1
 8008db4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008db8:	4577      	cmp	r7, lr
 8008dba:	f849 1b04 	str.w	r1, [r9], #4
 8008dbe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008dc2:	d8e2      	bhi.n	8008d8a <__multiply+0xb2>
 8008dc4:	9a01      	ldr	r2, [sp, #4]
 8008dc6:	f845 c002 	str.w	ip, [r5, r2]
 8008dca:	9a03      	ldr	r2, [sp, #12]
 8008dcc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008dd0:	3304      	adds	r3, #4
 8008dd2:	f1b9 0f00 	cmp.w	r9, #0
 8008dd6:	d020      	beq.n	8008e1a <__multiply+0x142>
 8008dd8:	6829      	ldr	r1, [r5, #0]
 8008dda:	f104 0c14 	add.w	ip, r4, #20
 8008dde:	46ae      	mov	lr, r5
 8008de0:	f04f 0a00 	mov.w	sl, #0
 8008de4:	f8bc b000 	ldrh.w	fp, [ip]
 8008de8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008dec:	fb09 220b 	mla	r2, r9, fp, r2
 8008df0:	4492      	add	sl, r2
 8008df2:	b289      	uxth	r1, r1
 8008df4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008df8:	f84e 1b04 	str.w	r1, [lr], #4
 8008dfc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008e00:	f8be 1000 	ldrh.w	r1, [lr]
 8008e04:	0c12      	lsrs	r2, r2, #16
 8008e06:	fb09 1102 	mla	r1, r9, r2, r1
 8008e0a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008e0e:	4567      	cmp	r7, ip
 8008e10:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008e14:	d8e6      	bhi.n	8008de4 <__multiply+0x10c>
 8008e16:	9a01      	ldr	r2, [sp, #4]
 8008e18:	50a9      	str	r1, [r5, r2]
 8008e1a:	3504      	adds	r5, #4
 8008e1c:	e79a      	b.n	8008d54 <__multiply+0x7c>
 8008e1e:	3e01      	subs	r6, #1
 8008e20:	e79c      	b.n	8008d5c <__multiply+0x84>
 8008e22:	bf00      	nop
 8008e24:	08009b2f 	.word	0x08009b2f
 8008e28:	08009b40 	.word	0x08009b40

08008e2c <__pow5mult>:
 8008e2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e30:	4615      	mov	r5, r2
 8008e32:	f012 0203 	ands.w	r2, r2, #3
 8008e36:	4606      	mov	r6, r0
 8008e38:	460f      	mov	r7, r1
 8008e3a:	d007      	beq.n	8008e4c <__pow5mult+0x20>
 8008e3c:	4c25      	ldr	r4, [pc, #148]	; (8008ed4 <__pow5mult+0xa8>)
 8008e3e:	3a01      	subs	r2, #1
 8008e40:	2300      	movs	r3, #0
 8008e42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e46:	f7ff fe9b 	bl	8008b80 <__multadd>
 8008e4a:	4607      	mov	r7, r0
 8008e4c:	10ad      	asrs	r5, r5, #2
 8008e4e:	d03d      	beq.n	8008ecc <__pow5mult+0xa0>
 8008e50:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008e52:	b97c      	cbnz	r4, 8008e74 <__pow5mult+0x48>
 8008e54:	2010      	movs	r0, #16
 8008e56:	f7ff fe1d 	bl	8008a94 <malloc>
 8008e5a:	4602      	mov	r2, r0
 8008e5c:	6270      	str	r0, [r6, #36]	; 0x24
 8008e5e:	b928      	cbnz	r0, 8008e6c <__pow5mult+0x40>
 8008e60:	4b1d      	ldr	r3, [pc, #116]	; (8008ed8 <__pow5mult+0xac>)
 8008e62:	481e      	ldr	r0, [pc, #120]	; (8008edc <__pow5mult+0xb0>)
 8008e64:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008e68:	f000 fc3a 	bl	80096e0 <__assert_func>
 8008e6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e70:	6004      	str	r4, [r0, #0]
 8008e72:	60c4      	str	r4, [r0, #12]
 8008e74:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008e78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e7c:	b94c      	cbnz	r4, 8008e92 <__pow5mult+0x66>
 8008e7e:	f240 2171 	movw	r1, #625	; 0x271
 8008e82:	4630      	mov	r0, r6
 8008e84:	f7ff ff12 	bl	8008cac <__i2b>
 8008e88:	2300      	movs	r3, #0
 8008e8a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e8e:	4604      	mov	r4, r0
 8008e90:	6003      	str	r3, [r0, #0]
 8008e92:	f04f 0900 	mov.w	r9, #0
 8008e96:	07eb      	lsls	r3, r5, #31
 8008e98:	d50a      	bpl.n	8008eb0 <__pow5mult+0x84>
 8008e9a:	4639      	mov	r1, r7
 8008e9c:	4622      	mov	r2, r4
 8008e9e:	4630      	mov	r0, r6
 8008ea0:	f7ff ff1a 	bl	8008cd8 <__multiply>
 8008ea4:	4639      	mov	r1, r7
 8008ea6:	4680      	mov	r8, r0
 8008ea8:	4630      	mov	r0, r6
 8008eaa:	f7ff fe47 	bl	8008b3c <_Bfree>
 8008eae:	4647      	mov	r7, r8
 8008eb0:	106d      	asrs	r5, r5, #1
 8008eb2:	d00b      	beq.n	8008ecc <__pow5mult+0xa0>
 8008eb4:	6820      	ldr	r0, [r4, #0]
 8008eb6:	b938      	cbnz	r0, 8008ec8 <__pow5mult+0x9c>
 8008eb8:	4622      	mov	r2, r4
 8008eba:	4621      	mov	r1, r4
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	f7ff ff0b 	bl	8008cd8 <__multiply>
 8008ec2:	6020      	str	r0, [r4, #0]
 8008ec4:	f8c0 9000 	str.w	r9, [r0]
 8008ec8:	4604      	mov	r4, r0
 8008eca:	e7e4      	b.n	8008e96 <__pow5mult+0x6a>
 8008ecc:	4638      	mov	r0, r7
 8008ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ed2:	bf00      	nop
 8008ed4:	08009c90 	.word	0x08009c90
 8008ed8:	08009abd 	.word	0x08009abd
 8008edc:	08009b40 	.word	0x08009b40

08008ee0 <__lshift>:
 8008ee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ee4:	460c      	mov	r4, r1
 8008ee6:	6849      	ldr	r1, [r1, #4]
 8008ee8:	6923      	ldr	r3, [r4, #16]
 8008eea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008eee:	68a3      	ldr	r3, [r4, #8]
 8008ef0:	4607      	mov	r7, r0
 8008ef2:	4691      	mov	r9, r2
 8008ef4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ef8:	f108 0601 	add.w	r6, r8, #1
 8008efc:	42b3      	cmp	r3, r6
 8008efe:	db0b      	blt.n	8008f18 <__lshift+0x38>
 8008f00:	4638      	mov	r0, r7
 8008f02:	f7ff fddb 	bl	8008abc <_Balloc>
 8008f06:	4605      	mov	r5, r0
 8008f08:	b948      	cbnz	r0, 8008f1e <__lshift+0x3e>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	4b2a      	ldr	r3, [pc, #168]	; (8008fb8 <__lshift+0xd8>)
 8008f0e:	482b      	ldr	r0, [pc, #172]	; (8008fbc <__lshift+0xdc>)
 8008f10:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008f14:	f000 fbe4 	bl	80096e0 <__assert_func>
 8008f18:	3101      	adds	r1, #1
 8008f1a:	005b      	lsls	r3, r3, #1
 8008f1c:	e7ee      	b.n	8008efc <__lshift+0x1c>
 8008f1e:	2300      	movs	r3, #0
 8008f20:	f100 0114 	add.w	r1, r0, #20
 8008f24:	f100 0210 	add.w	r2, r0, #16
 8008f28:	4618      	mov	r0, r3
 8008f2a:	4553      	cmp	r3, sl
 8008f2c:	db37      	blt.n	8008f9e <__lshift+0xbe>
 8008f2e:	6920      	ldr	r0, [r4, #16]
 8008f30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f34:	f104 0314 	add.w	r3, r4, #20
 8008f38:	f019 091f 	ands.w	r9, r9, #31
 8008f3c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f40:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008f44:	d02f      	beq.n	8008fa6 <__lshift+0xc6>
 8008f46:	f1c9 0e20 	rsb	lr, r9, #32
 8008f4a:	468a      	mov	sl, r1
 8008f4c:	f04f 0c00 	mov.w	ip, #0
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	fa02 f209 	lsl.w	r2, r2, r9
 8008f56:	ea42 020c 	orr.w	r2, r2, ip
 8008f5a:	f84a 2b04 	str.w	r2, [sl], #4
 8008f5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f62:	4298      	cmp	r0, r3
 8008f64:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008f68:	d8f2      	bhi.n	8008f50 <__lshift+0x70>
 8008f6a:	1b03      	subs	r3, r0, r4
 8008f6c:	3b15      	subs	r3, #21
 8008f6e:	f023 0303 	bic.w	r3, r3, #3
 8008f72:	3304      	adds	r3, #4
 8008f74:	f104 0215 	add.w	r2, r4, #21
 8008f78:	4290      	cmp	r0, r2
 8008f7a:	bf38      	it	cc
 8008f7c:	2304      	movcc	r3, #4
 8008f7e:	f841 c003 	str.w	ip, [r1, r3]
 8008f82:	f1bc 0f00 	cmp.w	ip, #0
 8008f86:	d001      	beq.n	8008f8c <__lshift+0xac>
 8008f88:	f108 0602 	add.w	r6, r8, #2
 8008f8c:	3e01      	subs	r6, #1
 8008f8e:	4638      	mov	r0, r7
 8008f90:	612e      	str	r6, [r5, #16]
 8008f92:	4621      	mov	r1, r4
 8008f94:	f7ff fdd2 	bl	8008b3c <_Bfree>
 8008f98:	4628      	mov	r0, r5
 8008f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f9e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008fa2:	3301      	adds	r3, #1
 8008fa4:	e7c1      	b.n	8008f2a <__lshift+0x4a>
 8008fa6:	3904      	subs	r1, #4
 8008fa8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fac:	f841 2f04 	str.w	r2, [r1, #4]!
 8008fb0:	4298      	cmp	r0, r3
 8008fb2:	d8f9      	bhi.n	8008fa8 <__lshift+0xc8>
 8008fb4:	e7ea      	b.n	8008f8c <__lshift+0xac>
 8008fb6:	bf00      	nop
 8008fb8:	08009b2f 	.word	0x08009b2f
 8008fbc:	08009b40 	.word	0x08009b40

08008fc0 <__mcmp>:
 8008fc0:	b530      	push	{r4, r5, lr}
 8008fc2:	6902      	ldr	r2, [r0, #16]
 8008fc4:	690c      	ldr	r4, [r1, #16]
 8008fc6:	1b12      	subs	r2, r2, r4
 8008fc8:	d10e      	bne.n	8008fe8 <__mcmp+0x28>
 8008fca:	f100 0314 	add.w	r3, r0, #20
 8008fce:	3114      	adds	r1, #20
 8008fd0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008fd4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008fd8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008fdc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008fe0:	42a5      	cmp	r5, r4
 8008fe2:	d003      	beq.n	8008fec <__mcmp+0x2c>
 8008fe4:	d305      	bcc.n	8008ff2 <__mcmp+0x32>
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	4610      	mov	r0, r2
 8008fea:	bd30      	pop	{r4, r5, pc}
 8008fec:	4283      	cmp	r3, r0
 8008fee:	d3f3      	bcc.n	8008fd8 <__mcmp+0x18>
 8008ff0:	e7fa      	b.n	8008fe8 <__mcmp+0x28>
 8008ff2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008ff6:	e7f7      	b.n	8008fe8 <__mcmp+0x28>

08008ff8 <__mdiff>:
 8008ff8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ffc:	460c      	mov	r4, r1
 8008ffe:	4606      	mov	r6, r0
 8009000:	4611      	mov	r1, r2
 8009002:	4620      	mov	r0, r4
 8009004:	4690      	mov	r8, r2
 8009006:	f7ff ffdb 	bl	8008fc0 <__mcmp>
 800900a:	1e05      	subs	r5, r0, #0
 800900c:	d110      	bne.n	8009030 <__mdiff+0x38>
 800900e:	4629      	mov	r1, r5
 8009010:	4630      	mov	r0, r6
 8009012:	f7ff fd53 	bl	8008abc <_Balloc>
 8009016:	b930      	cbnz	r0, 8009026 <__mdiff+0x2e>
 8009018:	4b3a      	ldr	r3, [pc, #232]	; (8009104 <__mdiff+0x10c>)
 800901a:	4602      	mov	r2, r0
 800901c:	f240 2132 	movw	r1, #562	; 0x232
 8009020:	4839      	ldr	r0, [pc, #228]	; (8009108 <__mdiff+0x110>)
 8009022:	f000 fb5d 	bl	80096e0 <__assert_func>
 8009026:	2301      	movs	r3, #1
 8009028:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800902c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009030:	bfa4      	itt	ge
 8009032:	4643      	movge	r3, r8
 8009034:	46a0      	movge	r8, r4
 8009036:	4630      	mov	r0, r6
 8009038:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800903c:	bfa6      	itte	ge
 800903e:	461c      	movge	r4, r3
 8009040:	2500      	movge	r5, #0
 8009042:	2501      	movlt	r5, #1
 8009044:	f7ff fd3a 	bl	8008abc <_Balloc>
 8009048:	b920      	cbnz	r0, 8009054 <__mdiff+0x5c>
 800904a:	4b2e      	ldr	r3, [pc, #184]	; (8009104 <__mdiff+0x10c>)
 800904c:	4602      	mov	r2, r0
 800904e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009052:	e7e5      	b.n	8009020 <__mdiff+0x28>
 8009054:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009058:	6926      	ldr	r6, [r4, #16]
 800905a:	60c5      	str	r5, [r0, #12]
 800905c:	f104 0914 	add.w	r9, r4, #20
 8009060:	f108 0514 	add.w	r5, r8, #20
 8009064:	f100 0e14 	add.w	lr, r0, #20
 8009068:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800906c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009070:	f108 0210 	add.w	r2, r8, #16
 8009074:	46f2      	mov	sl, lr
 8009076:	2100      	movs	r1, #0
 8009078:	f859 3b04 	ldr.w	r3, [r9], #4
 800907c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009080:	fa1f f883 	uxth.w	r8, r3
 8009084:	fa11 f18b 	uxtah	r1, r1, fp
 8009088:	0c1b      	lsrs	r3, r3, #16
 800908a:	eba1 0808 	sub.w	r8, r1, r8
 800908e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009092:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009096:	fa1f f888 	uxth.w	r8, r8
 800909a:	1419      	asrs	r1, r3, #16
 800909c:	454e      	cmp	r6, r9
 800909e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80090a2:	f84a 3b04 	str.w	r3, [sl], #4
 80090a6:	d8e7      	bhi.n	8009078 <__mdiff+0x80>
 80090a8:	1b33      	subs	r3, r6, r4
 80090aa:	3b15      	subs	r3, #21
 80090ac:	f023 0303 	bic.w	r3, r3, #3
 80090b0:	3304      	adds	r3, #4
 80090b2:	3415      	adds	r4, #21
 80090b4:	42a6      	cmp	r6, r4
 80090b6:	bf38      	it	cc
 80090b8:	2304      	movcc	r3, #4
 80090ba:	441d      	add	r5, r3
 80090bc:	4473      	add	r3, lr
 80090be:	469e      	mov	lr, r3
 80090c0:	462e      	mov	r6, r5
 80090c2:	4566      	cmp	r6, ip
 80090c4:	d30e      	bcc.n	80090e4 <__mdiff+0xec>
 80090c6:	f10c 0203 	add.w	r2, ip, #3
 80090ca:	1b52      	subs	r2, r2, r5
 80090cc:	f022 0203 	bic.w	r2, r2, #3
 80090d0:	3d03      	subs	r5, #3
 80090d2:	45ac      	cmp	ip, r5
 80090d4:	bf38      	it	cc
 80090d6:	2200      	movcc	r2, #0
 80090d8:	441a      	add	r2, r3
 80090da:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80090de:	b17b      	cbz	r3, 8009100 <__mdiff+0x108>
 80090e0:	6107      	str	r7, [r0, #16]
 80090e2:	e7a3      	b.n	800902c <__mdiff+0x34>
 80090e4:	f856 8b04 	ldr.w	r8, [r6], #4
 80090e8:	fa11 f288 	uxtah	r2, r1, r8
 80090ec:	1414      	asrs	r4, r2, #16
 80090ee:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80090f2:	b292      	uxth	r2, r2
 80090f4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80090f8:	f84e 2b04 	str.w	r2, [lr], #4
 80090fc:	1421      	asrs	r1, r4, #16
 80090fe:	e7e0      	b.n	80090c2 <__mdiff+0xca>
 8009100:	3f01      	subs	r7, #1
 8009102:	e7ea      	b.n	80090da <__mdiff+0xe2>
 8009104:	08009b2f 	.word	0x08009b2f
 8009108:	08009b40 	.word	0x08009b40

0800910c <__d2b>:
 800910c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009110:	4689      	mov	r9, r1
 8009112:	2101      	movs	r1, #1
 8009114:	ec57 6b10 	vmov	r6, r7, d0
 8009118:	4690      	mov	r8, r2
 800911a:	f7ff fccf 	bl	8008abc <_Balloc>
 800911e:	4604      	mov	r4, r0
 8009120:	b930      	cbnz	r0, 8009130 <__d2b+0x24>
 8009122:	4602      	mov	r2, r0
 8009124:	4b25      	ldr	r3, [pc, #148]	; (80091bc <__d2b+0xb0>)
 8009126:	4826      	ldr	r0, [pc, #152]	; (80091c0 <__d2b+0xb4>)
 8009128:	f240 310a 	movw	r1, #778	; 0x30a
 800912c:	f000 fad8 	bl	80096e0 <__assert_func>
 8009130:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009134:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009138:	bb35      	cbnz	r5, 8009188 <__d2b+0x7c>
 800913a:	2e00      	cmp	r6, #0
 800913c:	9301      	str	r3, [sp, #4]
 800913e:	d028      	beq.n	8009192 <__d2b+0x86>
 8009140:	4668      	mov	r0, sp
 8009142:	9600      	str	r6, [sp, #0]
 8009144:	f7ff fd82 	bl	8008c4c <__lo0bits>
 8009148:	9900      	ldr	r1, [sp, #0]
 800914a:	b300      	cbz	r0, 800918e <__d2b+0x82>
 800914c:	9a01      	ldr	r2, [sp, #4]
 800914e:	f1c0 0320 	rsb	r3, r0, #32
 8009152:	fa02 f303 	lsl.w	r3, r2, r3
 8009156:	430b      	orrs	r3, r1
 8009158:	40c2      	lsrs	r2, r0
 800915a:	6163      	str	r3, [r4, #20]
 800915c:	9201      	str	r2, [sp, #4]
 800915e:	9b01      	ldr	r3, [sp, #4]
 8009160:	61a3      	str	r3, [r4, #24]
 8009162:	2b00      	cmp	r3, #0
 8009164:	bf14      	ite	ne
 8009166:	2202      	movne	r2, #2
 8009168:	2201      	moveq	r2, #1
 800916a:	6122      	str	r2, [r4, #16]
 800916c:	b1d5      	cbz	r5, 80091a4 <__d2b+0x98>
 800916e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009172:	4405      	add	r5, r0
 8009174:	f8c9 5000 	str.w	r5, [r9]
 8009178:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800917c:	f8c8 0000 	str.w	r0, [r8]
 8009180:	4620      	mov	r0, r4
 8009182:	b003      	add	sp, #12
 8009184:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009188:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800918c:	e7d5      	b.n	800913a <__d2b+0x2e>
 800918e:	6161      	str	r1, [r4, #20]
 8009190:	e7e5      	b.n	800915e <__d2b+0x52>
 8009192:	a801      	add	r0, sp, #4
 8009194:	f7ff fd5a 	bl	8008c4c <__lo0bits>
 8009198:	9b01      	ldr	r3, [sp, #4]
 800919a:	6163      	str	r3, [r4, #20]
 800919c:	2201      	movs	r2, #1
 800919e:	6122      	str	r2, [r4, #16]
 80091a0:	3020      	adds	r0, #32
 80091a2:	e7e3      	b.n	800916c <__d2b+0x60>
 80091a4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80091a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80091ac:	f8c9 0000 	str.w	r0, [r9]
 80091b0:	6918      	ldr	r0, [r3, #16]
 80091b2:	f7ff fd2b 	bl	8008c0c <__hi0bits>
 80091b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80091ba:	e7df      	b.n	800917c <__d2b+0x70>
 80091bc:	08009b2f 	.word	0x08009b2f
 80091c0:	08009b40 	.word	0x08009b40

080091c4 <_calloc_r>:
 80091c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091c6:	fba1 2402 	umull	r2, r4, r1, r2
 80091ca:	b94c      	cbnz	r4, 80091e0 <_calloc_r+0x1c>
 80091cc:	4611      	mov	r1, r2
 80091ce:	9201      	str	r2, [sp, #4]
 80091d0:	f7fd ff36 	bl	8007040 <_malloc_r>
 80091d4:	9a01      	ldr	r2, [sp, #4]
 80091d6:	4605      	mov	r5, r0
 80091d8:	b930      	cbnz	r0, 80091e8 <_calloc_r+0x24>
 80091da:	4628      	mov	r0, r5
 80091dc:	b003      	add	sp, #12
 80091de:	bd30      	pop	{r4, r5, pc}
 80091e0:	220c      	movs	r2, #12
 80091e2:	6002      	str	r2, [r0, #0]
 80091e4:	2500      	movs	r5, #0
 80091e6:	e7f8      	b.n	80091da <_calloc_r+0x16>
 80091e8:	4621      	mov	r1, r4
 80091ea:	f7fd ff00 	bl	8006fee <memset>
 80091ee:	e7f4      	b.n	80091da <_calloc_r+0x16>

080091f0 <_free_r>:
 80091f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091f2:	2900      	cmp	r1, #0
 80091f4:	d044      	beq.n	8009280 <_free_r+0x90>
 80091f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091fa:	9001      	str	r0, [sp, #4]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	f1a1 0404 	sub.w	r4, r1, #4
 8009202:	bfb8      	it	lt
 8009204:	18e4      	addlt	r4, r4, r3
 8009206:	f7ff fc4d 	bl	8008aa4 <__malloc_lock>
 800920a:	4a1e      	ldr	r2, [pc, #120]	; (8009284 <_free_r+0x94>)
 800920c:	9801      	ldr	r0, [sp, #4]
 800920e:	6813      	ldr	r3, [r2, #0]
 8009210:	b933      	cbnz	r3, 8009220 <_free_r+0x30>
 8009212:	6063      	str	r3, [r4, #4]
 8009214:	6014      	str	r4, [r2, #0]
 8009216:	b003      	add	sp, #12
 8009218:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800921c:	f7ff bc48 	b.w	8008ab0 <__malloc_unlock>
 8009220:	42a3      	cmp	r3, r4
 8009222:	d908      	bls.n	8009236 <_free_r+0x46>
 8009224:	6825      	ldr	r5, [r4, #0]
 8009226:	1961      	adds	r1, r4, r5
 8009228:	428b      	cmp	r3, r1
 800922a:	bf01      	itttt	eq
 800922c:	6819      	ldreq	r1, [r3, #0]
 800922e:	685b      	ldreq	r3, [r3, #4]
 8009230:	1949      	addeq	r1, r1, r5
 8009232:	6021      	streq	r1, [r4, #0]
 8009234:	e7ed      	b.n	8009212 <_free_r+0x22>
 8009236:	461a      	mov	r2, r3
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	b10b      	cbz	r3, 8009240 <_free_r+0x50>
 800923c:	42a3      	cmp	r3, r4
 800923e:	d9fa      	bls.n	8009236 <_free_r+0x46>
 8009240:	6811      	ldr	r1, [r2, #0]
 8009242:	1855      	adds	r5, r2, r1
 8009244:	42a5      	cmp	r5, r4
 8009246:	d10b      	bne.n	8009260 <_free_r+0x70>
 8009248:	6824      	ldr	r4, [r4, #0]
 800924a:	4421      	add	r1, r4
 800924c:	1854      	adds	r4, r2, r1
 800924e:	42a3      	cmp	r3, r4
 8009250:	6011      	str	r1, [r2, #0]
 8009252:	d1e0      	bne.n	8009216 <_free_r+0x26>
 8009254:	681c      	ldr	r4, [r3, #0]
 8009256:	685b      	ldr	r3, [r3, #4]
 8009258:	6053      	str	r3, [r2, #4]
 800925a:	4421      	add	r1, r4
 800925c:	6011      	str	r1, [r2, #0]
 800925e:	e7da      	b.n	8009216 <_free_r+0x26>
 8009260:	d902      	bls.n	8009268 <_free_r+0x78>
 8009262:	230c      	movs	r3, #12
 8009264:	6003      	str	r3, [r0, #0]
 8009266:	e7d6      	b.n	8009216 <_free_r+0x26>
 8009268:	6825      	ldr	r5, [r4, #0]
 800926a:	1961      	adds	r1, r4, r5
 800926c:	428b      	cmp	r3, r1
 800926e:	bf04      	itt	eq
 8009270:	6819      	ldreq	r1, [r3, #0]
 8009272:	685b      	ldreq	r3, [r3, #4]
 8009274:	6063      	str	r3, [r4, #4]
 8009276:	bf04      	itt	eq
 8009278:	1949      	addeq	r1, r1, r5
 800927a:	6021      	streq	r1, [r4, #0]
 800927c:	6054      	str	r4, [r2, #4]
 800927e:	e7ca      	b.n	8009216 <_free_r+0x26>
 8009280:	b003      	add	sp, #12
 8009282:	bd30      	pop	{r4, r5, pc}
 8009284:	20001cb0 	.word	0x20001cb0

08009288 <__sfputc_r>:
 8009288:	6893      	ldr	r3, [r2, #8]
 800928a:	3b01      	subs	r3, #1
 800928c:	2b00      	cmp	r3, #0
 800928e:	b410      	push	{r4}
 8009290:	6093      	str	r3, [r2, #8]
 8009292:	da08      	bge.n	80092a6 <__sfputc_r+0x1e>
 8009294:	6994      	ldr	r4, [r2, #24]
 8009296:	42a3      	cmp	r3, r4
 8009298:	db01      	blt.n	800929e <__sfputc_r+0x16>
 800929a:	290a      	cmp	r1, #10
 800929c:	d103      	bne.n	80092a6 <__sfputc_r+0x1e>
 800929e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092a2:	f000 b95d 	b.w	8009560 <__swbuf_r>
 80092a6:	6813      	ldr	r3, [r2, #0]
 80092a8:	1c58      	adds	r0, r3, #1
 80092aa:	6010      	str	r0, [r2, #0]
 80092ac:	7019      	strb	r1, [r3, #0]
 80092ae:	4608      	mov	r0, r1
 80092b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092b4:	4770      	bx	lr

080092b6 <__sfputs_r>:
 80092b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b8:	4606      	mov	r6, r0
 80092ba:	460f      	mov	r7, r1
 80092bc:	4614      	mov	r4, r2
 80092be:	18d5      	adds	r5, r2, r3
 80092c0:	42ac      	cmp	r4, r5
 80092c2:	d101      	bne.n	80092c8 <__sfputs_r+0x12>
 80092c4:	2000      	movs	r0, #0
 80092c6:	e007      	b.n	80092d8 <__sfputs_r+0x22>
 80092c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092cc:	463a      	mov	r2, r7
 80092ce:	4630      	mov	r0, r6
 80092d0:	f7ff ffda 	bl	8009288 <__sfputc_r>
 80092d4:	1c43      	adds	r3, r0, #1
 80092d6:	d1f3      	bne.n	80092c0 <__sfputs_r+0xa>
 80092d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080092dc <_vfiprintf_r>:
 80092dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092e0:	460d      	mov	r5, r1
 80092e2:	b09d      	sub	sp, #116	; 0x74
 80092e4:	4614      	mov	r4, r2
 80092e6:	4698      	mov	r8, r3
 80092e8:	4606      	mov	r6, r0
 80092ea:	b118      	cbz	r0, 80092f4 <_vfiprintf_r+0x18>
 80092ec:	6983      	ldr	r3, [r0, #24]
 80092ee:	b90b      	cbnz	r3, 80092f4 <_vfiprintf_r+0x18>
 80092f0:	f7fd fdaa 	bl	8006e48 <__sinit>
 80092f4:	4b89      	ldr	r3, [pc, #548]	; (800951c <_vfiprintf_r+0x240>)
 80092f6:	429d      	cmp	r5, r3
 80092f8:	d11b      	bne.n	8009332 <_vfiprintf_r+0x56>
 80092fa:	6875      	ldr	r5, [r6, #4]
 80092fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80092fe:	07d9      	lsls	r1, r3, #31
 8009300:	d405      	bmi.n	800930e <_vfiprintf_r+0x32>
 8009302:	89ab      	ldrh	r3, [r5, #12]
 8009304:	059a      	lsls	r2, r3, #22
 8009306:	d402      	bmi.n	800930e <_vfiprintf_r+0x32>
 8009308:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800930a:	f7fd fe60 	bl	8006fce <__retarget_lock_acquire_recursive>
 800930e:	89ab      	ldrh	r3, [r5, #12]
 8009310:	071b      	lsls	r3, r3, #28
 8009312:	d501      	bpl.n	8009318 <_vfiprintf_r+0x3c>
 8009314:	692b      	ldr	r3, [r5, #16]
 8009316:	b9eb      	cbnz	r3, 8009354 <_vfiprintf_r+0x78>
 8009318:	4629      	mov	r1, r5
 800931a:	4630      	mov	r0, r6
 800931c:	f000 f972 	bl	8009604 <__swsetup_r>
 8009320:	b1c0      	cbz	r0, 8009354 <_vfiprintf_r+0x78>
 8009322:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009324:	07dc      	lsls	r4, r3, #31
 8009326:	d50e      	bpl.n	8009346 <_vfiprintf_r+0x6a>
 8009328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800932c:	b01d      	add	sp, #116	; 0x74
 800932e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009332:	4b7b      	ldr	r3, [pc, #492]	; (8009520 <_vfiprintf_r+0x244>)
 8009334:	429d      	cmp	r5, r3
 8009336:	d101      	bne.n	800933c <_vfiprintf_r+0x60>
 8009338:	68b5      	ldr	r5, [r6, #8]
 800933a:	e7df      	b.n	80092fc <_vfiprintf_r+0x20>
 800933c:	4b79      	ldr	r3, [pc, #484]	; (8009524 <_vfiprintf_r+0x248>)
 800933e:	429d      	cmp	r5, r3
 8009340:	bf08      	it	eq
 8009342:	68f5      	ldreq	r5, [r6, #12]
 8009344:	e7da      	b.n	80092fc <_vfiprintf_r+0x20>
 8009346:	89ab      	ldrh	r3, [r5, #12]
 8009348:	0598      	lsls	r0, r3, #22
 800934a:	d4ed      	bmi.n	8009328 <_vfiprintf_r+0x4c>
 800934c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800934e:	f7fd fe3f 	bl	8006fd0 <__retarget_lock_release_recursive>
 8009352:	e7e9      	b.n	8009328 <_vfiprintf_r+0x4c>
 8009354:	2300      	movs	r3, #0
 8009356:	9309      	str	r3, [sp, #36]	; 0x24
 8009358:	2320      	movs	r3, #32
 800935a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800935e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009362:	2330      	movs	r3, #48	; 0x30
 8009364:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009528 <_vfiprintf_r+0x24c>
 8009368:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800936c:	f04f 0901 	mov.w	r9, #1
 8009370:	4623      	mov	r3, r4
 8009372:	469a      	mov	sl, r3
 8009374:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009378:	b10a      	cbz	r2, 800937e <_vfiprintf_r+0xa2>
 800937a:	2a25      	cmp	r2, #37	; 0x25
 800937c:	d1f9      	bne.n	8009372 <_vfiprintf_r+0x96>
 800937e:	ebba 0b04 	subs.w	fp, sl, r4
 8009382:	d00b      	beq.n	800939c <_vfiprintf_r+0xc0>
 8009384:	465b      	mov	r3, fp
 8009386:	4622      	mov	r2, r4
 8009388:	4629      	mov	r1, r5
 800938a:	4630      	mov	r0, r6
 800938c:	f7ff ff93 	bl	80092b6 <__sfputs_r>
 8009390:	3001      	adds	r0, #1
 8009392:	f000 80aa 	beq.w	80094ea <_vfiprintf_r+0x20e>
 8009396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009398:	445a      	add	r2, fp
 800939a:	9209      	str	r2, [sp, #36]	; 0x24
 800939c:	f89a 3000 	ldrb.w	r3, [sl]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	f000 80a2 	beq.w	80094ea <_vfiprintf_r+0x20e>
 80093a6:	2300      	movs	r3, #0
 80093a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80093ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093b0:	f10a 0a01 	add.w	sl, sl, #1
 80093b4:	9304      	str	r3, [sp, #16]
 80093b6:	9307      	str	r3, [sp, #28]
 80093b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093bc:	931a      	str	r3, [sp, #104]	; 0x68
 80093be:	4654      	mov	r4, sl
 80093c0:	2205      	movs	r2, #5
 80093c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093c6:	4858      	ldr	r0, [pc, #352]	; (8009528 <_vfiprintf_r+0x24c>)
 80093c8:	f7f6 ff0a 	bl	80001e0 <memchr>
 80093cc:	9a04      	ldr	r2, [sp, #16]
 80093ce:	b9d8      	cbnz	r0, 8009408 <_vfiprintf_r+0x12c>
 80093d0:	06d1      	lsls	r1, r2, #27
 80093d2:	bf44      	itt	mi
 80093d4:	2320      	movmi	r3, #32
 80093d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093da:	0713      	lsls	r3, r2, #28
 80093dc:	bf44      	itt	mi
 80093de:	232b      	movmi	r3, #43	; 0x2b
 80093e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093e4:	f89a 3000 	ldrb.w	r3, [sl]
 80093e8:	2b2a      	cmp	r3, #42	; 0x2a
 80093ea:	d015      	beq.n	8009418 <_vfiprintf_r+0x13c>
 80093ec:	9a07      	ldr	r2, [sp, #28]
 80093ee:	4654      	mov	r4, sl
 80093f0:	2000      	movs	r0, #0
 80093f2:	f04f 0c0a 	mov.w	ip, #10
 80093f6:	4621      	mov	r1, r4
 80093f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093fc:	3b30      	subs	r3, #48	; 0x30
 80093fe:	2b09      	cmp	r3, #9
 8009400:	d94e      	bls.n	80094a0 <_vfiprintf_r+0x1c4>
 8009402:	b1b0      	cbz	r0, 8009432 <_vfiprintf_r+0x156>
 8009404:	9207      	str	r2, [sp, #28]
 8009406:	e014      	b.n	8009432 <_vfiprintf_r+0x156>
 8009408:	eba0 0308 	sub.w	r3, r0, r8
 800940c:	fa09 f303 	lsl.w	r3, r9, r3
 8009410:	4313      	orrs	r3, r2
 8009412:	9304      	str	r3, [sp, #16]
 8009414:	46a2      	mov	sl, r4
 8009416:	e7d2      	b.n	80093be <_vfiprintf_r+0xe2>
 8009418:	9b03      	ldr	r3, [sp, #12]
 800941a:	1d19      	adds	r1, r3, #4
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	9103      	str	r1, [sp, #12]
 8009420:	2b00      	cmp	r3, #0
 8009422:	bfbb      	ittet	lt
 8009424:	425b      	neglt	r3, r3
 8009426:	f042 0202 	orrlt.w	r2, r2, #2
 800942a:	9307      	strge	r3, [sp, #28]
 800942c:	9307      	strlt	r3, [sp, #28]
 800942e:	bfb8      	it	lt
 8009430:	9204      	strlt	r2, [sp, #16]
 8009432:	7823      	ldrb	r3, [r4, #0]
 8009434:	2b2e      	cmp	r3, #46	; 0x2e
 8009436:	d10c      	bne.n	8009452 <_vfiprintf_r+0x176>
 8009438:	7863      	ldrb	r3, [r4, #1]
 800943a:	2b2a      	cmp	r3, #42	; 0x2a
 800943c:	d135      	bne.n	80094aa <_vfiprintf_r+0x1ce>
 800943e:	9b03      	ldr	r3, [sp, #12]
 8009440:	1d1a      	adds	r2, r3, #4
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	9203      	str	r2, [sp, #12]
 8009446:	2b00      	cmp	r3, #0
 8009448:	bfb8      	it	lt
 800944a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800944e:	3402      	adds	r4, #2
 8009450:	9305      	str	r3, [sp, #20]
 8009452:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009538 <_vfiprintf_r+0x25c>
 8009456:	7821      	ldrb	r1, [r4, #0]
 8009458:	2203      	movs	r2, #3
 800945a:	4650      	mov	r0, sl
 800945c:	f7f6 fec0 	bl	80001e0 <memchr>
 8009460:	b140      	cbz	r0, 8009474 <_vfiprintf_r+0x198>
 8009462:	2340      	movs	r3, #64	; 0x40
 8009464:	eba0 000a 	sub.w	r0, r0, sl
 8009468:	fa03 f000 	lsl.w	r0, r3, r0
 800946c:	9b04      	ldr	r3, [sp, #16]
 800946e:	4303      	orrs	r3, r0
 8009470:	3401      	adds	r4, #1
 8009472:	9304      	str	r3, [sp, #16]
 8009474:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009478:	482c      	ldr	r0, [pc, #176]	; (800952c <_vfiprintf_r+0x250>)
 800947a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800947e:	2206      	movs	r2, #6
 8009480:	f7f6 feae 	bl	80001e0 <memchr>
 8009484:	2800      	cmp	r0, #0
 8009486:	d03f      	beq.n	8009508 <_vfiprintf_r+0x22c>
 8009488:	4b29      	ldr	r3, [pc, #164]	; (8009530 <_vfiprintf_r+0x254>)
 800948a:	bb1b      	cbnz	r3, 80094d4 <_vfiprintf_r+0x1f8>
 800948c:	9b03      	ldr	r3, [sp, #12]
 800948e:	3307      	adds	r3, #7
 8009490:	f023 0307 	bic.w	r3, r3, #7
 8009494:	3308      	adds	r3, #8
 8009496:	9303      	str	r3, [sp, #12]
 8009498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800949a:	443b      	add	r3, r7
 800949c:	9309      	str	r3, [sp, #36]	; 0x24
 800949e:	e767      	b.n	8009370 <_vfiprintf_r+0x94>
 80094a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80094a4:	460c      	mov	r4, r1
 80094a6:	2001      	movs	r0, #1
 80094a8:	e7a5      	b.n	80093f6 <_vfiprintf_r+0x11a>
 80094aa:	2300      	movs	r3, #0
 80094ac:	3401      	adds	r4, #1
 80094ae:	9305      	str	r3, [sp, #20]
 80094b0:	4619      	mov	r1, r3
 80094b2:	f04f 0c0a 	mov.w	ip, #10
 80094b6:	4620      	mov	r0, r4
 80094b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094bc:	3a30      	subs	r2, #48	; 0x30
 80094be:	2a09      	cmp	r2, #9
 80094c0:	d903      	bls.n	80094ca <_vfiprintf_r+0x1ee>
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d0c5      	beq.n	8009452 <_vfiprintf_r+0x176>
 80094c6:	9105      	str	r1, [sp, #20]
 80094c8:	e7c3      	b.n	8009452 <_vfiprintf_r+0x176>
 80094ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80094ce:	4604      	mov	r4, r0
 80094d0:	2301      	movs	r3, #1
 80094d2:	e7f0      	b.n	80094b6 <_vfiprintf_r+0x1da>
 80094d4:	ab03      	add	r3, sp, #12
 80094d6:	9300      	str	r3, [sp, #0]
 80094d8:	462a      	mov	r2, r5
 80094da:	4b16      	ldr	r3, [pc, #88]	; (8009534 <_vfiprintf_r+0x258>)
 80094dc:	a904      	add	r1, sp, #16
 80094de:	4630      	mov	r0, r6
 80094e0:	f7fd fec2 	bl	8007268 <_printf_float>
 80094e4:	4607      	mov	r7, r0
 80094e6:	1c78      	adds	r0, r7, #1
 80094e8:	d1d6      	bne.n	8009498 <_vfiprintf_r+0x1bc>
 80094ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094ec:	07d9      	lsls	r1, r3, #31
 80094ee:	d405      	bmi.n	80094fc <_vfiprintf_r+0x220>
 80094f0:	89ab      	ldrh	r3, [r5, #12]
 80094f2:	059a      	lsls	r2, r3, #22
 80094f4:	d402      	bmi.n	80094fc <_vfiprintf_r+0x220>
 80094f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094f8:	f7fd fd6a 	bl	8006fd0 <__retarget_lock_release_recursive>
 80094fc:	89ab      	ldrh	r3, [r5, #12]
 80094fe:	065b      	lsls	r3, r3, #25
 8009500:	f53f af12 	bmi.w	8009328 <_vfiprintf_r+0x4c>
 8009504:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009506:	e711      	b.n	800932c <_vfiprintf_r+0x50>
 8009508:	ab03      	add	r3, sp, #12
 800950a:	9300      	str	r3, [sp, #0]
 800950c:	462a      	mov	r2, r5
 800950e:	4b09      	ldr	r3, [pc, #36]	; (8009534 <_vfiprintf_r+0x258>)
 8009510:	a904      	add	r1, sp, #16
 8009512:	4630      	mov	r0, r6
 8009514:	f7fe f94c 	bl	80077b0 <_printf_i>
 8009518:	e7e4      	b.n	80094e4 <_vfiprintf_r+0x208>
 800951a:	bf00      	nop
 800951c:	08009a38 	.word	0x08009a38
 8009520:	08009a58 	.word	0x08009a58
 8009524:	08009a18 	.word	0x08009a18
 8009528:	08009c9c 	.word	0x08009c9c
 800952c:	08009ca6 	.word	0x08009ca6
 8009530:	08007269 	.word	0x08007269
 8009534:	080092b7 	.word	0x080092b7
 8009538:	08009ca2 	.word	0x08009ca2

0800953c <_read_r>:
 800953c:	b538      	push	{r3, r4, r5, lr}
 800953e:	4d07      	ldr	r5, [pc, #28]	; (800955c <_read_r+0x20>)
 8009540:	4604      	mov	r4, r0
 8009542:	4608      	mov	r0, r1
 8009544:	4611      	mov	r1, r2
 8009546:	2200      	movs	r2, #0
 8009548:	602a      	str	r2, [r5, #0]
 800954a:	461a      	mov	r2, r3
 800954c:	f7f7 ffae 	bl	80014ac <_read>
 8009550:	1c43      	adds	r3, r0, #1
 8009552:	d102      	bne.n	800955a <_read_r+0x1e>
 8009554:	682b      	ldr	r3, [r5, #0]
 8009556:	b103      	cbz	r3, 800955a <_read_r+0x1e>
 8009558:	6023      	str	r3, [r4, #0]
 800955a:	bd38      	pop	{r3, r4, r5, pc}
 800955c:	20001cb8 	.word	0x20001cb8

08009560 <__swbuf_r>:
 8009560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009562:	460e      	mov	r6, r1
 8009564:	4614      	mov	r4, r2
 8009566:	4605      	mov	r5, r0
 8009568:	b118      	cbz	r0, 8009572 <__swbuf_r+0x12>
 800956a:	6983      	ldr	r3, [r0, #24]
 800956c:	b90b      	cbnz	r3, 8009572 <__swbuf_r+0x12>
 800956e:	f7fd fc6b 	bl	8006e48 <__sinit>
 8009572:	4b21      	ldr	r3, [pc, #132]	; (80095f8 <__swbuf_r+0x98>)
 8009574:	429c      	cmp	r4, r3
 8009576:	d12b      	bne.n	80095d0 <__swbuf_r+0x70>
 8009578:	686c      	ldr	r4, [r5, #4]
 800957a:	69a3      	ldr	r3, [r4, #24]
 800957c:	60a3      	str	r3, [r4, #8]
 800957e:	89a3      	ldrh	r3, [r4, #12]
 8009580:	071a      	lsls	r2, r3, #28
 8009582:	d52f      	bpl.n	80095e4 <__swbuf_r+0x84>
 8009584:	6923      	ldr	r3, [r4, #16]
 8009586:	b36b      	cbz	r3, 80095e4 <__swbuf_r+0x84>
 8009588:	6923      	ldr	r3, [r4, #16]
 800958a:	6820      	ldr	r0, [r4, #0]
 800958c:	1ac0      	subs	r0, r0, r3
 800958e:	6963      	ldr	r3, [r4, #20]
 8009590:	b2f6      	uxtb	r6, r6
 8009592:	4283      	cmp	r3, r0
 8009594:	4637      	mov	r7, r6
 8009596:	dc04      	bgt.n	80095a2 <__swbuf_r+0x42>
 8009598:	4621      	mov	r1, r4
 800959a:	4628      	mov	r0, r5
 800959c:	f7ff fa28 	bl	80089f0 <_fflush_r>
 80095a0:	bb30      	cbnz	r0, 80095f0 <__swbuf_r+0x90>
 80095a2:	68a3      	ldr	r3, [r4, #8]
 80095a4:	3b01      	subs	r3, #1
 80095a6:	60a3      	str	r3, [r4, #8]
 80095a8:	6823      	ldr	r3, [r4, #0]
 80095aa:	1c5a      	adds	r2, r3, #1
 80095ac:	6022      	str	r2, [r4, #0]
 80095ae:	701e      	strb	r6, [r3, #0]
 80095b0:	6963      	ldr	r3, [r4, #20]
 80095b2:	3001      	adds	r0, #1
 80095b4:	4283      	cmp	r3, r0
 80095b6:	d004      	beq.n	80095c2 <__swbuf_r+0x62>
 80095b8:	89a3      	ldrh	r3, [r4, #12]
 80095ba:	07db      	lsls	r3, r3, #31
 80095bc:	d506      	bpl.n	80095cc <__swbuf_r+0x6c>
 80095be:	2e0a      	cmp	r6, #10
 80095c0:	d104      	bne.n	80095cc <__swbuf_r+0x6c>
 80095c2:	4621      	mov	r1, r4
 80095c4:	4628      	mov	r0, r5
 80095c6:	f7ff fa13 	bl	80089f0 <_fflush_r>
 80095ca:	b988      	cbnz	r0, 80095f0 <__swbuf_r+0x90>
 80095cc:	4638      	mov	r0, r7
 80095ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095d0:	4b0a      	ldr	r3, [pc, #40]	; (80095fc <__swbuf_r+0x9c>)
 80095d2:	429c      	cmp	r4, r3
 80095d4:	d101      	bne.n	80095da <__swbuf_r+0x7a>
 80095d6:	68ac      	ldr	r4, [r5, #8]
 80095d8:	e7cf      	b.n	800957a <__swbuf_r+0x1a>
 80095da:	4b09      	ldr	r3, [pc, #36]	; (8009600 <__swbuf_r+0xa0>)
 80095dc:	429c      	cmp	r4, r3
 80095de:	bf08      	it	eq
 80095e0:	68ec      	ldreq	r4, [r5, #12]
 80095e2:	e7ca      	b.n	800957a <__swbuf_r+0x1a>
 80095e4:	4621      	mov	r1, r4
 80095e6:	4628      	mov	r0, r5
 80095e8:	f000 f80c 	bl	8009604 <__swsetup_r>
 80095ec:	2800      	cmp	r0, #0
 80095ee:	d0cb      	beq.n	8009588 <__swbuf_r+0x28>
 80095f0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80095f4:	e7ea      	b.n	80095cc <__swbuf_r+0x6c>
 80095f6:	bf00      	nop
 80095f8:	08009a38 	.word	0x08009a38
 80095fc:	08009a58 	.word	0x08009a58
 8009600:	08009a18 	.word	0x08009a18

08009604 <__swsetup_r>:
 8009604:	4b32      	ldr	r3, [pc, #200]	; (80096d0 <__swsetup_r+0xcc>)
 8009606:	b570      	push	{r4, r5, r6, lr}
 8009608:	681d      	ldr	r5, [r3, #0]
 800960a:	4606      	mov	r6, r0
 800960c:	460c      	mov	r4, r1
 800960e:	b125      	cbz	r5, 800961a <__swsetup_r+0x16>
 8009610:	69ab      	ldr	r3, [r5, #24]
 8009612:	b913      	cbnz	r3, 800961a <__swsetup_r+0x16>
 8009614:	4628      	mov	r0, r5
 8009616:	f7fd fc17 	bl	8006e48 <__sinit>
 800961a:	4b2e      	ldr	r3, [pc, #184]	; (80096d4 <__swsetup_r+0xd0>)
 800961c:	429c      	cmp	r4, r3
 800961e:	d10f      	bne.n	8009640 <__swsetup_r+0x3c>
 8009620:	686c      	ldr	r4, [r5, #4]
 8009622:	89a3      	ldrh	r3, [r4, #12]
 8009624:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009628:	0719      	lsls	r1, r3, #28
 800962a:	d42c      	bmi.n	8009686 <__swsetup_r+0x82>
 800962c:	06dd      	lsls	r5, r3, #27
 800962e:	d411      	bmi.n	8009654 <__swsetup_r+0x50>
 8009630:	2309      	movs	r3, #9
 8009632:	6033      	str	r3, [r6, #0]
 8009634:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009638:	81a3      	strh	r3, [r4, #12]
 800963a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800963e:	e03e      	b.n	80096be <__swsetup_r+0xba>
 8009640:	4b25      	ldr	r3, [pc, #148]	; (80096d8 <__swsetup_r+0xd4>)
 8009642:	429c      	cmp	r4, r3
 8009644:	d101      	bne.n	800964a <__swsetup_r+0x46>
 8009646:	68ac      	ldr	r4, [r5, #8]
 8009648:	e7eb      	b.n	8009622 <__swsetup_r+0x1e>
 800964a:	4b24      	ldr	r3, [pc, #144]	; (80096dc <__swsetup_r+0xd8>)
 800964c:	429c      	cmp	r4, r3
 800964e:	bf08      	it	eq
 8009650:	68ec      	ldreq	r4, [r5, #12]
 8009652:	e7e6      	b.n	8009622 <__swsetup_r+0x1e>
 8009654:	0758      	lsls	r0, r3, #29
 8009656:	d512      	bpl.n	800967e <__swsetup_r+0x7a>
 8009658:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800965a:	b141      	cbz	r1, 800966e <__swsetup_r+0x6a>
 800965c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009660:	4299      	cmp	r1, r3
 8009662:	d002      	beq.n	800966a <__swsetup_r+0x66>
 8009664:	4630      	mov	r0, r6
 8009666:	f7ff fdc3 	bl	80091f0 <_free_r>
 800966a:	2300      	movs	r3, #0
 800966c:	6363      	str	r3, [r4, #52]	; 0x34
 800966e:	89a3      	ldrh	r3, [r4, #12]
 8009670:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009674:	81a3      	strh	r3, [r4, #12]
 8009676:	2300      	movs	r3, #0
 8009678:	6063      	str	r3, [r4, #4]
 800967a:	6923      	ldr	r3, [r4, #16]
 800967c:	6023      	str	r3, [r4, #0]
 800967e:	89a3      	ldrh	r3, [r4, #12]
 8009680:	f043 0308 	orr.w	r3, r3, #8
 8009684:	81a3      	strh	r3, [r4, #12]
 8009686:	6923      	ldr	r3, [r4, #16]
 8009688:	b94b      	cbnz	r3, 800969e <__swsetup_r+0x9a>
 800968a:	89a3      	ldrh	r3, [r4, #12]
 800968c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009690:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009694:	d003      	beq.n	800969e <__swsetup_r+0x9a>
 8009696:	4621      	mov	r1, r4
 8009698:	4630      	mov	r0, r6
 800969a:	f000 f877 	bl	800978c <__smakebuf_r>
 800969e:	89a0      	ldrh	r0, [r4, #12]
 80096a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80096a4:	f010 0301 	ands.w	r3, r0, #1
 80096a8:	d00a      	beq.n	80096c0 <__swsetup_r+0xbc>
 80096aa:	2300      	movs	r3, #0
 80096ac:	60a3      	str	r3, [r4, #8]
 80096ae:	6963      	ldr	r3, [r4, #20]
 80096b0:	425b      	negs	r3, r3
 80096b2:	61a3      	str	r3, [r4, #24]
 80096b4:	6923      	ldr	r3, [r4, #16]
 80096b6:	b943      	cbnz	r3, 80096ca <__swsetup_r+0xc6>
 80096b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80096bc:	d1ba      	bne.n	8009634 <__swsetup_r+0x30>
 80096be:	bd70      	pop	{r4, r5, r6, pc}
 80096c0:	0781      	lsls	r1, r0, #30
 80096c2:	bf58      	it	pl
 80096c4:	6963      	ldrpl	r3, [r4, #20]
 80096c6:	60a3      	str	r3, [r4, #8]
 80096c8:	e7f4      	b.n	80096b4 <__swsetup_r+0xb0>
 80096ca:	2000      	movs	r0, #0
 80096cc:	e7f7      	b.n	80096be <__swsetup_r+0xba>
 80096ce:	bf00      	nop
 80096d0:	20000010 	.word	0x20000010
 80096d4:	08009a38 	.word	0x08009a38
 80096d8:	08009a58 	.word	0x08009a58
 80096dc:	08009a18 	.word	0x08009a18

080096e0 <__assert_func>:
 80096e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80096e2:	4614      	mov	r4, r2
 80096e4:	461a      	mov	r2, r3
 80096e6:	4b09      	ldr	r3, [pc, #36]	; (800970c <__assert_func+0x2c>)
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4605      	mov	r5, r0
 80096ec:	68d8      	ldr	r0, [r3, #12]
 80096ee:	b14c      	cbz	r4, 8009704 <__assert_func+0x24>
 80096f0:	4b07      	ldr	r3, [pc, #28]	; (8009710 <__assert_func+0x30>)
 80096f2:	9100      	str	r1, [sp, #0]
 80096f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80096f8:	4906      	ldr	r1, [pc, #24]	; (8009714 <__assert_func+0x34>)
 80096fa:	462b      	mov	r3, r5
 80096fc:	f000 f80e 	bl	800971c <fiprintf>
 8009700:	f000 f8a3 	bl	800984a <abort>
 8009704:	4b04      	ldr	r3, [pc, #16]	; (8009718 <__assert_func+0x38>)
 8009706:	461c      	mov	r4, r3
 8009708:	e7f3      	b.n	80096f2 <__assert_func+0x12>
 800970a:	bf00      	nop
 800970c:	20000010 	.word	0x20000010
 8009710:	08009cad 	.word	0x08009cad
 8009714:	08009cba 	.word	0x08009cba
 8009718:	08009ce8 	.word	0x08009ce8

0800971c <fiprintf>:
 800971c:	b40e      	push	{r1, r2, r3}
 800971e:	b503      	push	{r0, r1, lr}
 8009720:	4601      	mov	r1, r0
 8009722:	ab03      	add	r3, sp, #12
 8009724:	4805      	ldr	r0, [pc, #20]	; (800973c <fiprintf+0x20>)
 8009726:	f853 2b04 	ldr.w	r2, [r3], #4
 800972a:	6800      	ldr	r0, [r0, #0]
 800972c:	9301      	str	r3, [sp, #4]
 800972e:	f7ff fdd5 	bl	80092dc <_vfiprintf_r>
 8009732:	b002      	add	sp, #8
 8009734:	f85d eb04 	ldr.w	lr, [sp], #4
 8009738:	b003      	add	sp, #12
 800973a:	4770      	bx	lr
 800973c:	20000010 	.word	0x20000010

08009740 <__swhatbuf_r>:
 8009740:	b570      	push	{r4, r5, r6, lr}
 8009742:	460e      	mov	r6, r1
 8009744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009748:	2900      	cmp	r1, #0
 800974a:	b096      	sub	sp, #88	; 0x58
 800974c:	4614      	mov	r4, r2
 800974e:	461d      	mov	r5, r3
 8009750:	da08      	bge.n	8009764 <__swhatbuf_r+0x24>
 8009752:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009756:	2200      	movs	r2, #0
 8009758:	602a      	str	r2, [r5, #0]
 800975a:	061a      	lsls	r2, r3, #24
 800975c:	d410      	bmi.n	8009780 <__swhatbuf_r+0x40>
 800975e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009762:	e00e      	b.n	8009782 <__swhatbuf_r+0x42>
 8009764:	466a      	mov	r2, sp
 8009766:	f000 f877 	bl	8009858 <_fstat_r>
 800976a:	2800      	cmp	r0, #0
 800976c:	dbf1      	blt.n	8009752 <__swhatbuf_r+0x12>
 800976e:	9a01      	ldr	r2, [sp, #4]
 8009770:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009774:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009778:	425a      	negs	r2, r3
 800977a:	415a      	adcs	r2, r3
 800977c:	602a      	str	r2, [r5, #0]
 800977e:	e7ee      	b.n	800975e <__swhatbuf_r+0x1e>
 8009780:	2340      	movs	r3, #64	; 0x40
 8009782:	2000      	movs	r0, #0
 8009784:	6023      	str	r3, [r4, #0]
 8009786:	b016      	add	sp, #88	; 0x58
 8009788:	bd70      	pop	{r4, r5, r6, pc}
	...

0800978c <__smakebuf_r>:
 800978c:	898b      	ldrh	r3, [r1, #12]
 800978e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009790:	079d      	lsls	r5, r3, #30
 8009792:	4606      	mov	r6, r0
 8009794:	460c      	mov	r4, r1
 8009796:	d507      	bpl.n	80097a8 <__smakebuf_r+0x1c>
 8009798:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800979c:	6023      	str	r3, [r4, #0]
 800979e:	6123      	str	r3, [r4, #16]
 80097a0:	2301      	movs	r3, #1
 80097a2:	6163      	str	r3, [r4, #20]
 80097a4:	b002      	add	sp, #8
 80097a6:	bd70      	pop	{r4, r5, r6, pc}
 80097a8:	ab01      	add	r3, sp, #4
 80097aa:	466a      	mov	r2, sp
 80097ac:	f7ff ffc8 	bl	8009740 <__swhatbuf_r>
 80097b0:	9900      	ldr	r1, [sp, #0]
 80097b2:	4605      	mov	r5, r0
 80097b4:	4630      	mov	r0, r6
 80097b6:	f7fd fc43 	bl	8007040 <_malloc_r>
 80097ba:	b948      	cbnz	r0, 80097d0 <__smakebuf_r+0x44>
 80097bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097c0:	059a      	lsls	r2, r3, #22
 80097c2:	d4ef      	bmi.n	80097a4 <__smakebuf_r+0x18>
 80097c4:	f023 0303 	bic.w	r3, r3, #3
 80097c8:	f043 0302 	orr.w	r3, r3, #2
 80097cc:	81a3      	strh	r3, [r4, #12]
 80097ce:	e7e3      	b.n	8009798 <__smakebuf_r+0xc>
 80097d0:	4b0d      	ldr	r3, [pc, #52]	; (8009808 <__smakebuf_r+0x7c>)
 80097d2:	62b3      	str	r3, [r6, #40]	; 0x28
 80097d4:	89a3      	ldrh	r3, [r4, #12]
 80097d6:	6020      	str	r0, [r4, #0]
 80097d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097dc:	81a3      	strh	r3, [r4, #12]
 80097de:	9b00      	ldr	r3, [sp, #0]
 80097e0:	6163      	str	r3, [r4, #20]
 80097e2:	9b01      	ldr	r3, [sp, #4]
 80097e4:	6120      	str	r0, [r4, #16]
 80097e6:	b15b      	cbz	r3, 8009800 <__smakebuf_r+0x74>
 80097e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097ec:	4630      	mov	r0, r6
 80097ee:	f000 f845 	bl	800987c <_isatty_r>
 80097f2:	b128      	cbz	r0, 8009800 <__smakebuf_r+0x74>
 80097f4:	89a3      	ldrh	r3, [r4, #12]
 80097f6:	f023 0303 	bic.w	r3, r3, #3
 80097fa:	f043 0301 	orr.w	r3, r3, #1
 80097fe:	81a3      	strh	r3, [r4, #12]
 8009800:	89a0      	ldrh	r0, [r4, #12]
 8009802:	4305      	orrs	r5, r0
 8009804:	81a5      	strh	r5, [r4, #12]
 8009806:	e7cd      	b.n	80097a4 <__smakebuf_r+0x18>
 8009808:	08006de1 	.word	0x08006de1

0800980c <__ascii_mbtowc>:
 800980c:	b082      	sub	sp, #8
 800980e:	b901      	cbnz	r1, 8009812 <__ascii_mbtowc+0x6>
 8009810:	a901      	add	r1, sp, #4
 8009812:	b142      	cbz	r2, 8009826 <__ascii_mbtowc+0x1a>
 8009814:	b14b      	cbz	r3, 800982a <__ascii_mbtowc+0x1e>
 8009816:	7813      	ldrb	r3, [r2, #0]
 8009818:	600b      	str	r3, [r1, #0]
 800981a:	7812      	ldrb	r2, [r2, #0]
 800981c:	1e10      	subs	r0, r2, #0
 800981e:	bf18      	it	ne
 8009820:	2001      	movne	r0, #1
 8009822:	b002      	add	sp, #8
 8009824:	4770      	bx	lr
 8009826:	4610      	mov	r0, r2
 8009828:	e7fb      	b.n	8009822 <__ascii_mbtowc+0x16>
 800982a:	f06f 0001 	mvn.w	r0, #1
 800982e:	e7f8      	b.n	8009822 <__ascii_mbtowc+0x16>

08009830 <__ascii_wctomb>:
 8009830:	b149      	cbz	r1, 8009846 <__ascii_wctomb+0x16>
 8009832:	2aff      	cmp	r2, #255	; 0xff
 8009834:	bf85      	ittet	hi
 8009836:	238a      	movhi	r3, #138	; 0x8a
 8009838:	6003      	strhi	r3, [r0, #0]
 800983a:	700a      	strbls	r2, [r1, #0]
 800983c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009840:	bf98      	it	ls
 8009842:	2001      	movls	r0, #1
 8009844:	4770      	bx	lr
 8009846:	4608      	mov	r0, r1
 8009848:	4770      	bx	lr

0800984a <abort>:
 800984a:	b508      	push	{r3, lr}
 800984c:	2006      	movs	r0, #6
 800984e:	f000 f84d 	bl	80098ec <raise>
 8009852:	2001      	movs	r0, #1
 8009854:	f7f7 fe20 	bl	8001498 <_exit>

08009858 <_fstat_r>:
 8009858:	b538      	push	{r3, r4, r5, lr}
 800985a:	4d07      	ldr	r5, [pc, #28]	; (8009878 <_fstat_r+0x20>)
 800985c:	2300      	movs	r3, #0
 800985e:	4604      	mov	r4, r0
 8009860:	4608      	mov	r0, r1
 8009862:	4611      	mov	r1, r2
 8009864:	602b      	str	r3, [r5, #0]
 8009866:	f7f7 fe4a 	bl	80014fe <_fstat>
 800986a:	1c43      	adds	r3, r0, #1
 800986c:	d102      	bne.n	8009874 <_fstat_r+0x1c>
 800986e:	682b      	ldr	r3, [r5, #0]
 8009870:	b103      	cbz	r3, 8009874 <_fstat_r+0x1c>
 8009872:	6023      	str	r3, [r4, #0]
 8009874:	bd38      	pop	{r3, r4, r5, pc}
 8009876:	bf00      	nop
 8009878:	20001cb8 	.word	0x20001cb8

0800987c <_isatty_r>:
 800987c:	b538      	push	{r3, r4, r5, lr}
 800987e:	4d06      	ldr	r5, [pc, #24]	; (8009898 <_isatty_r+0x1c>)
 8009880:	2300      	movs	r3, #0
 8009882:	4604      	mov	r4, r0
 8009884:	4608      	mov	r0, r1
 8009886:	602b      	str	r3, [r5, #0]
 8009888:	f7f7 fe49 	bl	800151e <_isatty>
 800988c:	1c43      	adds	r3, r0, #1
 800988e:	d102      	bne.n	8009896 <_isatty_r+0x1a>
 8009890:	682b      	ldr	r3, [r5, #0]
 8009892:	b103      	cbz	r3, 8009896 <_isatty_r+0x1a>
 8009894:	6023      	str	r3, [r4, #0]
 8009896:	bd38      	pop	{r3, r4, r5, pc}
 8009898:	20001cb8 	.word	0x20001cb8

0800989c <_raise_r>:
 800989c:	291f      	cmp	r1, #31
 800989e:	b538      	push	{r3, r4, r5, lr}
 80098a0:	4604      	mov	r4, r0
 80098a2:	460d      	mov	r5, r1
 80098a4:	d904      	bls.n	80098b0 <_raise_r+0x14>
 80098a6:	2316      	movs	r3, #22
 80098a8:	6003      	str	r3, [r0, #0]
 80098aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80098ae:	bd38      	pop	{r3, r4, r5, pc}
 80098b0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80098b2:	b112      	cbz	r2, 80098ba <_raise_r+0x1e>
 80098b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80098b8:	b94b      	cbnz	r3, 80098ce <_raise_r+0x32>
 80098ba:	4620      	mov	r0, r4
 80098bc:	f000 f830 	bl	8009920 <_getpid_r>
 80098c0:	462a      	mov	r2, r5
 80098c2:	4601      	mov	r1, r0
 80098c4:	4620      	mov	r0, r4
 80098c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098ca:	f000 b817 	b.w	80098fc <_kill_r>
 80098ce:	2b01      	cmp	r3, #1
 80098d0:	d00a      	beq.n	80098e8 <_raise_r+0x4c>
 80098d2:	1c59      	adds	r1, r3, #1
 80098d4:	d103      	bne.n	80098de <_raise_r+0x42>
 80098d6:	2316      	movs	r3, #22
 80098d8:	6003      	str	r3, [r0, #0]
 80098da:	2001      	movs	r0, #1
 80098dc:	e7e7      	b.n	80098ae <_raise_r+0x12>
 80098de:	2400      	movs	r4, #0
 80098e0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80098e4:	4628      	mov	r0, r5
 80098e6:	4798      	blx	r3
 80098e8:	2000      	movs	r0, #0
 80098ea:	e7e0      	b.n	80098ae <_raise_r+0x12>

080098ec <raise>:
 80098ec:	4b02      	ldr	r3, [pc, #8]	; (80098f8 <raise+0xc>)
 80098ee:	4601      	mov	r1, r0
 80098f0:	6818      	ldr	r0, [r3, #0]
 80098f2:	f7ff bfd3 	b.w	800989c <_raise_r>
 80098f6:	bf00      	nop
 80098f8:	20000010 	.word	0x20000010

080098fc <_kill_r>:
 80098fc:	b538      	push	{r3, r4, r5, lr}
 80098fe:	4d07      	ldr	r5, [pc, #28]	; (800991c <_kill_r+0x20>)
 8009900:	2300      	movs	r3, #0
 8009902:	4604      	mov	r4, r0
 8009904:	4608      	mov	r0, r1
 8009906:	4611      	mov	r1, r2
 8009908:	602b      	str	r3, [r5, #0]
 800990a:	f7f7 fdb5 	bl	8001478 <_kill>
 800990e:	1c43      	adds	r3, r0, #1
 8009910:	d102      	bne.n	8009918 <_kill_r+0x1c>
 8009912:	682b      	ldr	r3, [r5, #0]
 8009914:	b103      	cbz	r3, 8009918 <_kill_r+0x1c>
 8009916:	6023      	str	r3, [r4, #0]
 8009918:	bd38      	pop	{r3, r4, r5, pc}
 800991a:	bf00      	nop
 800991c:	20001cb8 	.word	0x20001cb8

08009920 <_getpid_r>:
 8009920:	f7f7 bda2 	b.w	8001468 <_getpid>

08009924 <_init>:
 8009924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009926:	bf00      	nop
 8009928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800992a:	bc08      	pop	{r3}
 800992c:	469e      	mov	lr, r3
 800992e:	4770      	bx	lr

08009930 <_fini>:
 8009930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009932:	bf00      	nop
 8009934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009936:	bc08      	pop	{r3}
 8009938:	469e      	mov	lr, r3
 800993a:	4770      	bx	lr
