func	2:0	47:0	0	static block_t *	Reassemble
params	2:26	0:0	1	
param	2:28	2:44	2	decoder_t *	p_dec
param	2:46	2:65	2	block_t * *	pp_block
stmnts	0:0	46:15	1	
decl	4:4	4:39	2	decoder_sys_t	*p_sys
op	4:25	0:0	2	=
water	4:27	0:0	2	p_dec
op	4:32	0:0	2	->
water	4:34	0:0	2	p_sys
decl	5:4	5:20	2	block_t	*p_block
if	6:4	6:59	2	(pp_block == NULL || * pp_block == NULL)
cond	6:8	6:41	3	pp_block == NULL || * pp_block == NULL
water	6:8	0:0	4	pp_block
op	6:17	0:0	4	==
water	6:20	0:0	4	NULL
op	6:25	0:0	4	||
op	6:28	0:0	4	*
water	6:29	0:0	4	pp_block
op	6:38	0:0	4	==
water	6:41	0:0	4	NULL
stmts	6:48	6:59	3	
return	6:48	6:59	4	NULL
water	6:55	0:0	5	NULL
water	7:4	0:0	2	p_block
op	7:12	0:0	2	=
op	7:14	0:0	2	*
water	7:15	0:0	2	pp_block
water	7:23	0:0	2	;
op	8:4	0:0	2	*
water	8:5	0:0	2	pp_block
op	8:14	0:0	2	=
water	8:16	0:0	2	NULL
water	8:20	0:0	2	;
if	9:4	17:4	2	(p_sys -> i_spu_size <= 0 && ( p_block -> i_pts <= VLC_TS_INVALID || p_block -> i_buffer < 4 ))
cond	9:8	10:68	3	p_sys -> i_spu_size <= 0 && ( p_block -> i_pts <= VLC_TS_INVALID || p_block -> i_buffer < 4 )
water	9:8	0:0	4	p_sys
op	9:13	0:0	4	->
water	9:15	0:0	4	i_spu_size
op	9:26	0:0	4	<=
water	9:29	0:0	4	0
op	9:31	0:0	4	&&
water	10:8	0:0	4	(
water	10:10	0:0	4	p_block
op	10:17	0:0	4	->
water	10:19	0:0	4	i_pts
op	10:25	0:0	4	<=
water	10:28	0:0	4	VLC_TS_INVALID
op	10:43	0:0	4	||
water	10:46	0:0	4	p_block
op	10:53	0:0	4	->
water	10:55	0:0	4	i_buffer
op	10:64	0:0	4	<
water	10:66	0:0	4	4
water	10:68	0:0	4	)
stmts	11:4	17:4	3	
water	11:4	0:0	4	{
call	12:8	12:72	4	msg_Dbg
arg	12:17	12:22	5	p_dec
water	12:17	0:0	6	p_dec
arg	12:24	12:72	5	"invalid starting packet (size < 4 or pts <=0)"
water	12:24	0:0	6	"invalid starting packet (size < 4 or pts <=0)"
water	12:73	0:0	4	;
call	13:8	14:70	4	msg_Dbg
arg	13:17	13:22	5	p_dec
water	13:17	0:0	6	p_dec
arg	13:24	13:70	5	"spu size: %d, i_pts: %"PRId64" i_buffer: %zu"
water	13:24	0:0	6	"spu size: %d, i_pts: %"
water	13:48	0:0	6	PRId64
water	13:54	0:0	6	" i_buffer: %zu"
arg	14:17	14:34	5	p_sys->i_spu_size
water	14:17	0:0	6	p_sys
op	14:22	0:0	6	->
water	14:24	0:0	6	i_spu_size
arg	14:36	14:50	5	p_block->i_pts
water	14:36	0:0	6	p_block
op	14:43	0:0	6	->
water	14:45	0:0	6	i_pts
arg	14:52	14:70	5	p_block->i_buffer
water	14:52	0:0	6	p_block
op	14:59	0:0	6	->
water	14:61	0:0	6	i_buffer
water	14:71	0:0	4	;
call	15:8	15:31	4	block_Release
arg	15:23	15:31	5	p_block
water	15:23	0:0	6	p_block
water	15:32	0:0	4	;
return	16:8	16:19	4	NULL
water	16:15	0:0	5	NULL
water	17:4	0:0	4	}
call	18:4	18:48	2	block_ChainAppend
arg	18:23	18:38	3	&p_sys->p_block
op	18:23	0:0	4	&
water	18:24	0:0	4	p_sys
op	18:29	0:0	4	->
water	18:31	0:0	4	p_block
arg	18:40	18:48	3	p_block
water	18:40	0:0	4	p_block
water	18:49	0:0	2	;
water	19:4	0:0	2	p_sys
op	19:9	0:0	2	->
water	19:11	0:0	2	i_spu
op	19:17	0:0	2	+=
water	19:20	0:0	2	p_block
op	19:27	0:0	2	->
water	19:29	0:0	2	i_buffer
water	19:37	0:0	2	;
if	20:4	37:4	2	(p_sys -> i_spu_size <= 0)
cond	20:8	20:29	3	p_sys -> i_spu_size <= 0
water	20:8	0:0	4	p_sys
op	20:13	0:0	4	->
water	20:15	0:0	4	i_spu_size
op	20:26	0:0	4	<=
water	20:29	0:0	4	0
stmts	21:4	37:4	3	
water	21:4	0:0	4	{
water	22:8	0:0	4	p_sys
op	22:13	0:0	4	->
water	22:15	0:0	4	i_spu_size
op	22:26	0:0	4	=
water	22:28	0:0	4	(
water	22:30	0:0	4	p_block
op	22:37	0:0	4	->
water	22:39	0:0	4	p_buffer
op	22:47	0:0	4	[
water	22:48	0:0	4	0
op	22:49	0:0	4	]
op	22:51	0:0	4	<<
water	22:54	0:0	4	8
water	22:56	0:0	4	)
op	22:57	0:0	4	|
water	23:12	0:0	4	p_block
op	23:19	0:0	4	->
water	23:21	0:0	4	p_buffer
op	23:29	0:0	4	[
water	23:30	0:0	4	1
op	23:31	0:0	4	]
water	23:32	0:0	4	;
water	24:8	0:0	4	p_sys
op	24:13	0:0	4	->
water	24:15	0:0	4	i_rle_size
op	24:26	0:0	4	=
water	24:28	0:0	4	(
water	24:30	0:0	4	(
water	24:32	0:0	4	p_block
op	24:39	0:0	4	->
water	24:41	0:0	4	p_buffer
op	24:49	0:0	4	[
water	24:50	0:0	4	2
op	24:51	0:0	4	]
op	24:53	0:0	4	<<
water	24:56	0:0	4	8
water	24:58	0:0	4	)
op	24:59	0:0	4	|
water	25:12	0:0	4	p_block
op	25:19	0:0	4	->
water	25:21	0:0	4	p_buffer
op	25:29	0:0	4	[
water	25:30	0:0	4	3
op	25:31	0:0	4	]
water	25:33	0:0	4	)
op	25:35	0:0	4	-
water	25:37	0:0	4	4
water	25:38	0:0	4	;
if	28:8	36:8	4	(p_sys -> i_spu_size <= 0 || p_sys -> i_rle_size >= p_sys -> i_spu_size)
cond	28:12	28:66	5	p_sys -> i_spu_size <= 0 || p_sys -> i_rle_size >= p_sys -> i_spu_size
water	28:12	0:0	6	p_sys
op	28:17	0:0	6	->
water	28:19	0:0	6	i_spu_size
op	28:30	0:0	6	<=
water	28:33	0:0	6	0
op	28:35	0:0	6	||
water	28:38	0:0	6	p_sys
op	28:43	0:0	6	->
water	28:45	0:0	6	i_rle_size
op	28:56	0:0	6	>=
water	28:59	0:0	6	p_sys
op	28:64	0:0	6	->
water	28:66	0:0	6	i_spu_size
stmts	29:8	36:8	5	
water	29:8	0:0	6	{
water	30:12	0:0	6	p_sys
op	30:17	0:0	6	->
water	30:19	0:0	6	i_spu_size
op	30:30	0:0	6	=
water	30:32	0:0	6	0
water	30:33	0:0	6	;
water	31:12	0:0	6	p_sys
op	31:17	0:0	6	->
water	31:19	0:0	6	i_rle_size
op	31:30	0:0	6	=
water	31:32	0:0	6	0
water	31:33	0:0	6	;
water	32:12	0:0	6	p_sys
op	32:17	0:0	6	->
water	32:19	0:0	6	i_spu
op	32:30	0:0	6	=
water	32:32	0:0	6	0
water	32:33	0:0	6	;
water	33:12	0:0	6	p_sys
op	33:17	0:0	6	->
water	33:19	0:0	6	p_block
op	33:30	0:0	6	=
water	33:32	0:0	6	NULL
water	33:36	0:0	6	;
call	34:12	34:35	6	block_Release
arg	34:27	34:35	7	p_block
water	34:27	0:0	8	p_block
water	34:36	0:0	6	;
return	35:12	35:23	6	NULL
water	35:19	0:0	7	NULL
water	36:8	0:0	6	}
water	37:4	0:0	4	}
if	38:4	45:4	2	(p_sys -> i_spu >= p_sys -> i_spu_size)
cond	38:8	38:31	3	p_sys -> i_spu >= p_sys -> i_spu_size
water	38:8	0:0	4	p_sys
op	38:13	0:0	4	->
water	38:15	0:0	4	i_spu
op	38:21	0:0	4	>=
water	38:24	0:0	4	p_sys
op	38:29	0:0	4	->
water	38:31	0:0	4	i_spu_size
stmts	39:4	45:4	3	
water	39:4	0:0	4	{
if	41:8	43:54	4	(p_sys -> i_spu > p_sys -> i_spu_size)
cond	41:12	41:34	5	p_sys -> i_spu > p_sys -> i_spu_size
water	41:12	0:0	6	p_sys
op	41:17	0:0	6	->
water	41:19	0:0	6	i_spu
op	41:25	0:0	6	>
water	41:27	0:0	6	p_sys
op	41:32	0:0	6	->
water	41:34	0:0	6	i_spu_size
stmts	42:12	43:54	5	
call	42:12	43:53	6	msg_Dbg
arg	42:21	42:26	7	p_dec
water	42:21	0:0	8	p_dec
arg	42:28	42:62	7	"SPU packets size=%d should be %d"
water	42:28	0:0	8	"SPU packets size=%d should be %d"
arg	43:21	43:33	7	p_sys->i_spu
water	43:21	0:0	8	p_sys
op	43:26	0:0	8	->
water	43:28	0:0	8	i_spu
arg	43:35	43:53	7	p_sys->i_spu_size
water	43:35	0:0	8	p_sys
op	43:40	0:0	8	->
water	43:42	0:0	8	i_spu_size
water	43:54	0:0	6	;
return	44:8	44:29	4	p_sys->p_block
water	44:15	0:0	5	p_sys
op	44:20	0:0	5	->
water	44:22	0:0	5	p_block
water	45:4	0:0	4	}
return	46:4	46:15	2	NULL
water	46:11	0:0	3	NULL
