{"sha": "585d372b05f822f9c77cad2284c034d87a297564", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTg1ZDM3MmIwNWY4MjJmOWM3N2NhZDIyODRjMDM0ZDg3YTI5NzU2NA==", "commit": {"author": {"name": "Simon Dardis", "email": "simon.dardis@imgtec.com", "date": "2015-08-12T10:44:56Z"}, "committer": {"name": "Robert Suchanek", "email": "rts@gcc.gnu.org", "date": "2015-08-12T10:44:56Z"}, "message": "[MIPS] Scheduler fix for the 74k & 24k.\n\n2015-08-12  Simon Dardis  <simon.dardis@imgtec.com>\n\ngcc/\n\t* config/mips/mips.c (mips_store_data_bypass_p): Bring code into\n\tline with comments.\n\t* config/mips/sb1.md: Update usage of mips_store_data_bypass_p.\n\nFrom-SVN: r226805", "tree": {"sha": "284ab360a61603a27d9ed5577cd5eeb27c8d993b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/284ab360a61603a27d9ed5577cd5eeb27c8d993b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/585d372b05f822f9c77cad2284c034d87a297564", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/585d372b05f822f9c77cad2284c034d87a297564", "html_url": "https://github.com/Rust-GCC/gccrs/commit/585d372b05f822f9c77cad2284c034d87a297564", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/585d372b05f822f9c77cad2284c034d87a297564/comments", "author": null, "committer": null, "parents": [{"sha": "bde351d539b33d5723a60835cf4b663afdcd821d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bde351d539b33d5723a60835cf4b663afdcd821d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bde351d539b33d5723a60835cf4b663afdcd821d"}], "stats": {"total": 14, "additions": 10, "deletions": 4}, "files": [{"sha": "2e94a8d43dfa2fdd97a067fa713c1b48df6334ee", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/585d372b05f822f9c77cad2284c034d87a297564/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/585d372b05f822f9c77cad2284c034d87a297564/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=585d372b05f822f9c77cad2284c034d87a297564", "patch": "@@ -1,3 +1,9 @@\n+2015-08-12  Simon Dardis  <simon.dardis@imgtec.com>\n+\n+\t* config/mips/mips.c (mips_store_data_bypass_p): Bring code into\n+\tline with comments.\n+\t* config/mips/sb1.md: Update usage of mips_store_data_bypass_p.\n+\n 2015-08-12  Richard Biener  <rguenther@suse.de>\n \n \t* gimple.h (remove_pointer): New trait."}, {"sha": "535a865e488f5f22cd494b62b97af7c1f7b84e31", "filename": "gcc/config/mips/mips.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/585d372b05f822f9c77cad2284c034d87a297564/gcc%2Fconfig%2Fmips%2Fmips.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/585d372b05f822f9c77cad2284c034d87a297564/gcc%2Fconfig%2Fmips%2Fmips.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.c?ref=585d372b05f822f9c77cad2284c034d87a297564", "patch": "@@ -13615,7 +13615,7 @@ mips_store_data_bypass_p (rtx_insn *out_insn, rtx_insn *in_insn)\n   if (GET_CODE (PATTERN (in_insn)) == UNSPEC_VOLATILE)\n     return false;\n \n-  return !store_data_bypass_p (out_insn, in_insn);\n+  return store_data_bypass_p (out_insn, in_insn);\n }\n \f\n "}, {"sha": "e8d1f1b2da84bb73885e140ba71cecb0278c5359", "filename": "gcc/config/mips/sb1.md", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/585d372b05f822f9c77cad2284c034d87a297564/gcc%2Fconfig%2Fmips%2Fsb1.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/585d372b05f822f9c77cad2284c034d87a297564/gcc%2Fconfig%2Fmips%2Fsb1.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fsb1.md?ref=585d372b05f822f9c77cad2284c034d87a297564", "patch": "@@ -216,7 +216,7 @@\n   \"ir_sb1_load,ir_sb1a_load,ir_sb1_fpload,ir_sb1_fpload_32bitfp,\n    ir_sb1_fpidxload,ir_sb1_fpidxload_32bitfp\"\n   \"ir_sb1_store,ir_sb1_fpstore,ir_sb1_fpidxstore\"\n-  \"mips_store_data_bypass_p\")\n+  \"!mips_store_data_bypass_p\")\n \n ;; On SB-1, simple alu instructions can execute on the LS1 unit.\n \n@@ -289,7 +289,7 @@\n (define_bypass 5\n   \"ir_sb1a_simple_alu,ir_sb1_alu,ir_sb1_alu_0,ir_sb1_mfhi,ir_sb1_mflo\"\n   \"ir_sb1_store,ir_sb1_fpstore,ir_sb1_fpidxstore\"\n-  \"mips_store_data_bypass_p\")\n+  \"!mips_store_data_bypass_p\")\n \n ;; mf{hi,lo} is 1 cycle.  \n \n@@ -351,7 +351,7 @@\n (define_bypass 7\n   \"ir_sb1_mulsi,ir_sb1_muldi\"\n   \"ir_sb1_store,ir_sb1_fpstore,ir_sb1_fpidxstore\"\n-  \"mips_store_data_bypass_p\")\n+  \"!mips_store_data_bypass_p\")\n \n ;; The divide unit is not pipelined.  Divide busy is asserted in the 4th\n ;; cycle, and then deasserted on the latency cycle.  So only one divide at"}]}