/home/wisdom/2019.3/bin/efx_map --project MIPIDebug --root MipiTest --write-efx-verilog /home/wisdom/2019.3/project/MIPIDebug1.6/Efinity/outflow/MIPIDebug.map.v --binary-db /home/wisdom/2019.3/project/MIPIDebug1.6/Efinity/MIPIDebug.vdb --device T20F169 --family Trion --syn_options mode=speed --veri_option verilog_mode=verilog_2k,vhdl_mode=vhdl_2008 --work-dir /home/wisdom/2019.3/project/MIPIDebug1.6/Efinity/work_syn --output-dir /home/wisdom/2019.3/project/MIPIDebug1.6/Efinity/outflow --v /home/wisdom/2019.3/project/MIPIDebug1.6/Efinity/../Source/MIPITxProcess.v,t:verilog_2k --v /home/wisdom/2019.3/project/MIPIDebug1.6/Efinity/../Source/PRBS9.v,t:verilog_2k --v /home/wisdom/2019.3/project/MIPIDebug1.6/Efinity/../Source/MipiRxProcess.v,t:verilog_2k --v /home/wisdom/2019.3/project/MIPIDebug1.6/Efinity/../Source/MipiPixelData.v,t:verilog_2k --v /home/wisdom/2019.3/project/MIPIDebug1.6/Efinity/../Source/MIPITest.v,t:verilog_2k --v /home/wisdom/2019.3/project/MIPIDebug1.6/Efinity/debug_top.v,t:verilog_2k --I /home/wisdom/2019.3/project/MIPIDebug1.6/Efinity