Multiplier_ppl 2000
offgrid_check
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
Grid violation
ortho_45_check
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
Orthogonal and 45 degree violation
acute_check
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
Acute angle  violation
NZVT.X.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NZVT.X.4: Only one Oxide region may be in an Nzvt region
BONDPAD.L.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.L.1: Bondpad length must be >= 68.0 um
NBL.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NBL.X.1: Nburied must have an Nwell isolation ring
NHVT.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NHVT.X.1: Nhvt to Oxide enclosure must be == 0.0 on all sides
NLVT.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NLVT.X.1: Nlvt to Oxide enclosure must be == 0.0 on all sides
PHVT.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PHVT.X.1: Phvt to Oxide enclosure must be == 0.0 on all sides
PLVT.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PLVT.X.1: Plvt to Oxide enclosure must be == 0.0 on all sides
NZVT.O.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NZVT.O.1: Minimum and maximum Nzvt to Active Area overlap == 0.16 um
VIAk.X.3_VIAk.X.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIAk.X.3_VIAk.X.4: Metal1 through Metal6 stack must have two or more stacked Vias at all levels
VIAk.X.3_VIAk.X.4_2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIAk.X.3_VIAk.X.4: Metal2 through Metal7 stack must have two or more stacked Vias at all levels
VIAk.X.3_VIAk.X.4_3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIAk.X.3_VIAk.X.4: Metal3 through Metal8 stack must have two or more stacked Vias at all levels
VIAk.X.3_VIAk.X.4_4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIAk.X.3_VIAk.X.4: Metal4 through Metal9 stack must have two or more stacked Vias at all levels
POLY.SE.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.SE.3: Maximum Poly segment length (width < 0.14) between two contacts >= 12.0 um
VIA1.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA1.E.3: At least 2 Via1 must be used to join Metal1 and Metal2 when they are within 3.0um of a metal plate (Metal1/Metal2) when the metal plate size is has width > 1.5 and length > 1.5
VIA2.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA2.E.3: At least 2 Via2 must be used to join Metal2 and Metal3 when they are within 3.0um of a metal plate (Metal2/Metal3) when the metal plate size is has width > 1.5 and length > 1.5
VIA3.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA3.E.3: At least 2 Via3 must be used to join Metal3 and Metal4 when they are within 3.0um of a metal plate (Metal3/Metal4) when the metal plate size is has width > 1.5 and length > 1.5
VIA4.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA4.E.3: At least 2 Via4 must be used to join Metal4 and Metal5 when they are within 3.0um of a metal plate (Metal4/Metal5) when the metal plate size is has width > 1.5 and length > 1.5
VIA5.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA5.E.3: At least 2 Via5 must be used to join Metal5 and Metal6 when they are within 3.0um of a metal plate (Metal5/Metal6) when the metal plate size is has width > 1.5 and length > 1.5
VIA6.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA6.E.3: At least 2 Via6 must be used to join Metal6 and Metal7 when they are within 3.0um of a metal plate (Metal6/Metal7) when the metal plate size is has width > 1.5 and length > 1.5
VIA7.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA7.E.3: At least 2 Via7 must be used to join Metal7 and Metal8 when they are within 3.0um of a metal plate (Metal7/Metal8) when the metal plate size is has width > 1.5 and length > 1.5
VIA8.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA8.E.3: At least 2 Via8 must be used to join Metal8 and Metal9 when they are within 3.0um of a metal plate (Metal8/Metal9) when the metal plate size is has width > 1.5 and length > 1.5
BONDPAD.SP.5
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.5: Bondpad Metal1 slot to Bondpad Metal1 slot spacing must be == 1.50
BONDPAD.W.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.4: Bondpad Metal1 slot width must be == 1.00
BONDPAD.R.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.R.1: Minimum Bondpad Via1 inside Metal1 to Metal2 crossing must be >= 16.0
BONDPAD.SP.5_2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.5: Bondpad Metal2 slot to Bondpad Metal2 slot spacing must be == 1.50
BONDPAD.W.4_2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.4: Bondpad Metal2 slot width must be == 1.00
BONDPAD.R.1_2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.R.1: Minimum Bondpad Via2 inside Metal2 to Metal3 crossing must be >= 16.0
BONDPAD.SP.5_3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.5: Bondpad Metal3 slot to Bondpad Metal3 slot spacing must be == 1.50
BONDPAD.W.4_3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.4: Bondpad Metal3 slot width must be == 1.00
BONDPAD.R.1_3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.R.1: Minimum Bondpad Via3 inside Metal3 to Metal4 crossing must be >= 16.0
BONDPAD.SP.5_4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.5: Bondpad Metal4 slot to Bondpad Metal4 slot spacing must be == 1.50
BONDPAD.W.4_4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.4: Bondpad Metal4 slot width must be == 1.00
BONDPAD.R.1_4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.R.1: Minimum Bondpad Via4 inside Metal4 to Metal5 crossing must be >= 16.0
BONDPAD.SP.5_5
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.5: Bondpad Metal5 slot to Bondpad Metal5 slot spacing must be == 1.50
BONDPAD.W.4_5
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.4: Bondpad Metal5 slot width must be == 1.00
BONDPAD.R.1_5
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.R.1: Minimum Bondpad Via5 inside Metal5 to Metal6 crossing must be >= 16.0
BONDPAD.SP.5_6
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.5: Bondpad Metal6 slot to Bondpad Metal6 slot spacing must be == 1.50
BONDPAD.W.4_6
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.4: Bondpad Metal6 slot width must be == 1.00
BONDPAD.R.1_6
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.R.1: Minimum Bondpad Via6 inside Metal6 to Metal7 crossing must be >= 16.0
BONDPAD.SP.5_7
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.5: Bondpad Metal7 slot to Bondpad Metal7 slot spacing must be == 1.50
BONDPAD.W.4_7
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.4: Bondpad Metal7 slot width must be == 1.00
BONDPAD.R.1_7
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.R.1: Minimum Bondpad Via7 inside Metal7 to Metal8 crossing must be >= 16.0
BONDPAD.SP.5_8
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.5: Bondpad Metal8 slot to Bondpad Metal8 slot spacing must be == 1.50
BONDPAD.W.4_8
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.4: Bondpad Metal8 slot width must be == 1.00
BONDPAD.R.1_8
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.R.1: Minimum Bondpad Via8 inside Metal8 to Metal9 crossing must be >= 16.0
BONDPAD.SP.5_9
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.5: Bondpad Metal9 slot to Bondpad Metal9 slot spacing must be == 1.50
BONDPAD.W.4_9
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.4: Bondpad Metal9 slot width must be == 1.00
BONDPAD.R.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.R.2: Minimum Bondpad Via9 inside Metal9 to Metal10 crossing must be >= 4.0
BONDPAD.SP.5_10
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.5: Bondpad Metal10 slot to Bondpad Metal10 slot spacing must be == 1.50
BONDPAD.W.4_10
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.4: Bondpad Metal10 slot width must be == 1.00
BONDPAD.R.2_2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.R.2: Minimum Bondpad Via10 inside Metal10 to Metal11 crossing must be >= 4.0
OXIDE.L.1_OXIDE.L.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.L.1_OXIDE.L.2: Maximum Oxide length between two contacts (when the Oxide width is <= 0.18um) must be <= 12.0um and Maximum Oxide length between one contact and the end of the Oxide line (when the Oxide width is <= 0.18um) must be <= 6.0um
BONDPAD.W.5
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.5: Bondpad Metal1 outside Metal1 ring width must be == 5.00
BONDPAD.W.5_2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.5: Bondpad Metal2 outside Metal2 ring width must be == 5.00
BONDPAD.W.5_3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.5: Bondpad Metal3 outside Metal3 ring width must be == 5.00
BONDPAD.W.5_4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.5: Bondpad Metal4 outside Metal4 ring width must be == 5.00
BONDPAD.W.5_5
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.5: Bondpad Metal5 outside Metal5 ring width must be == 5.00
BONDPAD.W.5_6
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.5: Bondpad Metal6 outside Metal6 ring width must be == 5.00
BONDPAD.W.5_7
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.5: Bondpad Metal7 outside Metal7 ring width must be == 5.00
BONDPAD.W.5_8
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.5: Bondpad Metal8 outside Metal8 ring width must be == 5.00
BONDPAD.W.5_9
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.5: Bondpad Metal9 outside Metal9 ring width must be == 5.00
BONDPAD.W.5_10
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.5: Bondpad Metal10 outside Metal10 ring width must be == 5.00
VIA1.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA1.X.1: Metal1 must connect to Metal2 with >= 2 Via1 spaced < 0.30 um or >= 4 Via1 spaced < 0.60 um
VIA2.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA2.X.1: Metal2 must connect to Metal3 with >= 2 Via2 spaced < 0.30 um or >= 4 Via2 spaced < 0.60 um
VIA3.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA3.X.1: Metal3 must connect to Metal4 with >= 2 Via3 spaced < 0.30 um or >= 4 Via3 spaced < 0.60 um
VIA4.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA4.X.1: Metal4 must connect to Metal5 with >= 2 Via4 spaced < 0.30 um or >= 4 Via4 spaced < 0.60 um
VIA5.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA5.X.1: Metal5 must connect to Metal6 with >= 2 Via5 spaced < 0.30 um or >= 4 Via5 spaced < 0.60 um
VIA6.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA6.X.1: Metal6 must connect to Metal7 with >= 2 Via6 spaced < 0.30 um or >= 4 Via6 spaced < 0.60 um
VIA7.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA7.X.1: Metal7 must connect to Metal8 with >= 2 Via7 spaced < 0.30 um or >= 4 Via7 spaced < 0.60 um
VIA8.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA8.X.1: Metal8 must connect to Metal9 with >= 2 Via8 spaced < 0.30 um or >= 4 Via8 spaced < 0.60 um
BONDPAD.B.1A
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1A: Bondpad Metal1 must have bevelled corners
BONDPAD.B.1A_2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1A: Bondpad Metal2 must have bevelled corners
BONDPAD.B.1A_3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1A: Bondpad Metal3 must have bevelled corners
BONDPAD.B.1A_4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1A: Bondpad Metal4 must have bevelled corners
BONDPAD.B.1A_5
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1A: Bondpad Metal5 must have bevelled corners
BONDPAD.B.1A_6
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1A: Bondpad Metal6 must have bevelled corners
BONDPAD.B.1A_7
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1A: Bondpad Metal7 must have bevelled corners
BONDPAD.B.1A_8
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1A: Bondpad Metal8 must have bevelled corners
BONDPAD.B.1A_9
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1A: Bondpad Metal9 must have bevelled corners
BONDPAD.B.1A_10
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1A: Bondpad Metal10 must have bevelled corners
BONDPAD.B.1A_11
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1A: Bondpad Metal11 must have bevelled corners
soft_check_3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_3: ptap missing stamped connections from pdiff_conn
soft_check_6
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_6: psubstrate missing stamped connections from ptap
soft_check_9
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_9: ntap missing stamped connections from ndiff_conn
soft_check_12
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_12: nwell_conn missing stamped connections from ntap
soft_check_15
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_15: nb_tap missing stamped connections from nwell_conn
soft_check_18
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_18: Nburied missing stamped connections from nb_tap
NBL.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NBL.W.1: Minimum Nburied Width >= 0.8 um
NBL.E.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NBL.E.1: Minimum Nburied to Nwell enclosure >= 0.2 um
NBL.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NBL.SP.1: Minimum Nburied to Nburied spacing >= 2.0 um
NBL.SE.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NBL.SE.1: Minimum Nburied to non-related Nwell spacing >= 2.2 um
NBL.SE.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NBL.SE.2: Minimum Nburied to non-related Oxide spacing >= 1.2 um
NBL.SE.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NBL.SE.3: Minimum Nwell ring (on Nburied) to P+ Active spacing >= 0.09 um
NBL.SE.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NBL.SE.4: Minimum Nwell ring (on Nburied) to N+ Active spacing >= 0.09 um
NW.SP.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.SP.2: Minimum Nwell spacing to Nwell (different potential) >= 0.6 um
NW.SP.2_2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.SP.2: Minimum Nwell spacing to Nwell (different potential) >= 0.6 um
NW.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.W.1: Minimum Nwell Width >= 0.3 um
NW.SE.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.SE.2: Minimum Nwell spacing to P+ Active Area >= 0.16 um
NW.SE.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.SE.1: Minimum Nwell spacing to N+ Active Area >= 0.16 um
NW.SE.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.SE.3: Minimum Nwell spacing to N+ 1.8V Active Area >= 0.24 um
NW.SE.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.SE.4: Minimum Nwell spacing to P+ 1.8V Active Area >= 0.24 um
NW.E.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.E.1: Minimum Nwell enclosure of N+ Active Area >= 0.06 um
NW.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.E.2: Minimum Nwell enclosure of P+ Active Area >= 0.06 um
NW.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.E.3: Minimum Nwell enclosure of N+ 1.8V Active Area >= 0.24 um
NW.E.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.E.4: Minimum Nwell enclosure of P+ 1.8V Active Area >= 0.24 um
NW.A.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.A.1: Minimum Nwell area >= 0.18 um
NW.EA.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.EA.1: Minimum Nwell enclosed area >= 0.18 um
NWR.SE.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NWR.SE.1: Minimum Resist Protect Oxide to Nwell spacing >= 0.16 um
NWR.E.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NWR.E.1: Minimum Active Area to Nwell (in resistor) enclosure >= 0.6 um
NWR.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NWR.E.2: Minimum salicided Nwell to Contact enclosure >= 0.16 um
NWR.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NWR.X.1: Thick Oxide is NOT allowed over Nwell resistor
NWR.O.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NWR.O.1: Minimum N+ Implant to Resist Protect Oxide overlap >= 0.22 um
OXIDE.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.W.1: Minimum Active Area width >= 0.05 um
OXIDE.W.2.1.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.W.2.1.1: Minimum 1.1V N-channel gate width >= 0.12 um
OXIDE.W.2.1.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.W.2.1.2: Minimum 1.8V N-channel gate width >= 0.32 um
OXIDE.W.2.2.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.W.2.2.1: Minimum 1.1V P-channel gate width >= 0.12 um
OXIDE.W.2.2.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.W.2.2.2: Minimum 1.8V P-channel gate width >= 0.32 um
OXIDE.W.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.W.3: Minimum Active Area bent 45 degress width >= 0.06 um
OXIDE.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.SP.1: Minimum N+ Active Area to N+ Active Area spacing >= 0.08 um
OXIDE.SP.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.SP.2: Minimum P+ Active Area to P+ Active Area spacing >= 0.08 um
OXIDE.SP.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.SP.3: Minimum N+ Active Area to P+ Active Area spacing >= 0.1 um
OXIDE.SE.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.SE.1: Minimum Active Area to Thick Active Area spacing >= 0.18 um
OXIDE.SP.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.SP.4: Minimum Active Area bent 45 degress to Active Area spacing >= 0.1 um
OXIDE.A.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.A.1: Minimum area for Active Area >= 0.035 um
OXIDE.EA.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.EA.1: Minimum Active Area enclosed area >= 0.04 um
OXIDE.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDE.X.1: Oxide must be covered by N+ Implant or Nzvt or Salicide Block
OXIDER.SE.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDER.SE.2: Minimum Active Resistor to N+ or P+ Implant spacing >= 0.16 um
OXIDER.SE.2_2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDER.SE.2: Minimum Active Resistor to N+ or P+ Implant spacing >= 0.16 um
OXIDER.E.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDER.E.1: Minimum Salicide Block to Active Resistor enclosure >= 0.12 um
OXIDER.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDER.X.1: Oxide resistors must have N+ or P+ Implant
OXIDETHK.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDETHK.W.1: Minimum Thick Active Area width >= 0.35 um
OXIDETHK.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDETHK.SP.1: Minimum Thick Active Area to Thick Active Area spacing >= 0.16 um
OXIDETHK.SP.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDETHK.SP.2: Minimum Thick Active Area bent 45 degrees to Thick Active Area spacing >= 0.32 um
OXIDETHK.SE.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDETHK.SE.1: Minimum N+ 1.8V Active Area to 1.8V N+ Active Area spacing >= 0.1 um
OXIDETHK.SE.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDETHK.SE.2: Minimum P+ 1.8V Active Area to 1.8V P+ Active Area spacing >= 0.1 um
OXIDETHK.SE.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDETHK.SE.3: Minimum N+ 1.8V Active Area to 1.8V P+ Active Area spacing >= 0.12 um
OXIDETHK.E.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDETHK.E.1: Minimum Thick Active Area to Active Area enclosure >= 0.16 um
OXIDETHK.SE.5
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDETHK.SE.5: Minimum Thick Active Area to 1.1V Poly gate spacing >= 0.18 um
OXIDETHK.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDETHK.E.2: Minimum Thick Active Area to Thick Poly gate enclosure >= 0.18 um
NHVT.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NHVT.W.1: Minimum Nhvt width >= 0.12
NHVT.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NHVT.SP.1: Minimum Nhvt spacing >= 0.12
NHVT.X.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NHVT.X.2: Nhvt is NOT allowed on Nwell
NHVT.X.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NHVT.X.3: Nhvt is NOT allowed on P+ Oxide
NHVT.X.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NHVT.X.4: Nhvt is NOT allowed on Nzvt
PHVT.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PHVT.W.1: Minimum Phvt width >= 0.12
PHVT.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PHVT.SP.1: Minimum Phvt spacing >= 0.12
PHVT.X.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PHVT.X.2: Phvt is NOT allowed outside Nwell
PHVT.X.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PHVT.X.3: Phvt is NOT allowed on N+ Oxide
PHVT.X.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PHVT.X.4: Phvt is NOT allowed on Nzvt
NLVT.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NLVT.W.1: Minimum Nlvt width >= 0.12
NLVT.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NLVT.SP.1: Minimum Nlvt spacing >= 0.12
NLVT.X.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NLVT.X.2: Nlvt is NOT allowed on Nwell
NLVT.X.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NLVT.X.3: Nlvt is NOT allowed on P+ Oxide
NLVT.X.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NLVT.X.4: Nlvt is NOT allowed on Nzvt
PLVT.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PLVT.W.1: Minimum Plvt width >= 0.12
PLVT.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PLVT.SP.1: Minimum Plvt spacing >= 0.12
PLVT.X.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PLVT.X.2: Plvt is NOT allowed outside Nwell
PLVT.X.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PLVT.X.3: Plvt is NOT allowed on N+ Oxide
PLVT.X.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PLVT.X.4: Plvt is NOT allowed on Nzvt
NZVT.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NZVT.W.1: Minimum Nzvt width >= 0.35 um
NZVT.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NZVT.SP.1: Minimum Nzvt to Nzvt spacing >= 0.3 um
NZVT.SE.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NZVT.SE.1: Minimum Nzvt to Active spacing >= 0.18 um
NZVT.SE.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NZVT.SE.2: Minimum Nzvt to Nwell spacing >= 0.6 um
NZVT.E.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NZVT.E.1: Minimum N+ Poly gate end cap to Native Active Area enclosure >= 0.1 um
NZVT.L.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NZVT.L.1: Minimum Native device Poly gate length >= 0.30 um
NZVT.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NZVT.W.2: Minimum Native device Poly gate width >= 0.50 um
NZVT.X.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NZVT.X.3: P+ Oxide is NOT allowed in Nzvt
POLY.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.W.1: Minimum 1.1V N-channel gate length >= 0.045 um
POLY.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.W.2: Minimum 1.1V P-channel gate length >= 0.045 um
POLY.W.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.W.3: Minimum 1.8V N-channel gate length >= 0.15 um
POLY.W.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.W.4: Minimum 1.8V P-channel gate length >= 0.15 um
POLY.W.5
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.W.5: Minimum Poly interconnect width >= 0.045 um
POLY.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.SP.1: Minimum Poly resistor space >= 0.3 um
POLY.SP.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.SP.2: Minimum Poly gate space  >= 0.06 um
POLY.SP.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.SP.3: Minimum Poly interconnect space >= 0.06 um
POLY.SP.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.SP.4: Minimum gate space in thick active >= 0.20 um
POLY.E.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.E.1: Minimum N-channel gate extension beyond Active Area >= 0.1 um
POLY.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.E.2: Minimum P-channel gate extension beyond Active Area >= 0.1 um
POLY.SE.1_POLY.SE.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.SE.1_POLY.SE.2: Minimum Poly interconnect to related Active Area space >= 0.05 um
POLY.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.E.3: Minimum Active Area (source/drain) to gate enclosure >= 0.1 um
POLY.W.6
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.W.6: Minimum bent Poly width >= 0.1 um
POLY.SP.5
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.SP.5: Minimum bent Poly space >= 0.1 um
POLY.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.X.1: Poly gate cannot have bends
POLY.X.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.X.2: Poly resistor cannot have bends
POLY.A.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.A.1: Minimum area for Poly interconnect >= 0.02 um
POLY.EA.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLY.EA.1: Minimum enclosed area for Poly interconnect >= 0.05 um
POLYR.E.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLYR.E.1: Minimum Salicide Block to Poly resistor enclosure >= 0.14 um
POLYR.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLYR.E.2: Minimum N+ Implant to Poly used in resistor enclosure >= 0.07 um
POLYR.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLYR.E.3: Minimum P+ Implant to Poly used in resistor enclosure >= 0.07 um
POLYR.SE.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLYR.SE.2: Minimum Poly resistor to other Implant spacing >= 0.15 um
POLYR.SE.2_2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLYR.SE.2: Minimum Poly resistor to other Implant spacing >= 0.15 um
POLYR.SE.2_3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLYR.SE.2: Minimum Poly resistor to other Implant spacing >= 0.15 um
POLYR.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLYR.X.1: Poly resistors must have N+ or P+ Implant
NIMP.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.W.1: Minimum N+ Implant width >= 0.12 um
NIMP.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.SP.1: Minimum N+ Implant space >= 0.12 um
NIMP.E.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.E.1: Minimum N+ Implant to Active Area enclosure >= 0.07 um
NIMP.O.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.O.1: Minimum N+ Implant to Active Area overlap >= 0.08 um
NIMP.SE.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.SE.1: Minimum N+ Implant to P+ Active Area (inside Nwell) spacing >= 0.08 um
NIMP.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.E.2: Minimum N+ Implant to Active Area (Nwell tie) enclosure >= 0.01 um
NIMP.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.E.3: Minimum N+ Implant to gate side enclosure >= 0.1 um
NIMP.E.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.E.4: Minimum N+ Implant to gate (endcap) enclosure >= 0.1 um
NIMP.SE.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.SE.2: Minimum N+ Implant to P+ Active Area (substrate tie) spacing >= 0.02 um
NIMP.A.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.A.1: Minimum area for N+ Implant >= 0.018 um
NIMP.EA.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.EA.1: Minimum N+ Implant ring enclosed area  >= 0.04 um
NIMP.SE.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.SE.3: Minimum N+ Implant to P+ gate side (butted Implant) spacing >= 0.1 um
NIMP.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NIMP.X.1: Nimp is NOT allowed over Pimp
PIMP.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PIMP.W.1: Minimum P+ Implant width >= 0.12 um
PIMP.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PIMP.SP.1: Minimum P+ Implant space >= 0.12 um
PIMP.E.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PIMP.E.1: Minimum P+ Implant to Active Area enclosure >= 0.07 um
PIMP.O.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PIMP.O.1: Minimum P+ Implant to Active Area overlap >= 0.08 um
PIMP.SE.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PIMP.SE.1: Minimum P+ Implant to N+ Active Area (outside Nwell) spacing >= 0.08 um
PIMP.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PIMP.E.2: Minimum P+ Implant to Active Area (substrate tie) enclosure >= 0.01 um
PIMP.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PIMP.E.3: Minimum P+ Implant to gate side enclosure >= 0.1 um
PIMP.E.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PIMP.E.4: Minimum P+ Implant to gate (endcap) enclosure >= 0.1 um
PIMP.SE.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PIMP.SE.2: Minimum P+ Implant to N+ Active Area (Nwell tie) spacing >= 0.02 um
PIMP.A.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PIMP.A.1: Minimum area for P+ Implant >= 0.018 um
PIMP.EA.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PIMP.EA.1: Minimum P+ Implant ring enclosed area  >= 0.04 um
PIMP.SE.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
PIMP.SE.3: Minimum P+ Implant to N+ gate side (butted Implant) spacing >= 0.1 um
CONT.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.W.1: Maximum and minimum Contact width/length == 0.06 um
CONT.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.SP.1: Minimum Contact to Contact spacing >= 0.06 um
CONT.SP.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.SP.2: Space to three adjacent Contacts ( < 0.10um apart) >= 0.08 um
CONT.SE.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.SE.1: Minimum Contact on Active Area to gate spacing >= 0.05 um
CONT.SE.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.SE.2: Minimum Contact on 1.8V Active Area to gate spacing >= 0.06 um
CONT.SE.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.SE.3: Minimum gate Contact on Active Area spacing >= 0.06 um
CONT.SE.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.SE.4: Minimum 1.8V gate Contact on Active Area spacing >= 0.07 um
CONT.E.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.E.1: Minimum Active Area to Contact enclosure >= 0.03 um
CONT.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.E.2: Minimum Poly to Contact enclosure >= 0.02 um
CONT.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.E.3: Minimum Poly to Contact enclosure on at least two opposite sides >= 0.03 um
CONT.E.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.E.4: Minimum N+/P+ Implant on Active Area to Contact enclosure >= 0.03 um
CONT.E.4_2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.E.4: Minimum N+/P+ Implant on Active Area to Contact enclosure >= 0.03 um
CONT.X.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.X.1: Cont on gate is NOT allowed
CONT.X.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.X.2: Nimp edge is NOT allowed on Oxide Cont
CONT.X.2_2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.X.2: Pimp edge is NOT allowed on Oxide Cont
CONT.X.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CONT.X.3: CONT must be covered by Oxide or Poly
SIPROT.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
SIPROT.W.1: Minimum Salicide Block width >= 0.22 um
SIPROT.SP.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
SIPROT.SP.1: Minimum Salicide Block space >= 0.22 um
SIPROT.SE.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
SIPROT.SE.1: Minimum Salicide Block to Contact spacing >= 0.12 um
SIPROT.SE.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
SIPROT.SE.2: Minimum Salicide Block to unrelated Active Area spacing >= 0.12 um
SIPROT.SE.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
SIPROT.SE.3: Minimum Salicide Block to gate spacing >= 0.22 um
SIPROT.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
SIPROT.E.2: Minimum Active Area to Salicide Block enclosure >= 0.12 um
SIPROT.E.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
SIPROT.E.1: Minimum Salicide Block to Active Area enclosure >= 0.12 um
SIPROT.E.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
SIPROT.E.3: Minimum Salicide Block to Poly (on field) enclosure >= 0.14 um
SIPROT.A.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
SIPROT.A.1: Minimum Salicide Block area >= 0.6 um
SIPROT.SE.4
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
SIPROT.SE.4: Minimum Salicide Block to Poly (on field) spacing >= 0.18 um
SIPROT.EA.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
SIPROT.EA.1: Minimum Salicide Block enclosed area >= 0.6 um
METAL2.E.1_METAL2.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.E.1_METAL2.E.2: Metal2 Enc 0.005 & 0.03
METAL3.E.1_METAL3.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.E.1_METAL3.E.2: Metal3 Enc 0.005 & 0.03
METAL4.E.1_METAL4.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.E.1_METAL4.E.2: Metal4 Enc 0.005 & 0.03
METAL5.E.1_METAL5.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.E.1_METAL5.E.2: Metal5 Enc 0.005 & 0.03
METAL6.E.1_METAL6.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.E.1_METAL6.E.2: Metal6 Enc 0.005 & 0.03
METAL7.E.1_METAL7.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.E.1_METAL7.E.2: Metal7 Enc 0.005 & 0.03
METAL8.E.1_METAL8.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.E.1_METAL8.E.2: Metal8 Enc 0.005 & 0.03
METAL9.E.1_METAL9.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.E.1_METAL9.E.2: Metal9 Enc 0.005 & 0.03
METAL10.E.1_METAL10.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL10.E.1_METAL10.E.2: Metal10 Enc 0.005 & 0.03
METAL11.E.1_METAL11.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL11.E.1_METAL11.E.2: Metal11 Enc 0.005 & 0.03
METAL1.E.1_METAL1.E.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.E.1_METAL1.E.2: Metal1 Enc 0 & 0.03
METAL1.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.W.1: Metal1 width must be >= 0.06 um
METAL2.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.W.1: Metal2 width must be >= 0.08 um
METAL3.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.W.1: Metal3 width must be >= 0.08 um
METAL4.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.W.1: Metal4 width must be >= 0.08 um
METAL5.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.W.1: Metal5 width must be >= 0.08 um
METAL6.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.W.1: Metal6 width must be >= 0.08 um
METAL7.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.W.1: Metal7 width must be >= 0.08 um
METAL8.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.W.1: Metal8 width must be >= 0.08 um
METAL9.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.W.1: Metal9 width must be >= 0.08 um
METAL10.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL10.W.1: Metal10 width must be >= 0.22 um
METAL11.W.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL11.W.1: Metal11 width must be >= 0.22 um
METAL1.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.W.2: Metal1 width must be <= 6.0 um
METAL2.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.W.2: Metal2 width must be <= 6.0 um
METAL3.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.W.2: Metal3 width must be <= 6.0 um
METAL4.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.W.2: Metal4 width must be <= 6.0 um
METAL5.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.W.2: Metal5 width must be <= 6.0 um
METAL6.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.W.2: Metal6 width must be <= 6.0 um
METAL7.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.W.2: Metal7 width must be <= 6.0 um
METAL8.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.W.2: Metal8 width must be <= 6.0 um
METAL9.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.W.2: Metal9 width must be <= 6.0 um
METAL10.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL10.W.2: Metal10 width must be <= 6.0 um
METAL11.W.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL11.W.2: Metal11 width must be <= 6.0 um
METAL1.SP.1.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.SP.1.1: Metal1 to Metal1 spacing must be >= 0.06 um
METAL2.SP.1.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.SP.1.1: Metal2 to Metal2 spacing must be >= 0.07 um
METAL3.SP.1.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.SP.1.1: Metal3 to Metal3 spacing must be >= 0.07 um
METAL4.SP.1.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.SP.1.1: Metal4 to Metal4 spacing must be >= 0.07 um
METAL5.SP.1.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.SP.1.1: Metal5 to Metal5 spacing must be >= 0.07 um
METAL6.SP.1.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.SP.1.1: Metal6 to Metal6 spacing must be >= 0.07 um
METAL7.SP.1.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.SP.1.1: Metal7 to Metal7 spacing must be >= 0.07 um
METAL8.SP.1.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.SP.1.1: Metal8 to Metal8 spacing must be >= 0.07 um
METAL9.SP.1.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.SP.1.1: Metal9 to Metal9 spacing must be >= 0.07 um
METAL10.SP.1.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL10.SP.1.1: Metal10 to Metal10 spacing must be >= 0.20 um
METAL11.SP.1.1
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL11.SP.1.1: Metal11 to Metal11 spacing must be >= 0.20 um
METAL1.SP.1.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.SP.1.2: Metal1 to Metal1 spacing must be >= 0.1 um
METAL2.SP.1.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.SP.1.2: Metal2 to Metal2 spacing must be >= 0.15 um
METAL3.SP.1.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.SP.1.2: Metal3 to Metal3 spacing must be >= 0.15 um
METAL4.SP.1.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.SP.1.2: Metal4 to Metal4 spacing must be >= 0.15 um
METAL5.SP.1.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.SP.1.2: Metal5 to Metal5 spacing must be >= 0.15 um
METAL6.SP.1.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.SP.1.2: Metal6 to Metal6 spacing must be >= 0.15 um
METAL7.SP.1.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.SP.1.2: Metal7 to Metal7 spacing must be >= 0.15 um
METAL8.SP.1.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.SP.1.2: Metal8 to Metal8 spacing must be >= 0.15 um
METAL9.SP.1.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.SP.1.2: Metal9 to Metal9 spacing must be >= 0.15 um
METAL1.SP.1.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.SP.1.3: Metal1 to Metal1 spacing must be >= 0.25 um
METAL2.SP.1.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.SP.1.3: Metal2 to Metal2 spacing must be >= 0.25 um
METAL3.SP.1.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.SP.1.3: Metal3 to Metal3 spacing must be >= 0.25 um
METAL4.SP.1.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.SP.1.3: Metal4 to Metal4 spacing must be >= 0.25 um
METAL5.SP.1.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.SP.1.3: Metal5 to Metal5 spacing must be >= 0.25 um
METAL6.SP.1.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.SP.1.3: Metal6 to Metal6 spacing must be >= 0.25 um
METAL7.SP.1.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.SP.1.3: Metal7 to Metal7 spacing must be >= 0.25 um
METAL8.SP.1.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.SP.1.3: Metal8 to Metal8 spacing must be >= 0.25 um
METAL9.SP.1.3
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.SP.1.3: Metal9 to Metal9 spacing must be >= 0.25 um
METAL10.SP.1.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL10.SP.1.2: Metal10 to Metal10 spacing must be >= 0.35 um
METAL11.SP.1.2
0 0 2 Apr 29 16:56:56 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL11.SP.1.2: Metal11 to Metal11 spacing must be >= 0.35 um
METAL1.SP.1.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.SP.1.4: Metal1 to Metal1 spacing must be >= 0.45 um
METAL2.SP.1.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.SP.1.4: Metal2 to Metal2 spacing must be >= 0.45 um
METAL3.SP.1.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.SP.1.4: Metal3 to Metal3 spacing must be >= 0.45 um
METAL4.SP.1.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.SP.1.4: Metal4 to Metal4 spacing must be >= 0.45 um
METAL5.SP.1.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.SP.1.4: Metal5 to Metal5 spacing must be >= 0.45 um
METAL6.SP.1.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.SP.1.4: Metal6 to Metal6 spacing must be >= 0.45 um
METAL7.SP.1.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.SP.1.4: Metal7 to Metal7 spacing must be >= 0.45 um
METAL8.SP.1.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.SP.1.4: Metal8 to Metal8 spacing must be >= 0.45 um
METAL9.SP.1.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.SP.1.4: Metal9 to Metal9 spacing must be >= 0.45 um
METAL10.SP.1.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL10.SP.1.3: Metal10 to Metal10 spacing must be >= 0.45 um
METAL11.SP.1.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL11.SP.1.3: Metal11 to Metal11 spacing must be >= 0.45 um
METAL1.SP.1.5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.SP.1.5: Metal1 to Metal1 spacing must be >= 0.75 um
METAL2.SP.1.5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.SP.1.5: Metal2 to Metal2 spacing must be >= 0.75 um
METAL3.SP.1.5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.SP.1.5: Metal3 to Metal3 spacing must be >= 0.75 um
METAL4.SP.1.5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.SP.1.5: Metal4 to Metal4 spacing must be >= 0.75 um
METAL5.SP.1.5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.SP.1.5: Metal5 to Metal5 spacing must be >= 0.75 um
METAL6.SP.1.5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.SP.1.5: Metal6 to Metal6 spacing must be >= 0.75 um
METAL7.SP.1.5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.SP.1.5: Metal7 to Metal7 spacing must be >= 0.75 um
METAL8.SP.1.5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.SP.1.5: Metal8 to Metal8 spacing must be >= 0.75 um
METAL9.SP.1.5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.SP.1.5: Metal9 to Metal9 spacing must be >= 0.75 um
METAL10.SP.1.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL10.SP.1.4: Metal10 to Metal10 spacing must be >= 0.75 um
METAL11.SP.1.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL11.SP.1.4: Metal11 to Metal11 spacing must be >= 0.75 um
METAL1.SP.1.6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.SP.1.6: Metal1 to Metal1 spacing must be >= 1.25 um
METAL2.SP.1.6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.SP.1.6: Metal2 to Metal2 spacing must be >= 1.25 um
METAL3.SP.1.6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.SP.1.6: Metal3 to Metal3 spacing must be >= 1.25 um
METAL4.SP.1.6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.SP.1.6: Metal4 to Metal4 spacing must be >= 1.25 um
METAL5.SP.1.6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.SP.1.6: Metal5 to Metal5 spacing must be >= 1.25 um
METAL6.SP.1.6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.SP.1.6: Metal6 to Metal6 spacing must be >= 1.25 um
METAL7.SP.1.6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.SP.1.6: Metal7 to Metal7 spacing must be >= 1.25 um
METAL8.SP.1.6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.SP.1.6: Metal8 to Metal8 spacing must be >= 1.25 um
METAL9.SP.1.6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.SP.1.6: Metal9 to Metal9 spacing must be >= 1.25 um
METAL10.SP.1.5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL10.SP.1.5: Metal10 to Metal10 spacing must be >= 1.25 um
METAL11.SP.1.5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL11.SP.1.5: Metal11 to Metal11 spacing must be >= 1.25 um
METAL1.L.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.L.1: Metal1 non-90 degree segments must be >= 0.1 um
METAL2.L.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.L.1: Metal2 non-90 degree segments must be >= 0.1 um
METAL3.L.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.L.1: Metal3 non-90 degree segments must be >= 0.1 um
METAL4.L.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.L.1: Metal4 non-90 degree segments must be >= 0.1 um
METAL5.L.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.L.1: Metal5 non-90 degree segments must be >= 0.1 um
METAL6.L.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.L.1: Metal6 non-90 degree segments must be >= 0.1 um
METAL7.L.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.L.1: Metal7 non-90 degree segments must be >= 0.1 um
METAL8.L.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.L.1: Metal8 non-90 degree segments must be >= 0.1 um
METAL9.L.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.L.1: Metal9 non-90 degree segments must be >= 0.1 um
METAL1.SP.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.SP.2: Metal1 to bent Metal1 spacing must be >= 0.1 um
METAL1.W.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.W.3: Bent Metal1 (45 degree angle) width must be >= 0.07
METAL2.SP.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.SP.2: Metal2 to bent Metal2 spacing must be >= 0.1 um
METAL2.W.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.W.3: Bent Metal2 (45 degree angle) width must be >= 0.09
METAL3.SP.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.SP.2: Metal3 to bent Metal3 spacing must be >= 0.1 um
METAL3.W.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.W.3: Bent Metal3 (45 degree angle) width must be >= 0.09
METAL4.SP.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.SP.2: Metal4 to bent Metal4 spacing must be >= 0.1 um
METAL4.W.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.W.3: Bent Metal4 (45 degree angle) width must be >= 0.09
METAL5.SP.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.SP.2: Metal5 to bent Metal5 spacing must be >= 0.1 um
METAL5.W.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.W.3: Bent Metal5 (45 degree angle) width must be >= 0.09
METAL6.SP.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.SP.2: Metal6 to bent Metal6 spacing must be >= 0.1 um
METAL6.W.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.W.3: Bent Metal6 (45 degree angle) width must be >= 0.09
METAL7.SP.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.SP.2: Metal7 to bent Metal7 spacing must be >= 0.1 um
METAL7.W.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.W.3: Bent Metal7 (45 degree angle) width must be >= 0.09
METAL8.SP.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.SP.2: Metal8 to bent Metal8 spacing must be >= 0.1 um
METAL8.W.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.W.3: Bent Metal8 (45 degree angle) width must be >= 0.09
METAL9.SP.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.SP.2: Metal9 to bent Metal9 spacing must be >= 0.1 um
METAL9.W.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.W.3: Bent Metal9 (45 degree angle) width must be >= 0.09
METAL1.SP.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.SP.3: Min End Of Line Spacing >= 0.08
METAL2.SP.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.SP.3: Min End Of Line Spacing >= 0.08
METAL3.SP.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.SP.3: Min End Of Line Spacing >= 0.08
METAL4.SP.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.SP.3: Min End Of Line Spacing >= 0.08
METAL5.SP.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.SP.3: Min End Of Line Spacing >= 0.08
METAL6.SP.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.SP.3: Min End Of Line Spacing >= 0.08
METAL7.SP.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.SP.3: Min End Of Line Spacing >= 0.08
METAL8.SP.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.SP.3: Min End Of Line Spacing >= 0.08
METAL9.SP.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.SP.3: Min End Of Line Spacing >= 0.08
METAL1.A.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.A.1: Metal1 area must be >= 0.02 um
METAL2.A.1
50 50 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.A.1: Metal2 area must be >= 0.02 um
p 1 4
-29980 41970
-29820 41970
-29820 42230
-29980 42230
p 2 4
-29980 35850
-29820 35850
-29820 36110
-29980 36110
p 3 4
-29980 11520
-29820 11520
-29820 11780
-29980 11780
p 4 4
-29980 -48820
-29820 -48820
-29820 -48560
-29980 -48560
p 5 4
-29680 42370
-29520 42370
-29520 42630
-29680 42630
p 6 4
-29680 36250
-29520 36250
-29520 36510
-29680 36510
p 7 4
-29680 11920
-29520 11920
-29520 12180
-29680 12180
p 8 4
-29680 -48420
-29520 -48420
-29520 -48160
-29680 -48160
p 9 4
-29380 42770
-29220 42770
-29220 43030
-29380 43030
p 10 4
-29380 36650
-29220 36650
-29220 36910
-29380 36910
p 11 4
-29380 12320
-29220 12320
-29220 12580
-29380 12580
p 12 4
-29380 -48020
-29220 -48020
-29220 -47760
-29380 -47760
p 13 4
-29080 43170
-28920 43170
-28920 43430
-29080 43430
p 14 4
-29080 37050
-28920 37050
-28920 37310
-29080 37310
p 15 4
-29080 12720
-28920 12720
-28920 12980
-29080 12980
p 16 4
-29080 -47620
-28920 -47620
-28920 -47360
-29080 -47360
p 17 4
-26790 6160
-26630 6160
-26630 6420
-26790 6420
p 18 4
-26450 5780
-26290 5780
-26290 6040
-26450 6040
p 19 4
-10630 -29100
-10470 -29100
-10470 -28840
-10630 -28840
p 20 4
-10630 -53160
-10470 -53160
-10470 -52900
-10630 -52900
p 21 4
-13040 13100
-12880 13100
-12880 13360
-13040 13360
p 22 4
-13040 -16090
-12880 -16090
-12880 -15830
-13040 -15830
p 23 4
-12740 8420
-12580 8420
-12580 8680
-12740 8680
p 24 4
-12740 -15720
-12580 -15720
-12580 -15460
-12740 -15460
p 25 4
-12430 -25770
-12270 -25770
-12270 -25510
-12430 -25510
p 26 4
-12430 -49850
-12270 -49850
-12270 -49590
-12430 -49590
p 27 4
-17580 -29540
-17420 -29540
-17420 -29280
-17580 -29280
p 28 4
-17580 -30430
-17420 -30430
-17420 -30170
-17580 -30170
p 29 4
-3720 -21640
-3560 -21640
-3560 -21380
-3720 -21380
p 30 4
-3720 -46890
-3560 -46890
-3560 -46630
-3720 -46630
p 31 4
-3360 20460
-3200 20460
-3200 20720
-3360 20720
p 32 4
-3360 10420
-3200 10420
-3200 10680
-3360 10680
p 33 4
-3360 -19780
-3200 -19780
-3200 -19520
-3360 -19520
p 34 4
-10250 7180
-10090 7180
-10090 7440
-10250 7440
p 35 4
-10250 -16650
-10090 -16650
-10090 -16390
-10250 -16390
p 36 4
1150 -30040
1310 -30040
1310 -29780
1150 -29780
p 37 4
1150 -54150
1310 -54150
1310 -53890
1150 -53890
p 38 4
1870 12070
2030 12070
2030 12330
1870 12330
p 39 4
1870 -16090
2030 -16090
2030 -15830
1870 -15830
p 40 4
2170 8420
2330 8420
2330 8680
2170 8680
p 41 4
2170 -15720
2330 -15720
2330 -15460
2170 -15460
p 42 4
18890 -29050
19050 -29050
19050 -28790
18890 -28790
p 43 4
18890 -45040
19050 -45040
19050 -44780
18890 -44780
p 44 4
11190 -21640
11350 -21640
11350 -21380
11190 -21380
p 45 4
11190 -47250
11350 -47250
11350 -46990
11190 -46990
p 46 4
12070 6900
12230 6900
12230 7160
12070 7160
p 47 4
12410 8560
12570 8560
12570 8820
12410 8820
p 48 4
12410 -29640
12570 -29640
12570 -29380
12410 -29380
p 49 4
16870 -25740
17030 -25740
17030 -25480
16870 -25480
p 50 4
16870 -48840
17030 -48840
17030 -48580
16870 -48580
METAL3.A.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.A.1: Metal3 area must be >= 0.02 um
METAL4.A.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.A.1: Metal4 area must be >= 0.02 um
METAL5.A.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.A.1: Metal5 area must be >= 0.02 um
METAL6.A.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.A.1: Metal6 area must be >= 0.02 um
METAL7.A.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.A.1: Metal7 area must be >= 0.02 um
METAL8.A.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.A.1: Metal8 area must be >= 0.02 um
METAL9.A.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.A.1: Metal9 area must be >= 0.02 um
METAL10.A.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL10.A.1: Metal10 area must be >= 0.10 um
METAL11.A.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL11.A.1: Metal11 area must be >= 0.10 um
METAL1.EA.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL1.EA.1: Metal1 enclosed area must be >= 0.05 um
METAL2.EA.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL2.EA.1: Metal2 enclosed area must be >= 0.05 um
METAL3.EA.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL3.EA.1: Metal3 enclosed area must be >= 0.05 um
METAL4.EA.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL4.EA.1: Metal4 enclosed area must be >= 0.05 um
METAL5.EA.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL5.EA.1: Metal5 enclosed area must be >= 0.05 um
METAL6.EA.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL6.EA.1: Metal6 enclosed area must be >= 0.05 um
METAL7.EA.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL7.EA.1: Metal7 enclosed area must be >= 0.05 um
METAL8.EA.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL8.EA.1: Metal8 enclosed area must be >= 0.05 um
METAL9.EA.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL9.EA.1: Metal9 enclosed area must be >= 0.05 um
METAL10.EA.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL10.EA.1: Metal10 enclosed area must be >= 0.05 um
METAL11.EA.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
METAL11.EA.1: Metal11 enclosed area must be >= 0.05 um
CMET.S.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CMET.S.1: Minimum space of CapMetal >= 1.0 um
CMET.W.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CMET.W.1: Minimum width of CapMetal >= 1.0 um
CMET.E.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CMET.E.1: Minimum Metal 1 overlap of Via 10 on CapMetal >= 0.05 um
CMET.E.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CMET.E.2: Minimum CapMetal overlap of Via 10 >= 0.15 um
CMET.E.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CMET.E.4: Minimum Metal 10 overlap of CapMetal >= 0.2 um
CMET.E.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
CMET.E.3: Minimum CapMetal extension over Metal 11 >= 0.1 um
VIA1.W.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA1.W.1: Via1 shapes must be 0.07x0.07 rectangles
VIA1.SP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA1.SP.1: Via1 to Via1 spacing must be >= 0.07 um
VIA2.W.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA2.W.1: Via2 shapes must be 0.07x0.07 rectangles
VIA2.SP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA2.SP.1: Via2 to Via2 spacing must be >= 0.07 um
VIA3.W.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA3.W.1: Via3 shapes must be 0.07x0.07 rectangles
VIA3.SP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA3.SP.1: Via3 to Via3 spacing must be >= 0.07 um
VIA4.W.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA4.W.1: Via4 shapes must be 0.07x0.07 rectangles
VIA4.SP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA4.SP.1: Via4 to Via4 spacing must be >= 0.07 um
VIA5.W.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA5.W.1: Via5 shapes must be 0.07x0.07 rectangles
VIA5.SP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA5.SP.1: Via5 to Via5 spacing must be >= 0.07 um
VIA6.W.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA6.W.1: Via6 shapes must be 0.07x0.07 rectangles
VIA6.SP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA6.SP.1: Via6 to Via6 spacing must be >= 0.07 um
VIA7.W.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA7.W.1: Via7 shapes must be 0.07x0.07 rectangles
VIA7.SP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA7.SP.1: Via7 to Via7 spacing must be >= 0.07 um
VIA8.W.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA8.W.1: Via8 shapes must be 0.07x0.07 rectangles
VIA8.SP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA8.SP.1: Via8 to Via8 spacing must be >= 0.07 um
VIA9.W.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA9.W.1: Via9 shapes must be 0.18x0.18 rectangles
VIA9.SP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA9.SP.1: Via9 to Via9 spacing must be >= 0.18 um
VIA10.W.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA10.W.1: Via10 shapes must be 0.18x0.18 rectangles
VIA10.SP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA10.SP.1: Via10 to Via10 spacing must be >= 0.18 um
VIA1.E.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA1.E.1: Metal1 to Via1 enclosure must be >= 0.005 um
VIA1.E.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA1.E.2: Metal1 to Via1 enclosure on opposite sides must be >= 0.03 um
VIA2.E.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA2.E.1: Metal2 to Via2 enclosure must be >= 0.005 um
VIA2.E.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA2.E.2: Metal2 to Via2 enclosure on opposite sides must be >= 0.03 um
VIA3.E.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA3.E.1: Metal3 to Via3 enclosure must be >= 0.005 um
VIA3.E.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA3.E.2: Metal3 to Via3 enclosure on opposite sides must be >= 0.03 um
VIA4.E.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA4.E.1: Metal4 to Via4 enclosure must be >= 0.005 um
VIA4.E.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA4.E.2: Metal4 to Via4 enclosure on opposite sides must be >= 0.03 um
VIA5.E.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA5.E.1: Metal5 to Via5 enclosure must be >= 0.005 um
VIA5.E.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA5.E.2: Metal5 to Via5 enclosure on opposite sides must be >= 0.03 um
VIA6.E.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA6.E.1: Metal6 to Via6 enclosure must be >= 0.005 um
VIA6.E.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA6.E.2: Metal6 to Via6 enclosure on opposite sides must be >= 0.03 um
VIA7.E.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA7.E.1: Metal7 to Via7 enclosure must be >= 0.005 um
VIA7.E.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA7.E.2: Metal7 to Via7 enclosure on opposite sides must be >= 0.03 um
VIA8.E.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA8.E.1: Metal8 to Via8 enclosure must be >= 0.005 um
VIA8.E.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA8.E.2: Metal8 to Via8 enclosure on opposite sides must be >= 0.03 um
VIA9.E.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA9.E.1: Metal9 to Via9 enclosure must be >= 0.015 um
VIA9.E.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA9.E.2: Metal9 to Via9 enclosure on opposite sides must be >= 0.04 um
VIA10.E.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA10.E.1: Metal10 to Via10 enclosure must be >= 0.015 um
VIA10.E.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA10.E.2: Metal10 to Via10 enclosure on opposite sides must be >= 0.04 um
VIA1.X.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA1.X.2: Metal1 must connect to Metal2 with >= 4 Via1 spaced < 0.30 um or >= 9 Via1 spaced < 0.60 um
VIA2.X.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA2.X.2: Metal2 must connect to Metal3 with >= 4 Via2 spaced < 0.30 um or >= 9 Via2 spaced < 0.60 um
VIA3.X.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA3.X.2: Metal3 must connect to Metal4 with >= 4 Via3 spaced < 0.30 um or >= 9 Via3 spaced < 0.60 um
VIA4.X.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA4.X.2: Metal4 must connect to Metal5 with >= 4 Via4 spaced < 0.30 um or >= 9 Via4 spaced < 0.60 um
VIA5.X.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA5.X.2: Metal5 must connect to Metal6 with >= 4 Via5 spaced < 0.30 um or >= 9 Via5 spaced < 0.60 um
VIA6.X.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA6.X.2: Metal6 must connect to Metal7 with >= 4 Via6 spaced < 0.30 um or >= 9 Via6 spaced < 0.60 um
VIA7.X.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA7.X.2: Metal7 must connect to Metal8 with >= 4 Via7 spaced < 0.30 um or >= 9 Via7 spaced < 0.60 um
VIA8.X.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
VIA8.X.2: Metal8 must connect to Metal9 with >= 4 Via8 spaced < 0.30 um or >= 9 Via8 spaced < 0.60 um
LATCHUP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
LATCHUP.1: The maximum distance from any point in a P+ source/drain Active Area to the nearest Nwell pick-up in the same Nwell >= 20.0 um
LATCHUP.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
LATCHUP.2: The maximum distance from any point in a N+ source/drain Active Area to the nearest Psub pick-up in the same Psub >= 20.0 um
ESD.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.1: ESD gate width must be >= 10.0 um and <= 30.0 um
ESD.5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.5: NMOS I/O and ESD devices must be inside P+ rings
ESD.6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.6: PMOS I/O and ESD devices must be inside N+ rings
ESD.7
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.7: P+ taps can NOT butt NMOS I/O and ESD devices
ESD.7_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.7: N+ taps can NOT butt PMOS I/O and ESD devices
ESD.11
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.11: Minimum SiProt to Poly gate overlap in NMOS and PMOS drains >= 0.05 um
ESD.12
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.12: Minimum enclosure of SiProt edge to Poly gate edge in NMOS and PMOS drains >= 0.9 um
ESD.13
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.13: Minimum SiProt to Oxide overlap in NMOS and PMOS I/O drains >= 0.9 um
ESD.14
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.14: Exact gate length of NMOS and PMOS in I/O buffers and in Vdd to Vss ESD protection == 0.2 um
ESD.15
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.15: Minimu Poly gate to Contact spacing in NMOS and PMOS in I/O buffers and in Vdd to Vss ESD protection >= 0.12 um
BONDPAD.E.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.1: Metal1 to Bondpad enclosure must be >= 2.0 um
BONDPAD.SP.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.2: Bondpad Metal1 to Metal1 spacing must be >= 3.0 um
BONDPAD.E.1_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.1: Metal2 to Bondpad enclosure must be >= 2.0 um
BONDPAD.SP.2_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.2: Bondpad Metal2 to Metal2 spacing must be >= 3.0 um
BONDPAD.E.1_3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.1: Metal3 to Bondpad enclosure must be >= 2.0 um
BONDPAD.SP.2_3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.2: Bondpad Metal3 to Metal3 spacing must be >= 3.0 um
BONDPAD.E.1_4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.1: Metal4 to Bondpad enclosure must be >= 2.0 um
BONDPAD.SP.2_4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.2: Bondpad Metal4 to Metal4 spacing must be >= 3.0 um
BONDPAD.E.1_5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.1: Metal5 to Bondpad enclosure must be >= 2.0 um
BONDPAD.SP.2_5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.2: Bondpad Metal5 to Metal5 spacing must be >= 3.0 um
BONDPAD.E.1_6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.1: Metal6 to Bondpad enclosure must be >= 2.0 um
BONDPAD.SP.2_6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.2: Bondpad Metal6 to Metal6 spacing must be >= 3.0 um
BONDPAD.E.1_7
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.1: Metal7 to Bondpad enclosure must be >= 2.0 um
BONDPAD.SP.2_7
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.2: Bondpad Metal7 to Metal7 spacing must be >= 3.0 um
BONDPAD.E.1_8
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.1: Metal8 to Bondpad enclosure must be >= 2.0 um
BONDPAD.SP.2_8
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.2: Bondpad Metal8 to Metal8 spacing must be >= 3.0 um
BONDPAD.E.1_9
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.1: Metal9 to Bondpad enclosure must be >= 2.0 um
BONDPAD.SP.2_9
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.2: Bondpad Metal9 to Metal9 spacing must be >= 3.0 um
BONDPAD.E.1_10
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.1: Metal10 to Bondpad enclosure must be >= 2.0 um
BONDPAD.SP.2_10
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.2: Bondpad Metal10 to Metal10 spacing must be >= 3.0 um
BONDPAD.E.1_11
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.1: Metal11 to Bondpad enclosure must be >= 2.0 um
BONDPAD.SP.2_11
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.2: Bondpad Metal11 to Metal11 spacing must be >= 3.0 um
BONDPAD.W.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.W.1: Bondpad width must be >= 55.0 um
BONDPAD.SP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.1: Bondpad to Bondpad spacing must be >= 8.0 um
BONDPAD.B.1B
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1B: Bondpad Metal1 beveled segments must be >= 1.8 um and <= 3.2 um
BONDPAD.B.1B_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1B: Bondpad Metal2 beveled segments must be >= 1.8 um and <= 3.2 um
BONDPAD.B.1B_3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1B: Bondpad Metal3 beveled segments must be >= 1.8 um and <= 3.2 um
BONDPAD.B.1B_4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1B: Bondpad Metal4 beveled segments must be >= 1.8 um and <= 3.2 um
BONDPAD.B.1B_5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1B: Bondpad Metal5 beveled segments must be >= 1.8 um and <= 3.2 um
BONDPAD.B.1B_6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1B: Bondpad Metal6 beveled segments must be >= 1.8 um and <= 3.2 um
BONDPAD.B.1B_7
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1B: Bondpad Metal7 beveled segments must be >= 1.8 um and <= 3.2 um
BONDPAD.B.1B_8
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1B: Bondpad Metal8 beveled segments must be >= 1.8 um and <= 3.2 um
BONDPAD.B.1B_9
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1B: Bondpad Metal9 beveled segments must be >= 1.8 um and <= 3.2 um
BONDPAD.B.1B_10
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1B: Bondpad Metal10 beveled segments must be >= 1.8 um and <= 3.2 um
BONDPAD.B.1B_11
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.B.1B: Bondpad Metal11 beveled segments must be >= 1.8 um and <= 3.2 um
BONDPAD.SP.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.3: Bondpad Via1 to Bondpad Via1 spacing must be >= 0.22 um
BONDPAD.SP.3_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.3: Bondpad Via2 to Bondpad Via2 spacing must be >= 0.22 um
BONDPAD.SP.3_3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.3: Bondpad Via3 to Bondpad Via3 spacing must be >= 0.22 um
BONDPAD.SP.3_4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.3: Bondpad Via4 to Bondpad Via4 spacing must be >= 0.22 um
BONDPAD.SP.3_5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.3: Bondpad Via5 to Bondpad Via5 spacing must be >= 0.22 um
BONDPAD.SP.3_6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.3: Bondpad Via6 to Bondpad Via6 spacing must be >= 0.22 um
BONDPAD.SP.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.4: Bondpad Via7 to Bondpad Via7 spacing must be >= 0.22 um
BONDPAD.SP.4_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.4: Bondpad Via8 to Bondpad Via8 spacing must be >= 0.22 um
BONDPAD.SP.4_3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.4: Bondpad Via9 to Bondpad Via9 spacing must be >= 0.54 um
BONDPAD.SP.4_4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.4: Bondpad Via10 to Bondpad Via10 spacing must be >= 0.54 um
BONDPAD.E.2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.2: Bondpad Metal1 to Via1 enclosure must be >= 0.05 um
BONDPAD.E.2_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.2: Bondpad Metal2 to Via2 enclosure must be >= 0.05 um
BONDPAD.E.2_3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.2: Bondpad Metal3 to Via3 enclosure must be >= 0.05 um
BONDPAD.E.2_4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.2: Bondpad Metal4 to Via4 enclosure must be >= 0.05 um
BONDPAD.E.2_5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.2: Bondpad Metal5 to Via5 enclosure must be >= 0.05 um
BONDPAD.E.2_6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.2: Bondpad Metal6 to Via6 enclosure must be >= 0.05 um
BONDPAD.E.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.3: Bondpad Metal7 to Via7 enclosure must be >= 0.05 um
BONDPAD.E.3_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.3: Bondpad Metal8 to Via8 enclosure must be >= 0.05 um
BONDPAD.E.3_3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.3: Bondpad Metal9 to Via9 enclosure must be >= 0.09 um
BONDPAD.E.3_4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.3: Bondpad Metal9 to Via10 enclosure must be >= 0.09 um
BONDPAD.E.2_7
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.2: Bondpad Metal2 to Via1 enclosure must be >= 0.05 um
BONDPAD.E.2_8
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.2: Bondpad Metal3 to Via2 enclosure must be >= 0.05 um
BONDPAD.E.2_9
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.2: Bondpad Metal4 to Via3 enclosure must be >= 0.05 um
BONDPAD.E.2_10
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.2: Bondpad Metal5 to Via4 enclosure must be >= 0.05 um
BONDPAD.E.2_11
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.2: Bondpad Metal6 to Via5 enclosure must be >= 0.05 um
BONDPAD.E.2_12
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.2: Bondpad Metal7 to Via6 enclosure must be >= 0.05 um
BONDPAD.E.3_5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.3: Bondpad Metal8 to Via7 enclosure must be >= 0.05 um
BONDPAD.E.3_6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.3: Bondpad Metal9 to Via8 enclosure must be >= 0.05 um
BONDPAD.E.3_7
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.3: Bondpad Metal10 to Via9 enclosure must be >= 0.09 um
BONDPAD.E.3_8
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.E.3: Bondpad Metal11 to Via10 enclosure must be >= 0.09 um
BONDPAD.SP.6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.6: Bondpad Metal1 to Bondpad Metal1 spacing across first slot must be >= 1.00 um and <= 3.50 um
BONDPAD.SP.6_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.6: Bondpad Metal2 to Bondpad Metal2 spacing across first slot must be >= 1.00 um and <= 3.50 um
BONDPAD.SP.6_3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.6: Bondpad Metal3 to Bondpad Metal3 spacing across first slot must be >= 1.00 um and <= 3.50 um
BONDPAD.SP.6_4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.6: Bondpad Metal4 to Bondpad Metal4 spacing across first slot must be >= 1.00 um and <= 3.50 um
BONDPAD.SP.6_5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.6: Bondpad Metal5 to Bondpad Metal5 spacing across first slot must be >= 1.00 um and <= 3.50 um
BONDPAD.SP.6_6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.6: Bondpad Metal6 to Bondpad Metal6 spacing across first slot must be >= 1.00 um and <= 3.50 um
BONDPAD.SP.6_7
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.6: Bondpad Metal7 to Bondpad Metal7 spacing across first slot must be >= 1.00 um and <= 3.50 um
BONDPAD.SP.6_8
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.6: Bondpad Metal8 to Bondpad Metal8 spacing across first slot must be >= 1.00 um and <= 3.50 um
BONDPAD.SP.6_9
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.6: Bondpad Metal9 to Bondpad Metal9 spacing across first slot must be >= 1.00 um and <= 3.50 um
BONDPAD.SP.6_10
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.6: Bondpad Metal10 to Bondpad Metal10 spacing across first slot must be >= 1.00 um and <= 3.50 um
BONDPAD.SP.7
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.7: Bondpad Via1 array to Bondpad Via1 array spacing must be >= 1.1 um
BONDPAD.SP.7_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.7: Bondpad Via2 array to Bondpad Via2 array spacing must be >= 1.1 um
BONDPAD.SP.7_3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.7: Bondpad Via3 array to Bondpad Via3 array spacing must be >= 1.1 um
BONDPAD.SP.7_4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.7: Bondpad Via4 array to Bondpad Via4 array spacing must be >= 1.1 um
BONDPAD.SP.7_5
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.7: Bondpad Via5 array to Bondpad Via5 array spacing must be >= 1.1 um
BONDPAD.SP.7_6
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.7: Bondpad Via6 array to Bondpad Via6 array spacing must be >= 1.1 um
BONDPAD.SP.7_7
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.7: Bondpad Via7 array to Bondpad Via7 array spacing must be >= 1.1 um
BONDPAD.SP.7_8
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.7: Bondpad Via8 array to Bondpad Via8 array spacing must be >= 1.1 um
BONDPAD.SP.7_9
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.7: Bondpad Via9 array to Bondpad Via9 array spacing must be >= 1.1 um
BONDPAD.SP.7_10
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
BONDPAD.SP.7: Bondpad Via10 array to Bondpad Via10 array spacing must be >= 1.1 um
OXIDER.W.1.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
OXIDER.W.1.1: Minimum Active Resistor width >= 0.1 um
POLYR.W.1.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
POLYR.W.1.1: Minimum Poly resistor width >= 0.1 um
soft_check_1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_1: pdiff_conn causing multiple stamped connections to ptap
soft_check_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_2: ptap has multiple stamped connections from pdiff_conn
soft_check_4
53 53 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_4: ptap causing multiple stamped connections to psubstrate
p 1 10
-25776 -43690
-25300 -43690
-25300 -43170
-25780 -43170
-25780 -43690
-25776 -43690
-25776 -43174
-25304 -43174
-25304 -43686
-25776 -43686
p 2 10
23434 -67230
23910 -67230
23910 -66710
23430 -66710
23430 -67230
23434 -67230
23434 -66714
23906 -66714
23906 -67226
23434 -67226
p 3 10
23434 -29170
23910 -29170
23910 -28650
23430 -28650
23430 -29170
23434 -29170
23434 -28654
23906 -28654
23906 -29166
23434 -29166
p 4 10
21964 -62430
22440 -62430
22440 -61910
21960 -61910
21960 -62430
21964 -62430
21964 -61914
22436 -61914
22436 -62426
21964 -62426
p 5 10
21964 -24370
22440 -24370
22440 -23850
21960 -23850
21960 -24370
21964 -24370
21964 -23854
22436 -23854
22436 -24366
21964 -24366
p 6 10
21934 -54850
22410 -54850
22410 -54330
21930 -54330
21930 -54850
21934 -54850
21934 -54334
22406 -54334
22406 -54846
21934 -54846
p 7 10
21934 -16790
22410 -16790
22410 -16270
21930 -16270
21930 -16790
21934 -16790
21934 -16274
22406 -16274
22406 -16786
21934 -16786
p 8 10
20224 -67230
20700 -67230
20700 -66710
20220 -66710
20220 -67230
20224 -67230
20224 -66714
20696 -66714
20696 -67226
20224 -67226
p 9 10
20224 -29170
20700 -29170
20700 -28650
20220 -28650
20220 -29170
20224 -29170
20224 -28654
20696 -28654
20696 -29166
20224 -29166
p 10 10
17964 -53440
18440 -53440
18440 -52920
17960 -52920
17960 -53440
17964 -53440
17964 -52924
18436 -52924
18436 -53436
17964 -53436
p 11 10
17934 -45200
18410 -45200
18410 -44680
17930 -44680
17930 -45200
17934 -45200
17934 -44684
18406 -44684
18406 -45196
17934 -45196
p 12 10
15154 -62430
15630 -62430
15630 -61910
15150 -61910
15150 -62430
15154 -62430
15154 -61914
15626 -61914
15626 -62426
15154 -62426
p 13 10
15154 -24370
15630 -24370
15630 -23850
15150 -23850
15150 -24370
15154 -24370
15154 -23854
15626 -23854
15626 -24366
15154 -24366
p 14 10
15124 -54850
15600 -54850
15600 -54330
15120 -54330
15120 -54850
15124 -54850
15124 -54334
15596 -54334
15596 -54846
15124 -54846
p 15 10
15124 -16790
15600 -16790
15600 -16270
15120 -16270
15120 -16790
15124 -16790
15124 -16274
15596 -16274
15596 -16786
15124 -16786
p 16 10
13604 -67230
14080 -67230
14080 -66710
13600 -66710
13600 -67230
13604 -67230
13604 -66714
14076 -66714
14076 -67226
13604 -67226
p 17 10
13604 -29170
14080 -29170
14080 -28650
13600 -28650
13600 -29170
13604 -29170
13604 -28654
14076 -28654
14076 -29166
13604 -29166
p 18 10
9184 -67260
9660 -67260
9660 -66740
9180 -66740
9180 -67260
9184 -67260
9184 -66744
9656 -66744
9656 -67256
9184 -67256
p 19 10
9184 -29200
9660 -29200
9660 -28680
9180 -28680
9180 -29200
9184 -29200
9184 -28684
9656 -28684
9656 -29196
9184 -29196
p 20 10
7714 -62460
8190 -62460
8190 -61940
7710 -61940
7710 -62460
7714 -62460
7714 -61944
8186 -61944
8186 -62456
7714 -62456
p 21 10
7714 -24400
8190 -24400
8190 -23880
7710 -23880
7710 -24400
7714 -24400
7714 -23884
8186 -23884
8186 -24396
7714 -24396
p 22 10
7684 -54880
8160 -54880
8160 -54360
7680 -54360
7680 -54880
7684 -54880
7684 -54364
8156 -54364
8156 -54876
7684 -54876
p 23 10
7684 -16820
8160 -16820
8160 -16300
7680 -16300
7680 -16820
7684 -16820
7684 -16304
8156 -16304
8156 -16816
7684 -16816
p 24 10
6334 -53280
6810 -53280
6810 -52760
6330 -52760
6330 -53280
6334 -53280
6334 -52764
6806 -52764
6806 -53276
6334 -53276
p 25 10
5974 -67260
6450 -67260
6450 -66740
5970 -66740
5970 -67260
5974 -67260
5974 -66744
6446 -66744
6446 -67256
5974 -67256
p 26 10
5974 -29200
6450 -29200
6450 -28680
5970 -28680
5970 -29200
5974 -29200
5974 -28684
6446 -28684
6446 -29196
5974 -29196
p 27 10
904 -62460
1380 -62460
1380 -61940
900 -61940
900 -62460
904 -62460
904 -61944
1376 -61944
1376 -62456
904 -62456
p 28 10
904 -24400
1380 -24400
1380 -23880
900 -23880
900 -24400
904 -24400
904 -23884
1376 -23884
1376 -24396
904 -24396
p 29 10
874 -54880
1350 -54880
1350 -54360
870 -54360
870 -54880
874 -54880
874 -54364
1346 -54364
1346 -54876
874 -54876
p 30 10
874 -16820
1350 -16820
1350 -16300
870 -16300
870 -16820
874 -16820
874 -16304
1346 -16304
1346 -16816
874 -16816
p 31 10
-386 -53280
90 -53280
90 -52760
-390 -52760
-390 -53280
-386 -53280
-386 -52764
86 -52764
86 -53276
-386 -53276
p 32 10
-646 -67260
-170 -67260
-170 -66740
-650 -66740
-650 -67260
-646 -67260
-646 -66744
-174 -66744
-174 -67256
-646 -67256
p 33 10
-646 -29200
-170 -29200
-170 -28680
-650 -28680
-650 -29200
-646 -29200
-646 -28684
-174 -28684
-174 -29196
-646 -29196
p 34 10
-5726 -67260
-5250 -67260
-5250 -66740
-5730 -66740
-5730 -67260
-5726 -67260
-5726 -66744
-5254 -66744
-5254 -67256
-5726 -67256
p 35 10
-5726 -29200
-5250 -29200
-5250 -28680
-5730 -28680
-5730 -29200
-5726 -29200
-5726 -28684
-5254 -28684
-5254 -29196
-5726 -29196
p 36 10
-7196 -62460
-6720 -62460
-6720 -61940
-7200 -61940
-7200 -62460
-7196 -62460
-7196 -61944
-6724 -61944
-6724 -62456
-7196 -62456
p 37 10
-7196 -24400
-6720 -24400
-6720 -23880
-7200 -23880
-7200 -24400
-7196 -24400
-7196 -23884
-6724 -23884
-6724 -24396
-7196 -24396
p 38 10
-7226 -54880
-6750 -54880
-6750 -54360
-7230 -54360
-7230 -54880
-7226 -54880
-7226 -54364
-6754 -54364
-6754 -54876
-7226 -54876
p 39 10
-7226 -16820
-6750 -16820
-6750 -16300
-7230 -16300
-7230 -16820
-7226 -16820
-7226 -16304
-6754 -16304
-6754 -16816
-7226 -16816
p 40 10
-8936 -67260
-8460 -67260
-8460 -66740
-8940 -66740
-8940 -67260
-8936 -67260
-8936 -66744
-8464 -66744
-8464 -67256
-8936 -67256
p 41 10
-8936 -29200
-8460 -29200
-8460 -28680
-8940 -28680
-8940 -29200
-8936 -29200
-8936 -28684
-8464 -28684
-8464 -29196
-8936 -29196
p 42 10
-14006 -62460
-13530 -62460
-13530 -61940
-14010 -61940
-14010 -62460
-14006 -62460
-14006 -61944
-13534 -61944
-13534 -62456
-14006 -62456
p 43 10
-14006 -24400
-13530 -24400
-13530 -23880
-14010 -23880
-14010 -24400
-14006 -24400
-14006 -23884
-13534 -23884
-13534 -24396
-14006 -24396
p 44 10
-14036 -54880
-13560 -54880
-13560 -54360
-14040 -54360
-14040 -54880
-14036 -54880
-14036 -54364
-13564 -54364
-13564 -54876
-14036 -54876
p 45 10
-14036 -16820
-13560 -16820
-13560 -16300
-14040 -16300
-14040 -16820
-14036 -16820
-14036 -16304
-13564 -16304
-13564 -16816
-14036 -16816
p 46 10
-15286 -53280
-14810 -53280
-14810 -52760
-15290 -52760
-15290 -53280
-15286 -53280
-15286 -52764
-14814 -52764
-14814 -53276
-15286 -53276
p 47 10
-15556 -67260
-15080 -67260
-15080 -66740
-15560 -66740
-15560 -67260
-15556 -67260
-15556 -66744
-15084 -66744
-15084 -67256
-15556 -67256
p 48 10
-15556 -29200
-15080 -29200
-15080 -28680
-15560 -28680
-15560 -29200
-15556 -29200
-15556 -28684
-15084 -28684
-15084 -29196
-15556 -29196
p 49 10
-23706 -32300
-23230 -32300
-23230 -31780
-23710 -31780
-23710 -32300
-23706 -32300
-23706 -31784
-23234 -31784
-23234 -32296
-23706 -32296
p 50 10
-23736 -24060
-23260 -24060
-23260 -23540
-23740 -23540
-23740 -24060
-23736 -24060
-23736 -23544
-23264 -23544
-23264 -24056
-23736 -24056
p 51 10
-24566 -53280
-24090 -53280
-24090 -52760
-24570 -52760
-24570 -53280
-24566 -53280
-24566 -52764
-24094 -52764
-24094 -53276
-24566 -53276
p 52 10
-25136 -63540
-24660 -63540
-24660 -63020
-25140 -63020
-25140 -63540
-25136 -63540
-25136 -63024
-24664 -63024
-24664 -63536
-25136 -63536
p 53 10
-25166 -55300
-24690 -55300
-24690 -54780
-25170 -54780
-25170 -55300
-25166 -55300
-25166 -54784
-24694 -54784
-24694 -55296
-25166 -55296
soft_check_5
1 1 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_5: psubstrate has multiple stamped connections from ptap
p 1 4
-30120 -69070
26540 -69070
26540 43430
-30120 43430
soft_check_7
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_7: ndiff_conn causing multiple stamped connections to ntap
soft_check_8
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_8: ntap has multiple stamped connections from ndiff_conn
soft_check_10
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_10: ntap causing multiple stamped connections to nwell_conn
soft_check_11
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_11: nwell_conn has multiple stamped connections from ntap
soft_check_13
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_13: nwell_conn causing multiple stamped connections to nb_tap
soft_check_14
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_14: nb_tap has multiple stamped connections from nwell_conn
soft_check_16
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_16: nb_tap causing multiple stamped connections to Nburied
soft_check_17
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
soft_check_17: Nburied has multiple stamped connections from nb_tap
NW.SP.1
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.SP.1: Minimum Nwell spacing to Nwell (same potential) >= 0.3 um
NW.SP.2_3
5 5 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
NW.SP.2: Minimum Nwell spacing to Nwell (different potential) >= 0.6 um
p 1 4
-17530 -28077
-17210 -26920
-17210 -25160
-17530 -25610
p 2 4
-390 -40670
-140 -40670
-140 -38480
-390 -38480
p 3 4
-7450 -40670
-7200 -40670
-7200 -38480
-7450 -38480
p 4 4
-14520 -40670
-14260 -40670
-14260 -38480
-14520 -38480
p 5 4
-21580 -40670
-21330 -40670
-21330 -38480
-21580 -38480
LATCHUP.3
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
LATCHUP.3: Minimum I/O or ESD NMOS to PMOS spacing >= 10.0 um
LATCHUP.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
LATCHUP.4: Minimum I/O or ESD NMOS to PMOS spacing when not blocked by a double guardring >= 30.0 um
ESD.4
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.4: N+ source should connect to Pad or Bulk
ESD.4_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.4: P+ source should connect to Pad or Nwell
ESD.8
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.8: N+ drains must be non-salicided (except Contact area)
ESD.8_2
0 0 2 Apr 29 16:56:57 2025
Rule File Pathname: /home/ece558_658_2024/cdeclercq/559/unppl_design/drc-runs/.technology.rul
ESD.8: P+ drains must be non-salicided (except Contact area)
