INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Lab1/project_1/project_1.sim/sim_1/impl/timing/xsim/SIM_VOLK_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VOLK
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Lab1/project_1/project_1.srcs/sim_1/new/SIM_VOLK.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM_VOLK
