module wideexpr_00309(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(!((ctrl[0]?(((-(s0))<<((ctrl[1]?3'sb111:s1)))^(s4))-((ctrl[1]?(s1)|(+(s7)):+(4'sb0001))):((ctrl[4]?6'sb110101:(ctrl[1]?2'sb00:(3'sb010)<<(4'b1000))))<<<((6'sb000000)&((s5)<<<((4'sb1001)<<<(5'sb10100)))))));
  assign y1 = (2'b01)&((((((ctrl[2]?u5:5'b01111))>>>((s1)>>>(s4)))-($unsigned(s3)))^~(~^(1'sb0)))^((u6)&(4'sb1100)));
  assign y2 = s4;
  assign y3 = (ctrl[2]?6'sb111111:s1);
  assign y4 = $signed(-({1{s2}}));
  assign y5 = ($signed(s3))&(5'sb00111);
  assign y6 = ((ctrl[6]?(4'sb0111)<<((4'b0001)<<<(((5'sb11111)^~((ctrl[7]?s0:4'sb1010)))>>({-(2'sb10),~&(u1)}))):-(+((ctrl[5]?((s7)>(2'sb00))<<<((s1)<<(s0)):{(1'sb0)&(s5)})))))<<({3{{1{~^($signed(s2))}}}});
  assign y7 = $unsigned({~|(((ctrl[1]?~&((s4)>>(u3)):((5'sb00011)^(s4))==((5'sb01111)>>(s3))))>>(4'sb0101)),-(((ctrl[1]?s1:($signed(6'sb100011))^~(s7)))>=((3'sb010)-(1'sb1)))});
endmodule
