m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/user/sv_modules/adder_uvm_testbench
T_opt
!s110 1756842774
Vc4oBBMG=BnWHUH?SG^_H>0
Z1 04 6 4 work tb_top fast 0
=1-000ae431a4f1-68b74b15-b859e-41092
Z2 o-quiet -auto_acc_if_foreign -work build
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;10.7c;67
R0
T_opt1
!s110 1756843203
VD3I1CnGC=XkHIeOWAX_LK0
R1
=1-000ae431a4f1-68b74cc2-ebd6d-422df
R2
R3
n@_opt1
R4
Yadder_if
Z5 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z6 !s110 1756843198
!i10b 1
!s100 BFj`Q6f0gfH>MAiJaXWLb1
IP01BkLZCh=fhN99OzhgWO3
Z7 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_if_sv_unit
S1
R0
w1755507478
8/home/user/sv_modules/adder_uvm_testbench/UVM_tb/adder_if.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/adder_if.sv
L0 1
Z8 OL;L;10.7c;67
r1
!s85 0
31
Z9 !s108 1756843197.000000
Z10 !s107 /home/user/sv_modules/adder_uvm_testbench/DUT/half_sum.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/test.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/sequence.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/env.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/agent.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/scoreboard.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/sequence_rst.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/agent_rst.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/monitor_rst.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/driver_rst.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/item_rst.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/monitor.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/driver.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/item.sv|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|/home/user/sv_modules/adder_uvm_testbench/DUT/sum.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/adder_if.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/top.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/adder_pkg.sv|
Z11 !s90 -f|/home/user/sv_modules/adder_uvm_testbench/file_list.f|-work|/home/user/sv_modules/adder_uvm_testbench/build/|-cover|bcestf|-covercells|
!i113 0
Z12 !s102 -cover bcestf -covercells
Z13 o-work /home/user/sv_modules/adder_uvm_testbench/build/ -cover bcestf -covercells -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z14 !s92 +incdir+/home/user/sv_modules/adder_uvm_testbench/DUT +incdir+/home/user/sv_modules/adder_uvm_testbench/UVM_tb -work /home/user/sv_modules/adder_uvm_testbench/build/ -cover bcestf -covercells -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
Xadder_pkg
!s115 adder_if
R5
Z15 DXx6 mtiUvm 7 uvm_pkg 0 22 3zPkj@YUcM=M^m3zCLh<H1
R6
!i10b 1
!s100 g`CYb>Ef7_EdNT<3h<L772
I5m=i4S9:b4kM=2>hST1=z2
V5m=i4S9:b4kM=2>hST1=z2
S1
R0
w1756843196
8/home/user/sv_modules/adder_uvm_testbench/UVM_tb/adder_pkg.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/adder_pkg.sv
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/item.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/driver.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/monitor.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/item_rst.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/driver_rst.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/monitor_rst.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/agent_rst.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/sequence_rst.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/scoreboard.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/agent.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/env.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/sequence.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/test.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
R3
vhalf_sum
R5
R6
!i10b 1
!s100 UWcaYM1^Y9m>Q=MFmhQez2
I5?bWnV9V>IiHWN=kJk=`>0
R7
Z16 !s105 sum_sv_unit
S1
R0
Z17 w1755771370
8/home/user/sv_modules/adder_uvm_testbench/DUT/half_sum.sv
F/home/user/sv_modules/adder_uvm_testbench/DUT/half_sum.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
R3
vsum
R5
R6
!i10b 1
!s100 NJ?=ocQl8S6iSfc4fUQXR3
IQ?PEU8:a;ECN176DI0_2C0
R7
R16
S1
R0
R17
8/home/user/sv_modules/adder_uvm_testbench/DUT/sum.sv
F/home/user/sv_modules/adder_uvm_testbench/DUT/sum.sv
L0 3
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
R3
vtb_top
R5
R15
DXx4 work 9 adder_pkg 0 22 5m=i4S9:b4kM=2>hST1=z2
R6
!i10b 1
!s100 a_k1X<aM[;`YJ@[;V^Zec3
IclUD`81XnJBW6Qc1PdbE`2
R7
!s105 top_sv_unit
S1
R0
w1755531504
8/home/user/sv_modules/adder_uvm_testbench/UVM_tb/top.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/top.sv
L0 3
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
R3
