Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec  4 19:21:15 2017
| Host         : DESKTOP-L3OJFFP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cnc_controller_design_1_wrapper_timing_summary_routed.rpt -rpx cnc_controller_design_1_wrapper_timing_summary_routed.rpx
| Design       : cnc_controller_design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 65 register/latch pins with no clock driven by root clock pin: cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/clk_25_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__1/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep__1/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_araddr_reg[4]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_araddr_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.191        0.000                      0                26129        0.017        0.000                      0                26129        2.750        0.000                       0                  9490  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_100     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_100             0.191        0.000                      0                25813        0.017        0.000                      0                25813        2.750        0.000                       0                  9490  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_100            CLK_100                  1.901        0.000                      0                  316        0.210        0.000                      0                  316  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_100
  To Clock:  CLK_100

Setup :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg20_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 1.450ns (19.193%)  route 6.105ns (80.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.768     5.436    cnc_controller_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     6.886 r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=106, routed)         6.105    12.991    cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_wdata[6]
    SLICE_X39Y41         FDRE                                         r  cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg20_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.577    12.969    cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_aclk
    SLICE_X39Y41         FDRE                                         r  cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg20_reg[6]/C
                         clock pessimism              0.291    13.260    
                         clock uncertainty           -0.035    13.224    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)       -0.043    13.181    cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg20_reg[6]
  -------------------------------------------------------------------
                         required time                         13.181    
                         arrival time                         -12.991    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg18_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 1.450ns (19.258%)  route 6.079ns (80.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.768     5.436    cnc_controller_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     6.886 r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=105, routed)         6.079    12.965    cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_wdata[2]
    SLICE_X38Y40         FDRE                                         r  cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg18_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.576    12.968    cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_aclk
    SLICE_X38Y40         FDRE                                         r  cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg18_reg[2]/C
                         clock pessimism              0.291    13.259    
                         clock uncertainty           -0.035    13.223    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)       -0.045    13.178    cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg18_reg[2]
  -------------------------------------------------------------------
                         required time                         13.178    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 1.450ns (19.352%)  route 6.043ns (80.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.768     5.436    cnc_controller_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     6.886 r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=105, routed)         6.043    12.929    cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_wdata[4]
    SLICE_X41Y46         FDRE                                         r  cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.579    12.971    cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_aclk
    SLICE_X41Y46         FDRE                                         r  cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg4_reg[4]/C
                         clock pessimism              0.291    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)       -0.061    13.165    cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg4_reg[4]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -12.929    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 1.450ns (19.352%)  route 6.043ns (80.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.768     5.436    cnc_controller_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     6.886 r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=105, routed)         6.043    12.929    cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_wdata[4]
    SLICE_X41Y44         FDRE                                         r  cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.579    12.971    cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_aclk
    SLICE_X41Y44         FDRE                                         r  cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg7_reg[4]/C
                         clock pessimism              0.291    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)       -0.061    13.165    cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg7_reg[4]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -12.929    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg11_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 1.450ns (19.288%)  route 6.068ns (80.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.768     5.436    cnc_controller_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     6.886 r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=105, routed)         6.068    12.954    cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_wdata[4]
    SLICE_X38Y46         FDRE                                         r  cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.578    12.970    cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_aclk
    SLICE_X38Y46         FDRE                                         r  cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg11_reg[4]/C
                         clock pessimism              0.291    13.261    
                         clock uncertainty           -0.035    13.225    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)       -0.028    13.197    cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg11_reg[4]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg8_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 1.450ns (19.413%)  route 6.019ns (80.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.768     5.436    cnc_controller_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     6.886 r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=108, routed)         6.019    12.905    cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_wdata[21]
    SLICE_X42Y51         FDRE                                         r  cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg8_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.564    12.955    cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_aclk
    SLICE_X42Y51         FDRE                                         r  cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg8_reg[21]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X42Y51         FDRE (Setup_fdre_C_D)       -0.045    13.152    cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg8_reg[21]
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                         -12.905    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.450ns (19.536%)  route 5.972ns (80.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.768     5.436    cnc_controller_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     6.886 r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=108, routed)         5.972    12.858    cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/s00_axi_wdata[21]
    SLICE_X38Y69         FDRE                                         r  cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.551    12.942    cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y69         FDRE                                         r  cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                         clock pessimism              0.277    13.219    
                         clock uncertainty           -0.035    13.184    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)       -0.059    13.125    cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[21]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg20_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.450ns (19.546%)  route 5.969ns (80.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.768     5.436    cnc_controller_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     6.886 r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=105, routed)         5.969    12.855    cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_wdata[4]
    SLICE_X39Y41         FDRE                                         r  cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg20_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.577    12.969    cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_aclk
    SLICE_X39Y41         FDRE                                         r  cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg20_reg[4]/C
                         clock pessimism              0.291    13.260    
                         clock uncertainty           -0.035    13.224    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)       -0.093    13.131    cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/slv_reg20_reg[4]
  -------------------------------------------------------------------
                         required time                         13.131    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 1.450ns (19.452%)  route 6.004ns (80.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.768     5.436    cnc_controller_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     6.886 r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=106, routed)         6.004    12.890    cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/pl_interrupt_manager_wdata[6]
    SLICE_X19Y44         FDRE                                         r  cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.503    12.895    cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/pl_interrupt_manager_aclk
    SLICE_X19Y44         FDRE                                         r  cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg1_reg[6]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)       -0.081    13.170    cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.170    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg6_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 1.450ns (19.406%)  route 6.022ns (80.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.768     5.436    cnc_controller_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     6.886 r  cnc_controller_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=106, routed)         6.022    12.908    cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/pl_interrupt_manager_wdata[6]
    SLICE_X21Y43         FDRE                                         r  cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.502    12.894    cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/pl_interrupt_manager_aclk
    SLICE_X21Y43         FDRE                                         r  cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg6_reg[6]/C
                         clock pessimism              0.391    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)       -0.058    13.192    cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg6_reg[6]
  -------------------------------------------------------------------
                         required time                         13.192    
                         arrival time                         -12.908    
  -------------------------------------------------------------------
                         slack                                  0.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.893%)  route 0.157ns (55.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.550     1.462    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X22Y26         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[71]/Q
                         net (fo=1, routed)           0.157     1.747    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg1[71]
    SLICE_X20Y26         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.817     1.976    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X20Y26         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[71]/C
                         clock pessimism             -0.252     1.724    
    SLICE_X20Y26         FDRE (Hold_fdre_C_D)         0.006     1.730    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_32.current_bd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.734%)  route 0.214ns (60.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.552     1.464    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X21Y28         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_32.current_bd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_32.current_bd_reg[26]/Q
                         net (fo=1, routed)           0.214     1.819    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/current_bd[26]
    SLICE_X22Y26         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.815     1.974    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X22Y26         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[85]/C
                         clock pessimism             -0.252     1.722    
    SLICE_X22Y26         FDRE (Hold_fdre_C_D)         0.076     1.798    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.007%)  route 0.167ns (52.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.555     1.467    cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/m_axi_sg_aclk
    SLICE_X24Y18         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.148     1.615 r  cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[22]/Q
                         net (fo=1, routed)           0.167     1.782    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_sts_reg_0[22]
    SLICE_X21Y17         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.824     1.983    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X21Y17         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22]/C
                         clock pessimism             -0.252     1.731    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.022     1.753    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.929%)  route 0.221ns (61.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.557     1.469    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X22Y16         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12]/Q
                         net (fo=1, routed)           0.221     1.831    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_dout[12]
    SLICE_X16Y15         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.827     1.986    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X16Y15         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]/C
                         clock pessimism             -0.252     1.734    
    SLICE_X16Y15         FDRE (Hold_fdre_C_D)         0.063     1.797    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/cycles_remaining_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.320%)  route 0.234ns (55.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.556     1.468    cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y54         FDRE                                         r  cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[1]/Q
                         net (fo=2, routed)           0.234     1.843    cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/slv_reg19_reg[26][1]
    SLICE_X20Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/cycles_remaining[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.888    cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/p_1_in[1]
    SLICE_X20Y59         FDRE                                         r  cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/cycles_remaining_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.826     1.985    cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/s00_axi_aclk
    SLICE_X20Y59         FDRE                                         r  cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/cycles_remaining_reg[1]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X20Y59         FDRE (Hold_fdre_C_D)         0.120     1.853    cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/cycles_remaining_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.058%)  route 0.229ns (61.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.557     1.469    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X22Y16         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29]/Q
                         net (fo=1, routed)           0.229     1.839    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_dout[29]
    SLICE_X17Y16         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.826     1.985    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X17Y16         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X17Y16         FDRE (Hold_fdre_C_D)         0.070     1.803    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.733%)  route 0.203ns (55.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.555     1.467    cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/m_axi_sg_aclk
    SLICE_X24Y18         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[17]/Q
                         net (fo=1, routed)           0.203     1.833    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_sts_reg_0[17]
    SLICE_X18Y18         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.824     1.983    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X18Y18         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17]/C
                         clock pessimism             -0.252     1.731    
    SLICE_X18Y18         FDRE (Hold_fdre_C_D)         0.066     1.797    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.678%)  route 0.169ns (53.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.557     1.469    cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/m_axi_sg_aclk
    SLICE_X24Y16         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.148     1.617 r  cnc_controller_design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[7]/Q
                         net (fo=1, routed)           0.169     1.786    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_sts_reg_0[7]
    SLICE_X21Y17         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.824     1.983    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X21Y17         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7]/C
                         clock pessimism             -0.252     1.731    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.018     1.749    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.132%)  route 0.270ns (67.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.558     1.470    cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X23Y15         FDRE                                         r  cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  cnc_controller_design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[9]/Q
                         net (fo=1, routed)           0.270     1.868    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/DIB0
    SLICE_X20Y11         RAMD32                                       r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.830     1.989    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X20Y11         RAMD32                                       r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB/CLK
                         clock pessimism             -0.252     1.737    
    SLICE_X20Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.830    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.378%)  route 0.217ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.555     1.467    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X23Y18         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21]/Q
                         net (fo=1, routed)           0.217     1.825    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_dout[21]
    SLICE_X16Y17         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.825     1.984    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X16Y17         FDRE                                         r  cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X16Y17         FDRE (Hold_fdre_C_D)         0.052     1.784    cnc_controller_design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y1   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y1   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y5   cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/fifo_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y0   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y0   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y0   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y0   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y5   cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/fifo_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y4   cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/fifo_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5   cnc_controller_design_1_i/hdmi_interface_0/U0/hdmi_interface_v1_0_hdmi_interface_inst/hdmi_interface_inst/frame_fifo/fifo_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y21   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y19  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y19  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y19  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y19  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y19  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y19  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y21   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y21   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y21   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y19   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y19   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y19   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y19   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y19   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y19   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y19   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y19   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y19   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y19   cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100
  To Clock:  CLK_100

Setup :            0  Failing Endpoints,  Worst Slack        1.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.580ns (10.303%)  route 5.049ns (89.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.670     5.338    cnc_controller_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y32         FDRE                                         r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.717     7.511    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aresetn
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.635 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=28, routed)          3.333    10.968    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/inverted_reset
    SLICE_X43Y2          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.580    12.972    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X43Y2          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.291    13.263    
                         clock uncertainty           -0.035    13.227    
    SLICE_X43Y2          FDPE (Recov_fdpe_C_PRE)     -0.359    12.868    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.580ns (10.303%)  route 5.049ns (89.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.670     5.338    cnc_controller_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y32         FDRE                                         r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.717     7.511    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aresetn
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.635 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=28, routed)          3.333    10.968    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/inverted_reset
    SLICE_X43Y2          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.580    12.972    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X43Y2          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.291    13.263    
                         clock uncertainty           -0.035    13.227    
    SLICE_X43Y2          FDPE (Recov_fdpe_C_PRE)     -0.359    12.868    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.580ns (10.303%)  route 5.049ns (89.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.670     5.338    cnc_controller_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y32         FDRE                                         r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.717     7.511    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aresetn
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.635 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=28, routed)          3.333    10.968    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/inverted_reset
    SLICE_X43Y2          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.580    12.972    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X43Y2          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.291    13.263    
                         clock uncertainty           -0.035    13.227    
    SLICE_X43Y2          FDPE (Recov_fdpe_C_PRE)     -0.359    12.868    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.580ns (10.303%)  route 5.049ns (89.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.670     5.338    cnc_controller_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y32         FDRE                                         r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.717     7.511    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aresetn
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.635 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=28, routed)          3.333    10.968    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/inverted_reset
    SLICE_X43Y2          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.580    12.972    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X43Y2          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.291    13.263    
                         clock uncertainty           -0.035    13.227    
    SLICE_X43Y2          FDPE (Recov_fdpe_C_PRE)     -0.359    12.868    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.580ns (10.849%)  route 4.766ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.670     5.338    cnc_controller_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y32         FDRE                                         r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.717     7.511    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aresetn
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.635 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=28, routed)          3.050    10.685    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X40Y0          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.580    12.972    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X40Y0          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.291    13.263    
                         clock uncertainty           -0.035    13.227    
    SLICE_X40Y0          FDPE (Recov_fdpe_C_PRE)     -0.359    12.868    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.580ns (10.849%)  route 4.766ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.670     5.338    cnc_controller_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y32         FDRE                                         r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.717     7.511    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aresetn
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.635 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=28, routed)          3.050    10.685    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X40Y0          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.580    12.972    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X40Y0          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.291    13.263    
                         clock uncertainty           -0.035    13.227    
    SLICE_X40Y0          FDPE (Recov_fdpe_C_PRE)     -0.359    12.868    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.580ns (11.781%)  route 4.343ns (88.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.670     5.338    cnc_controller_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y32         FDRE                                         r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.285     7.079    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     7.203 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=294, routed)         3.058    10.262    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X16Y0          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.504    12.896    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y0          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X16Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    12.891    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.580ns (11.781%)  route 4.343ns (88.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.670     5.338    cnc_controller_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y32         FDRE                                         r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.285     7.079    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     7.203 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=294, routed)         3.058    10.262    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X16Y0          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.504    12.896    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y0          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X16Y0          FDPE (Recov_fdpe_C_PRE)     -0.319    12.933    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.580ns (12.128%)  route 4.202ns (87.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.670     5.338    cnc_controller_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y32         FDRE                                         r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.285     7.079    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     7.203 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=294, routed)         2.918    10.121    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X16Y1          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.504    12.896    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X16Y1          FDPE (Recov_fdpe_C_PRE)     -0.361    12.891    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_100 rise@8.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.580ns (12.128%)  route 4.202ns (87.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.670     5.338    cnc_controller_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y32         FDRE                                         r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  cnc_controller_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.285     7.079    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     7.203 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=294, routed)         2.918    10.121    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X16Y1          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     8.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        1.504    12.896    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X16Y1          FDPE (Recov_fdpe_C_PRE)     -0.319    12.933    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.129%)  route 0.199ns (60.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.563     1.475    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X23Y1          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.199     1.802    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X19Y1          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.834     1.993    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X19Y1          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.252     1.741    
    SLICE_X19Y1          FDPE (Remov_fdpe_C_PRE)     -0.149     1.592    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.411%)  route 0.294ns (67.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.566     1.478    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X18Y0          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.619 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.294     1.913    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y1          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.831     1.990    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X23Y1          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.643    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.411%)  route 0.294ns (67.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.566     1.478    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X18Y0          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.619 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.294     1.913    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y1          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.831     1.990    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X23Y1          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.643    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.411%)  route 0.294ns (67.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.566     1.478    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X18Y0          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.619 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.294     1.913    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y1          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.831     1.990    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X23Y1          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.643    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.411%)  route 0.294ns (67.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.566     1.478    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X18Y0          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.619 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.294     1.913    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y1          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.831     1.990    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X23Y1          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.643    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.449%)  route 0.338ns (70.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.563     1.475    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X21Y2          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.338     1.954    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X23Y2          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.831     1.990    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X23Y2          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.643    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.449%)  route 0.338ns (70.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.563     1.475    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X21Y2          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.338     1.954    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X23Y2          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.831     1.990    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X23Y2          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.643    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.449%)  route 0.338ns (70.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.563     1.475    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X21Y2          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.338     1.954    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X23Y2          FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.831     1.990    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X23Y2          FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.643    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
                            (removal check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.667%)  route 0.116ns (41.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.568     1.480    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X8Y6           FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDPE (Prop_fdpe_C_Q)         0.164     1.644 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.116     1.759    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X8Y7           FDCE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.835     1.994    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X8Y7           FDCE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.428    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100 rise@0.000ns - CLK_100 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.667%)  route 0.116ns (41.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.568     1.480    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X8Y6           FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDPE (Prop_fdpe_C_Q)         0.164     1.644 f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.116     1.759    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X8Y7           FDPE                                         f  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=9491, routed)        0.835     1.994    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X8Y7           FDPE                                         r  cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X8Y7           FDPE (Remov_fdpe_C_PRE)     -0.071     1.424    cnc_controller_design_1_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.336    





