
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
Options:	-nologv -init top.tcl -cpus 4 
Date:		Tue May 17 16:15:51 2022
Host:		rice-503-20-north (x86_64 w/Linux 5.11.0-41-generic) (20cores*40cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (383 mbytes). Set global soft_stack_size_limit to change the value.
setMultiCpuUsage -localCpu 4

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "top.tcl" ...
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> define_proc_arguments cal_nl -info {Writes TCL scripts to run.
} -define_args {{-n "current run number" "int_value" int required}
    {-l "length of zero-padding" "int_value" int required}
    {-d "expression directory" "none" string required}
    {-b "blk_name" "none" string optional}
    }
<CMD> define_proc_arguments areaRatio -info {Compute the ratio of the group-elements-cumulated-area to the group-bounding-box-area. 
} -define_args {
    {-group "Group name" "none" string {required}}
  }
<CMD> define_proc_arguments swap_cells -info {Writes TCL scripts to run.
} -define_args {{-net "net name" "none" string required}
    {-tail "tied cell identifying string" "none" string optional}
    }
<CMD> define_proc_arguments pnr -info {Writes TCL scripts to run.
} -define_args {{-g "generation" "none" string required}
	{-gennum "generation num" "int_value" int required}
	{-n "population size" "int_value" int required}
	{-pnr_dir "place and route directroy" "none" string required}
	{-t "timed" "" boolean optional}
	}
<CMD> define_proc_arguments save_lvs_netlist -define_args {{-dcapNamePattern "regex pattern of dcaps" "none" string required} {-fVerilog "file name to be saved" "none" string required} {-flat "export flat or hierarchical verilog" "" boolean optional} }
<CMD> set_message -id NRIG-39 -suppress
<CMD> set_message -id IMPLF-201 -suppress
<CMD> set_message -id IMPLF-44 -suppress
<CMD> set_message -id IMPSP-9513 -suppress
<CMD> set_message -id IMPSP-9514 -suppress
<CMD> set_message -id IMPDB-2078 -suppress
<CMD> setMessageLimit 5
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_save_restore_compression_mode hybrid
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_gnd_net VSS
<CMD> set init_io_file {}
<CMD> set init_lef_file {/home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/rtk-tech.tlef  /home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/stdcells.lef}
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell bgr_top
<CMD> set init_verilog /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set init_design_uniquify 1
<CMD> init_design

Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/rtk-tech.tlef ...

Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/stdcells.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/stdcells.lef at line 2.
Set DBUPerIGU to M1 pitch 460.
**WARN: (IMPLF-63):	The layer 'obsm4' referenced in OBS in macro 'sky130_asc_cap_mim_m3_1' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'obsm5' referenced in OBS in macro 'sky130_asc_cap_mim_m3_1' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Cin' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Cin' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Cout' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Cout' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_7' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Tue May 17 16:16:25 2022
viaInitial ends at Tue May 17 16:16:25 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.30min, fe_real=0.57min, fe_mem=736.4M) ***
#% Begin Load netlist data ... (date=05/17 16:16:25, mem=722.2M)
*** Begin netlist parsing (mem=736.4M) ***
Created 0 new cells from 0 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.v'
**WARN: (IMPVL-346):	Module 'sky130_asc_nfet_01v8_lvt_9' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'sky130_asc_res' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.

*** Memory Usage v#2 (Current mem = 738.359M, initial mem = 287.723M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=738.4M) ***
#% End Load netlist data ... (date=05/17 16:16:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=726.0M, current mem=726.0M)
Set top cell to bgr_top.
Hooked 0 DB cells to tlib cells.
**WARN: (IMPDB-2504):	Cell 'sky130_asc_nfet_01v8_lvt_9' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Cell 'sky130_asc_res' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
2 empty module found.
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 2 cells.
Building hierarchical netlist for Cell bgr_top ...
*** Netlist is NOT unique.
Set DBUPerIGU to techSite unitasc width 490.
** info: there are 20 modules.
** info: there are 47 stdCell insts.

*** Memory Usage v#2 (Current mem = 783.773M, initial mem = 287.723M) ***
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
Extraction setup Started 

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-63             2  The layer '%s' referenced %s is not foun...
WARNING   IMPLF-200           24  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           12  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPSYT-7328          1  The design has been initialized in physi...
WARNING   IMPVL-346            2  Module '%s' is instantiated in the netli...
WARNING   IMPDB-2504           2  Cell '%s' is instantiated in the Verilog...
*** Message Summary: 45 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalMaxRouteLayer 5
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> setPinAssignMode -maxLayer 5
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -routeTopRoutingLayer 5
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setDesignMode -topRoutingLayer met4
**WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
<CMD> setDesignMode -process 16 -flowEffort standard
##  Process: 16            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 16nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> setViaGenMode -reset
<CMD> setViaGenMode -optimize_cross_via true
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
<CMD> setViaGenMode -optimize_via_on_routing_track true
Setting -optimize_via_on_routing_track to 1. ViaGen will try to position vias to optimize routing tracks nearby.
<CMD> setViaGenMode -viarule_preference default
Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
<CMD> setViaGenMode -ignore_DRC false
Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
<CMD> setPlaceMode -checkDiffusionWidth true
<CMD> setPlaceMode -coreEffort high
<CMD> setStreamOutMode -textSize 0.1
<CMD> setStreamOutMode -virtualConnection false
<CMD> globalNetConnect VDD -type tiehi -pin VPWR -inst *
<CMD> globalNetConnect VSS -type tielo -pin VGND -inst *
<CMD> globalNetConnect VDD -type tiehi -pin VPB -inst *
<CMD> globalNetConnect VSS -type tielo -pin VNB -inst *
<CMD> globalNetConnect VDD -type pgpin -pin VPWR -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VGND -inst *
<CMD> globalNetConnect VDD -type pgpin -pin VPB -inst *
**ERROR: (IMPDB-1221):	A global net connection rule was specified to connect power pins with the name pattern 'VPB' to a global net.  But the connections cannot be made because there is no such power pin with name matching the pattern in any cell.  Check the pin name in Lef or liberty and make sure it is correct.
<CMD> globalNetConnect VSS -type pgpin -pin VNB -inst *
**ERROR: (IMPDB-1221):	A global net connection rule was specified to connect ground pins with the name pattern 'VNB' to a global net.  But the connections cannot be made because there is no such ground pin with name matching the pattern in any cell.  Check the pin name in Lef or liberty and make sure it is correct.
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 987.2M).
#% Begin Load floorplan data ... (date=05/17 16:16:26, mem=952.2M)
*info: reset 44 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R9 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Collector of instance BGR_Core/pnp_va is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_va is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b1 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
Set FPlanBox to (0 0 288420 269620)
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=953.9M, current mem=953.9M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#% End Load floorplan data ... (date=05/17 16:16:27, total cpu=0:00:00.0, real=0:00:01.0, peak res=954.9M, current mem=954.9M)
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
**WARN: (IMPSP-9513):	Timing constraint file does not exist
**WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
Multithreaded Timing Analysis is initialized with 4 threads

INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1096.8M)" ...
No user-set net weight.
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Estimated cell power/ground rail width = 0.881 um
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 2.200e+03 (1.06e+03 1.14e+03)
              Est.  stn bbox = 2.266e+03 (1.10e+03 1.17e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1176.8M
Iteration  2: Total net bbox = 2.200e+03 (1.06e+03 1.14e+03)
              Est.  stn bbox = 2.266e+03 (1.10e+03 1.17e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1176.8M
Iteration  3: Total net bbox = 1.049e+03 (5.22e+02 5.27e+02)
              Est.  stn bbox = 1.111e+03 (5.50e+02 5.61e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1178.2M
Iteration  4: Total net bbox = 1.087e+03 (5.33e+02 5.54e+02)
              Est.  stn bbox = 1.152e+03 (5.62e+02 5.90e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1178.2M
Iteration  5: Total net bbox = 1.163e+03 (5.12e+02 6.51e+02)
              Est.  stn bbox = 1.233e+03 (5.43e+02 6.90e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1178.2M
Iteration  6: Total net bbox = 1.325e+03 (6.60e+02 6.65e+02)
              Est.  stn bbox = 1.398e+03 (6.94e+02 7.04e+02)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1178.2M
*** cost = 1.325e+03 (6.60e+02 6.65e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
Placement multithread real runtime: 0:00:01.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:18.6 mem=1201.4M) ***
Total net bbox length = 1.334e+03 (6.668e+02 6.675e+02) (ext = 3.145e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 39.85 um, max move: 108.82 um 
	Max move on inst (BGR_Core/R1/sub1): (219.38, 210.70) --> (233.51, 116.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1201.4MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 39.85 um
Max displacement: 108.82 um (Instance: BGR_Core/R1/sub1) (219.382, 210.696) -> (233.51, 116)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 2.510e+03 (1.196e+03 1.314e+03) (ext = 3.400e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1201.4MB
*** Finished refinePlace (0:00:18.6 mem=1201.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=1178.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 15.437%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.528600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1179.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1179.44 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1179.44 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1179.44 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1179.44 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1179.44 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1179.44 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.134530e+03um, number of vias: 139
[NR-eGR]   met2  (3V) length: 1.406170e+03um, number of vias: 13
[NR-eGR]   met3  (4H) length: 1.423700e+02um, number of vias: 6
[NR-eGR]   met4  (5V) length: 4.209000e+01um, number of vias: 0
[NR-eGR] Total length: 2.725160e+03um, number of vias: 167
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1179.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1179.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9513           1  Timing constraint file does not exist    
WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 22 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1058.52 (MB), peak = 1074.07 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1179.4M, init mem=1179.4M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1179.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1179.4M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:28 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR_M' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_R' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 90
End delay calculation. (MEM=1359.8 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1101.66 (MB), peak = 1119.97 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:29 2022
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.91 (MB), peak = 1247.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1117.53 (MB), peak = 1247.57 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:29 2022
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.91 (MB)
#Total memory = 1117.59 (MB)
#Peak memory = 1247.57 (MB)
#
#
#Start global routing on Tue May 17 16:16:29 2022
#
#
#Start global routing initialization on Tue May 17 16:16:29 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:29 2022
#
#Start routing resource analysis on Tue May 17 16:16:29 2022
#
#Routing resource analysis is done on Tue May 17 16:16:29 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    20.27%
#  met1           H         782          11        1638     0.79%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2772       5.61%        8190     4.21%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:29 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.44 (MB), peak = 1247.57 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:29 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.50 (MB), peak = 1247.57 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1123.30 (MB), peak = 1247.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1123.30 (MB), peak = 1247.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 1669 um.
#Total half perimeter of net bounding box = 2669 um.
#Total wire length on LAYER li1 = 14 um.
#Total wire length on LAYER met1 = 414 um.
#Total wire length on LAYER met2 = 1091 um.
#Total wire length on LAYER met3 = 150 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 109
#Up-Via Summary (total 109):
#           
#-----------------------
# li1                16
# met1               86
# met2                7
#-----------------------
#                   109 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.16 (MB)
#Total memory = 1122.75 (MB)
#Peak memory = 1247.57 (MB)
#
#Finished global routing on Tue May 17 16:16:29 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.54 (MB), peak = 1247.57 (MB)
#Start Track Assignment.
#Done with 33 horizontal wires in 2 hboxes and 49 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 2 hboxes and 8 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 1706 um.
#Total half perimeter of net bounding box = 2669 um.
#Total wire length on LAYER li1 = 13 um.
#Total wire length on LAYER met1 = 424 um.
#Total wire length on LAYER met2 = 1109 um.
#Total wire length on LAYER met3 = 160 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 109
#Up-Via Summary (total 109):
#           
#-----------------------
# li1                16
# met1               86
# met2                7
#-----------------------
#                   109 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.75 (MB), peak = 1247.57 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.13 (MB)
#Total memory = 1122.75 (MB)
#Peak memory = 1247.57 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1134.88 (MB), peak = 1255.72 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1134.98 (MB), peak = 1255.72 (MB)
#Complete Detail Routing.
#Total wire length = 1706 um.
#Total half perimeter of net bounding box = 2669 um.
#Total wire length on LAYER li1 = 30 um.
#Total wire length on LAYER met1 = 425 um.
#Total wire length on LAYER met2 = 1066 um.
#Total wire length on LAYER met3 = 186 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 119
#Up-Via Summary (total 119):
#           
#-----------------------
# li1                21
# met1               87
# met2               11
#-----------------------
#                   119 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 9.95 (MB)
#Total memory = 1132.70 (MB)
#Peak memory = 1255.72 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1134.98 (MB), peak = 1255.72 (MB)
#
#Total wire length = 1706 um.
#Total half perimeter of net bounding box = 2669 um.
#Total wire length on LAYER li1 = 30 um.
#Total wire length on LAYER met1 = 425 um.
#Total wire length on LAYER met2 = 1066 um.
#Total wire length on LAYER met3 = 186 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 119
#Up-Via Summary (total 119):
#           
#-----------------------
# li1                21
# met1               87
# met2               11
#-----------------------
#                   119 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 1706 um.
#Total half perimeter of net bounding box = 2669 um.
#Total wire length on LAYER li1 = 30 um.
#Total wire length on LAYER met1 = 425 um.
#Total wire length on LAYER met2 = 1066 um.
#Total wire length on LAYER met3 = 186 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 119
#Up-Via Summary (total 119):
#           
#-----------------------
# li1                21
# met1               87
# met2               11
#-----------------------
#                   119 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.62 (MB)
#Total memory = 1131.37 (MB)
#Peak memory = 1255.72 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 81.70 (MB)
#Total memory = 1140.46 (MB)
#Peak memory = 1255.72 (MB)
#Number of warnings = 5
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:30 2022
#
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1133.30 (MB), peak = 1255.72 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          4  Unable to find the resistance for via '%...
WARNING   IMPEXT-2883        238  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 243 warning(s), 2 error(s)

<CMD> defOut -floorplan -noStdCells /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Writing DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:30 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is written, current time is Tue May 17 16:16:30 2022 ...
<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1284.1M).
#% Begin Load floorplan data ... (date=05/17 16:16:31, mem=1134.7M)
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.7M, current mem=1134.7M)
#% End Load floorplan data ... (date=05/17 16:16:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.7M, current mem=1134.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:31 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:16:31 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 14
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 15
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 3
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 10
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 9
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 18
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 14
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 11
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 17
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 8
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 9
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 20
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 8
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 18
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 5
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 10
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 19
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 6
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 11
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 5
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 4
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 12
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 17
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 19
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 5
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 13
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 15
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 12
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 8
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 19
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 17
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 16
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 18
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 10
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 3
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 19
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 2
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 4
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 14
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 2
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 20
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 17
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 12
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 9
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 12
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 4
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1284.1M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 2 nets
6     -	10	: 7 nets
11    -	15	: 12 nets
16    -	19	: 11 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.654e+03 (7.98e+02 8.56e+02)
              Est.  stn bbox = 1.703e+03 (8.25e+02 8.78e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1284.1M
Iteration  2: Total net bbox = 1.654e+03 (7.98e+02 8.56e+02)
              Est.  stn bbox = 1.703e+03 (8.25e+02 8.78e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1284.1M
Iteration  3: Total net bbox = 8.291e+02 (4.54e+02 3.76e+02)
              Est.  stn bbox = 8.670e+02 (4.79e+02 3.88e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1284.1M
Iteration  4: Total net bbox = 9.053e+02 (4.55e+02 4.50e+02)
              Est.  stn bbox = 9.461e+02 (4.80e+02 4.66e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1284.1M
Iteration  5: Total net bbox = 9.436e+02 (4.24e+02 5.20e+02)
              Est.  stn bbox = 9.853e+02 (4.48e+02 5.37e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1284.1M
Iteration  6: Total net bbox = 1.204e+03 (6.19e+02 5.85e+02)
              Est.  stn bbox = 1.253e+03 (6.50e+02 6.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1284.1M
*** cost = 1.204e+03 (6.19e+02 5.85e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:21.6 mem=1296.3M) ***
Total net bbox length = 1.226e+03 (6.397e+02 5.865e+02) (ext = 3.572e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 63.69 um, max move: 189.84 um 
	Max move on inst (BGR_Core/R1/sub2): (217.36, 219.09) --> (130.61, 116.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1296.3MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 63.69 um
Max displacement: 189.84 um (Instance: BGR_Core/R1/sub2) (217.362, 219.092) -> (130.61, 116)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 3.247e+03 (1.554e+03 1.694e+03) (ext = 4.422e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1296.3MB
*** Finished refinePlace (0:00:21.6 mem=1296.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1284.3M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 18.149%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.196000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1284.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1284.32 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1284.32 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.32 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1284.32 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.32 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.32 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.075330e+03um, number of vias: 147
[NR-eGR]   met2  (3V) length: 1.416230e+03um, number of vias: 24
[NR-eGR]   met3  (4H) length: 5.388900e+02um, number of vias: 18
[NR-eGR]   met4  (5V) length: 3.836900e+02um, number of vias: 0
[NR-eGR] Total length: 3.414140e+03um, number of vias: 198
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1284.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1284.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1134.08 (MB), peak = 1255.72 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1284.3M, init mem=1284.3M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1284.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1284.3M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:32 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1492.09 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1139.30 (MB), peak = 1255.72 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:32 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1143.89 (MB), peak = 1255.72 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.18 (MB), peak = 1255.72 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:32 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.30 (MB)
#Total memory = 1146.18 (MB)
#Peak memory = 1255.72 (MB)
#
#
#Start global routing on Tue May 17 16:16:32 2022
#
#
#Start global routing initialization on Tue May 17 16:16:32 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:32 2022
#
#Start routing resource analysis on Tue May 17 16:16:32 2022
#
#Routing resource analysis is done on Tue May 17 16:16:32 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    19.35%
#  met1           H         782          11        1638     0.73%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2772       5.61%        8190     4.02%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:32 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.36 (MB), peak = 1255.72 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:32 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.36 (MB), peak = 1255.72 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.61 (MB), peak = 1255.72 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.61 (MB), peak = 1255.72 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2469 um.
#Total half perimeter of net bounding box = 3427 um.
#Total wire length on LAYER li1 = 69 um.
#Total wire length on LAYER met1 = 780 um.
#Total wire length on LAYER met2 = 1360 um.
#Total wire length on LAYER met3 = 261 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 122
#Up-Via Summary (total 122):
#           
#-----------------------
# li1                14
# met1               99
# met2                9
#-----------------------
#                   122 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.83 (MB)
#Total memory = 1150.00 (MB)
#Peak memory = 1255.72 (MB)
#
#Finished global routing on Tue May 17 16:16:32 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.75 (MB), peak = 1255.72 (MB)
#Start Track Assignment.
#Done with 33 horizontal wires in 2 hboxes and 54 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2511 um.
#Total half perimeter of net bounding box = 3427 um.
#Total wire length on LAYER li1 = 77 um.
#Total wire length on LAYER met1 = 785 um.
#Total wire length on LAYER met2 = 1382 um.
#Total wire length on LAYER met3 = 268 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 122
#Up-Via Summary (total 122):
#           
#-----------------------
# li1                14
# met1               99
# met2                9
#-----------------------
#                   122 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.87 (MB), peak = 1255.72 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.00 (MB)
#Total memory = 1149.87 (MB)
#Peak memory = 1255.72 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1158.96 (MB), peak = 1305.79 (MB)
#Complete Detail Routing.
#Total wire length = 2538 um.
#Total half perimeter of net bounding box = 3427 um.
#Total wire length on LAYER li1 = 88 um.
#Total wire length on LAYER met1 = 789 um.
#Total wire length on LAYER met2 = 1383 um.
#Total wire length on LAYER met3 = 278 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 125
#Up-Via Summary (total 125):
#           
#-----------------------
# li1                13
# met1              101
# met2               11
#-----------------------
#                   125 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.81 (MB)
#Total memory = 1156.68 (MB)
#Peak memory = 1305.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1158.43 (MB), peak = 1305.79 (MB)
#
#Total wire length = 2538 um.
#Total half perimeter of net bounding box = 3427 um.
#Total wire length on LAYER li1 = 88 um.
#Total wire length on LAYER met1 = 789 um.
#Total wire length on LAYER met2 = 1383 um.
#Total wire length on LAYER met3 = 278 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 125
#Up-Via Summary (total 125):
#           
#-----------------------
# li1                13
# met1              101
# met2               11
#-----------------------
#                   125 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2538 um.
#Total half perimeter of net bounding box = 3427 um.
#Total wire length on LAYER li1 = 88 um.
#Total wire length on LAYER met1 = 789 um.
#Total wire length on LAYER met2 = 1383 um.
#Total wire length on LAYER met3 = 278 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 125
#Up-Via Summary (total 125):
#           
#-----------------------
# li1                13
# met1              101
# met2               11
#-----------------------
#                   125 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.27 (MB)
#Total memory = 1156.14 (MB)
#Peak memory = 1305.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.39 (MB)
#Total memory = 1152.16 (MB)
#Peak memory = 1305.79 (MB)
#Number of warnings = 4
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:32 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1145.15 (MB), peak = 1305.79 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        226  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 227 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1311.3M).
#% Begin Load floorplan data ... (date=05/17 16:16:34, mem=1145.8M)
*info: reset 49 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1145.8M, current mem=1145.8M)
#% End Load floorplan data ... (date=05/17 16:16:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1145.8M, current mem=1145.8M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:34 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:16:34 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 6
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 19
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 16
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 4
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 10
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 4
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 12
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 17
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 5
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 15
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 16
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 11
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 19
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 11
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 5
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 19
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 12
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 8
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 19
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 20
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 11
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 16
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 4
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 14
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 12
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 20
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 9
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 11
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 7
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 7
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 10
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 17
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 4
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 4
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 6
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 6
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 19
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 14
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 18
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 20
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 10
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 18
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 9
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 8
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 20
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1303.3M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 6 nets
5		: 1 nets
6     -	10	: 10 nets
11    -	15	: 8 nets
16    -	19	: 11 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.670e+03 (7.99e+02 8.71e+02)
              Est.  stn bbox = 1.722e+03 (8.27e+02 8.95e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1303.3M
Iteration  2: Total net bbox = 1.670e+03 (7.99e+02 8.71e+02)
              Est.  stn bbox = 1.722e+03 (8.27e+02 8.95e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1303.3M
Iteration  3: Total net bbox = 8.284e+02 (4.51e+02 3.77e+02)
              Est.  stn bbox = 8.688e+02 (4.77e+02 3.92e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1304.7M
Iteration  4: Total net bbox = 9.008e+02 (4.59e+02 4.42e+02)
              Est.  stn bbox = 9.448e+02 (4.85e+02 4.60e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1304.7M
Iteration  5: Total net bbox = 9.734e+02 (4.62e+02 5.12e+02)
              Est.  stn bbox = 1.027e+03 (4.91e+02 5.36e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1304.7M
Iteration  6: Total net bbox = 1.217e+03 (6.61e+02 5.56e+02)
              Est.  stn bbox = 1.277e+03 (6.96e+02 5.80e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1304.7M
*** cost = 1.217e+03 (6.61e+02 5.56e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:23.1 mem=1310.8M) ***
Total net bbox length = 1.239e+03 (6.810e+02 5.577e+02) (ext = 3.552e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 53.46 um, max move: 151.99 um 
	Max move on inst (BGR_Core/R5/sub2): (221.10, 181.28) --> (96.80, 153.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1310.8MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 53.46 um
Max displacement: 151.99 um (Instance: BGR_Core/R5/sub2) (221.103, 181.284) -> (96.8, 153.6)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 2.649e+03 (1.294e+03 1.355e+03) (ext = 3.549e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1310.8MB
*** Finished refinePlace (0:00:23.1 mem=1310.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1303.8M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 19.760%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.669600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1303.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1303.80 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1303.80 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1303.80 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1303.80 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1303.80 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1303.80 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.246190e+03um, number of vias: 140
[NR-eGR]   met2  (3V) length: 1.384540e+03um, number of vias: 13
[NR-eGR]   met3  (4H) length: 1.366200e+02um, number of vias: 6
[NR-eGR]   met4  (5V) length: 1.085800e+02um, number of vias: 0
[NR-eGR] Total length: 2.875930e+03um, number of vias: 168
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1303.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1303.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1144.39 (MB), peak = 1305.79 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1303.8M, init mem=1303.8M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1303.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1303.8M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:34 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1511.58 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.52 (MB), peak = 1305.79 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:34 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.09 (MB), peak = 1305.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1156.37 (MB), peak = 1305.79 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:34 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.36 (MB)
#Total memory = 1156.37 (MB)
#Peak memory = 1305.79 (MB)
#
#
#Start global routing on Tue May 17 16:16:34 2022
#
#
#Start global routing initialization on Tue May 17 16:16:34 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:34 2022
#
#Start routing resource analysis on Tue May 17 16:16:34 2022
#
#Routing resource analysis is done on Tue May 17 16:16:34 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    19.54%
#  met1           H         782          11        1638     0.79%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2773       5.60%        8190     4.07%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:34 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.94 (MB), peak = 1305.79 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:34 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.94 (MB), peak = 1305.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1160.20 (MB), peak = 1305.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1160.20 (MB), peak = 1305.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 1890 um.
#Total half perimeter of net bounding box = 2913 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 573 um.
#Total wire length on LAYER met2 = 1139 um.
#Total wire length on LAYER met3 = 178 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 106
#Up-Via Summary (total 106):
#           
#-----------------------
# li1                13
# met1               86
# met2                7
#-----------------------
#                   106 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.25 (MB)
#Total memory = 1159.62 (MB)
#Peak memory = 1305.79 (MB)
#
#Finished global routing on Tue May 17 16:16:34 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.20 (MB), peak = 1305.79 (MB)
#Start Track Assignment.
#Done with 31 horizontal wires in 2 hboxes and 47 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 1921 um.
#Total half perimeter of net bounding box = 2913 um.
#Total wire length on LAYER li1 = 1 um.
#Total wire length on LAYER met1 = 600 um.
#Total wire length on LAYER met2 = 1145 um.
#Total wire length on LAYER met3 = 176 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 106
#Up-Via Summary (total 106):
#           
#-----------------------
# li1                13
# met1               86
# met2                7
#-----------------------
#                   106 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.32 (MB), peak = 1305.79 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.30 (MB)
#Total memory = 1159.32 (MB)
#Peak memory = 1305.79 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1168.41 (MB), peak = 1305.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.01 (MB), peak = 1305.79 (MB)
#Complete Detail Routing.
#Total wire length = 2019 um.
#Total half perimeter of net bounding box = 2913 um.
#Total wire length on LAYER li1 = 10 um.
#Total wire length on LAYER met1 = 675 um.
#Total wire length on LAYER met2 = 1153 um.
#Total wire length on LAYER met3 = 180 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 119
#Up-Via Summary (total 119):
#           
#-----------------------
# li1                12
# met1               98
# met2                9
#-----------------------
#                   119 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.41 (MB)
#Total memory = 1165.73 (MB)
#Peak memory = 1305.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.01 (MB), peak = 1305.79 (MB)
#
#Total wire length = 2019 um.
#Total half perimeter of net bounding box = 2913 um.
#Total wire length on LAYER li1 = 10 um.
#Total wire length on LAYER met1 = 675 um.
#Total wire length on LAYER met2 = 1153 um.
#Total wire length on LAYER met3 = 180 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 119
#Up-Via Summary (total 119):
#           
#-----------------------
# li1                12
# met1               98
# met2                9
#-----------------------
#                   119 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2019 um.
#Total half perimeter of net bounding box = 2913 um.
#Total wire length on LAYER li1 = 10 um.
#Total wire length on LAYER met1 = 675 um.
#Total wire length on LAYER met2 = 1153 um.
#Total wire length on LAYER met3 = 180 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 119
#Up-Via Summary (total 119):
#           
#-----------------------
# li1                12
# met1               98
# met2                9
#-----------------------
#                   119 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 4.68 (MB)
#Total memory = 1164.00 (MB)
#Peak memory = 1305.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.40 (MB)
#Total memory = 1161.23 (MB)
#Peak memory = 1305.79 (MB)
#Number of warnings = 4
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:35 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1154.71 (MB), peak = 1305.79 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        224  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 225 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_1.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1322.7M).
#% Begin Load floorplan data ... (date=05/17 16:16:36, mem=1155.3M)
*info: reset 51 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1155.3M, current mem=1155.3M)
#% End Load floorplan data ... (date=05/17 16:16:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1155.3M, current mem=1155.3M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:36 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:16:36 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 17
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 13
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 4
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 12
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 9
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 5
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 20
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 12
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 8
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 10
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 4
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 9
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 2
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 10
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 5
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 9
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 13
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 7
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 12
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 15
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 3
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 5
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 6
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 9
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 3
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 20
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 19
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 4
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 2
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 5
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 20
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 5
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 14
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 4
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 13
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 5
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 2
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 8
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 7
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 5
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 17
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 8
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 4
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 3
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 2
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 19
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 15
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 5
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1306.7M)" ...
User-set net weight histogram:
3		: 3 nets
4		: 5 nets
5		: 5 nets
6     -	10	: 10 nets
11    -	15	: 6 nets
16    -	19	: 4 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.853e+03 (9.09e+02 9.45e+02)
              Est.  stn bbox = 1.910e+03 (9.39e+02 9.71e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.7M
Iteration  2: Total net bbox = 1.853e+03 (9.09e+02 9.45e+02)
              Est.  stn bbox = 1.910e+03 (9.39e+02 9.71e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.7M
Iteration  3: Total net bbox = 9.849e+02 (5.03e+02 4.82e+02)
              Est.  stn bbox = 1.041e+03 (5.31e+02 5.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.7M
Iteration  4: Total net bbox = 1.036e+03 (5.09e+02 5.27e+02)
              Est.  stn bbox = 1.095e+03 (5.37e+02 5.58e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.7M
Iteration  5: Total net bbox = 1.112e+03 (5.06e+02 6.07e+02)
              Est.  stn bbox = 1.176e+03 (5.36e+02 6.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.7M
Iteration  6: Total net bbox = 1.304e+03 (6.61e+02 6.43e+02)
              Est.  stn bbox = 1.371e+03 (6.95e+02 6.76e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1314.7M
*** cost = 1.304e+03 (6.61e+02 6.43e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:24.6 mem=1317.8M) ***
Total net bbox length = 1.313e+03 (6.677e+02 6.454e+02) (ext = 3.223e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 43.73 um, max move: 118.41 um 
	Max move on inst (BGR_Core/R5/sub1): (224.40, 183.56) --> (192.35, 97.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1317.8MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 43.73 um
Max displacement: 118.41 um (Instance: BGR_Core/R5/sub1) (224.4, 183.559) -> (192.35, 97.2)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 2.717e+03 (1.238e+03 1.479e+03) (ext = 3.342e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1317.8MB
*** Finished refinePlace (0:00:24.6 mem=1317.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1314.8M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 17.009%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.679000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1314.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1314.77 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1314.77 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1314.77 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1314.77 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1314.77 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1314.77 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.257090e+03um, number of vias: 143
[NR-eGR]   met2  (3V) length: 1.606980e+03um, number of vias: 9
[NR-eGR]   met3  (4H) length: 4.554000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.909610e+03um, number of vias: 161
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1314.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1314.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.97 (MB), peak = 1305.79 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1314.8M, init mem=1314.8M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1314.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1314.8M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:37 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1504.55 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.36 (MB), peak = 1305.79 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:37 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.80 (MB), peak = 1305.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.08 (MB), peak = 1305.79 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:37 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.23 (MB)
#Total memory = 1166.08 (MB)
#Peak memory = 1305.79 (MB)
#
#
#Start global routing on Tue May 17 16:16:37 2022
#
#
#Start global routing initialization on Tue May 17 16:16:37 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:37 2022
#
#Start routing resource analysis on Tue May 17 16:16:37 2022
#
#Routing resource analysis is done on Tue May 17 16:16:37 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    19.54%
#  met1           H         782          11        1638     0.85%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2773       5.60%        8190     4.08%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:37 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.55 (MB), peak = 1305.79 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:37 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.55 (MB), peak = 1305.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.81 (MB), peak = 1305.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.81 (MB), peak = 1305.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 1890 um.
#Total half perimeter of net bounding box = 2918 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 524 um.
#Total wire length on LAYER met2 = 1249 um.
#Total wire length on LAYER met3 = 116 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 104
#Up-Via Summary (total 104):
#           
#-----------------------
# li1                12
# met1               87
# met2                5
#-----------------------
#                   104 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.15 (MB)
#Total memory = 1169.23 (MB)
#Peak memory = 1305.79 (MB)
#
#Finished global routing on Tue May 17 16:16:37 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.97 (MB), peak = 1305.79 (MB)
#Start Track Assignment.
#Done with 35 horizontal wires in 2 hboxes and 47 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 1953 um.
#Total half perimeter of net bounding box = 2918 um.
#Total wire length on LAYER li1 = 16 um.
#Total wire length on LAYER met1 = 550 um.
#Total wire length on LAYER met2 = 1266 um.
#Total wire length on LAYER met3 = 122 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 104
#Up-Via Summary (total 104):
#           
#-----------------------
# li1                12
# met1               87
# met2                5
#-----------------------
#                   104 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.96 (MB), peak = 1305.79 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.11 (MB)
#Total memory = 1168.96 (MB)
#Peak memory = 1305.79 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.62 (MB), peak = 1305.79 (MB)
#Complete Detail Routing.
#Total wire length = 1993 um.
#Total half perimeter of net bounding box = 2918 um.
#Total wire length on LAYER li1 = 18 um.
#Total wire length on LAYER met1 = 556 um.
#Total wire length on LAYER met2 = 1268 um.
#Total wire length on LAYER met3 = 151 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 108
#Up-Via Summary (total 108):
#           
#-----------------------
# li1                 8
# met1               95
# met2                5
#-----------------------
#                   108 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.37 (MB)
#Total memory = 1176.34 (MB)
#Peak memory = 1305.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.62 (MB), peak = 1305.79 (MB)
#
#Total wire length = 1993 um.
#Total half perimeter of net bounding box = 2918 um.
#Total wire length on LAYER li1 = 18 um.
#Total wire length on LAYER met1 = 556 um.
#Total wire length on LAYER met2 = 1268 um.
#Total wire length on LAYER met3 = 151 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 108
#Up-Via Summary (total 108):
#           
#-----------------------
# li1                 8
# met1               95
# met2                5
#-----------------------
#                   108 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 1993 um.
#Total half perimeter of net bounding box = 2918 um.
#Total wire length on LAYER li1 = 18 um.
#Total wire length on LAYER met1 = 556 um.
#Total wire length on LAYER met2 = 1268 um.
#Total wire length on LAYER met3 = 151 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 108
#Up-Via Summary (total 108):
#           
#-----------------------
# li1                 8
# met1               95
# met2                5
#-----------------------
#                   108 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.37 (MB)
#Total memory = 1176.34 (MB)
#Peak memory = 1305.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.37 (MB)
#Total memory = 1171.81 (MB)
#Peak memory = 1305.79 (MB)
#Number of warnings = 4
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:37 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1165.13 (MB), peak = 1305.79 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        188  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 189 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_2.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1334.6M).
#% Begin Load floorplan data ... (date=05/17 16:16:39, mem=1165.7M)
*info: reset 47 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.8M, current mem=1165.8M)
#% End Load floorplan data ... (date=05/17 16:16:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1165.8M, current mem=1165.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:39 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:16:39 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 11
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 13
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 15
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 7
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 13
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 3
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 18
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 16
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 3
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 5
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 13
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 20
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 14
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 8
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 10
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 13
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 17
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 20
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 7
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 8
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 3
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 7
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 7
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 12
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 18
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 10
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 5
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 16
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 7
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 2
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 17
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 15
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 20
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 18
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 11
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 13
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 10
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 6
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 19
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 2
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 16
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 4
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 12
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 3
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 11
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 10
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 9
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 17
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1318.6M)" ...
User-set net weight histogram:
3		: 3 nets
4		: 1 nets
5		: 2 nets
6     -	10	: 10 nets
11    -	15	: 11 nets
16    -	19	: 9 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.707e+03 (8.21e+02 8.85e+02)
              Est.  stn bbox = 1.759e+03 (8.49e+02 9.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1326.6M
Iteration  2: Total net bbox = 1.707e+03 (8.21e+02 8.85e+02)
              Est.  stn bbox = 1.759e+03 (8.49e+02 9.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1326.6M
Iteration  3: Total net bbox = 8.987e+02 (4.86e+02 4.12e+02)
              Est.  stn bbox = 9.399e+02 (5.12e+02 4.28e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1326.6M
Iteration  4: Total net bbox = 9.322e+02 (4.78e+02 4.54e+02)
              Est.  stn bbox = 9.767e+02 (5.04e+02 4.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1326.6M
Iteration  5: Total net bbox = 9.676e+02 (4.57e+02 5.11e+02)
              Est.  stn bbox = 1.019e+03 (4.81e+02 5.37e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1326.6M
Iteration  6: Total net bbox = 1.238e+03 (6.53e+02 5.85e+02)
              Est.  stn bbox = 1.296e+03 (6.84e+02 6.12e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1326.6M
*** cost = 1.238e+03 (6.53e+02 5.85e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:26.0 mem=1338.8M) ***
Total net bbox length = 1.261e+03 (6.732e+02 5.877e+02) (ext = 3.919e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 52.75 um, max move: 150.22 um 
	Max move on inst (BGR_Core/R2/sub2): (155.66, 178.39) --> (224.69, 97.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1338.8MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 52.75 um
Max displacement: 150.22 um (Instance: BGR_Core/R2/sub2) (155.661, 178.394) -> (224.69, 97.2)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 2.484e+03 (1.136e+03 1.348e+03) (ext = 3.809e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1338.8MB
*** Finished refinePlace (0:00:26.1 mem=1338.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1326.8M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.667%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.547400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         3( 0.34%)   ( 0.34%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.09%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1326.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1326.81 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1326.81 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1326.81 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1326.81 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1326.81 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1326.81 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 9.965000e+02um, number of vias: 132
[NR-eGR]   met2  (3V) length: 1.329580e+03um, number of vias: 13
[NR-eGR]   met3  (4H) length: 2.536900e+02um, number of vias: 8
[NR-eGR]   met4  (5V) length: 1.549400e+02um, number of vias: 0
[NR-eGR] Total length: 2.734710e+03um, number of vias: 162
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1326.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1326.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.56 (MB), peak = 1305.79 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1326.8M, init mem=1326.8M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1326.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1326.8M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:39 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1536.6 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.06 (MB), peak = 1305.79 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:39 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.54 (MB), peak = 1305.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1175.82 (MB), peak = 1305.79 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:39 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.19 (MB)
#Total memory = 1175.82 (MB)
#Peak memory = 1305.79 (MB)
#
#
#Start global routing on Tue May 17 16:16:39 2022
#
#
#Start global routing initialization on Tue May 17 16:16:39 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:39 2022
#
#Start routing resource analysis on Tue May 17 16:16:39 2022
#
#Routing resource analysis is done on Tue May 17 16:16:39 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    19.29%
#  met1           H         782          11        1638     0.85%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2772       5.61%        8190     4.03%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:39 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.88 (MB), peak = 1305.79 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:39 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.88 (MB), peak = 1305.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.13 (MB), peak = 1305.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.13 (MB), peak = 1305.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 1821 um.
#Total half perimeter of net bounding box = 2785 um.
#Total wire length on LAYER li1 = 48 um.
#Total wire length on LAYER met1 = 545 um.
#Total wire length on LAYER met2 = 1139 um.
#Total wire length on LAYER met3 = 88 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 104
#Up-Via Summary (total 104):
#           
#-----------------------
# li1                18
# met1               83
# met2                3
#-----------------------
#                   104 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.73 (MB)
#Total memory = 1179.55 (MB)
#Peak memory = 1305.79 (MB)
#
#Finished global routing on Tue May 17 16:16:39 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.29 (MB), peak = 1305.79 (MB)
#Start Track Assignment.
#Done with 33 horizontal wires in 2 hboxes and 48 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 1877 um.
#Total half perimeter of net bounding box = 2785 um.
#Total wire length on LAYER li1 = 51 um.
#Total wire length on LAYER met1 = 571 um.
#Total wire length on LAYER met2 = 1164 um.
#Total wire length on LAYER met3 = 91 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 104
#Up-Via Summary (total 104):
#           
#-----------------------
# li1                18
# met1               83
# met2                3
#-----------------------
#                   104 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.34 (MB), peak = 1305.79 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.71 (MB)
#Total memory = 1179.34 (MB)
#Peak memory = 1305.79 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.72 (MB), peak = 1305.79 (MB)
#Complete Detail Routing.
#Total wire length = 1914 um.
#Total half perimeter of net bounding box = 2785 um.
#Total wire length on LAYER li1 = 60 um.
#Total wire length on LAYER met1 = 568 um.
#Total wire length on LAYER met2 = 1178 um.
#Total wire length on LAYER met3 = 108 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 112
#Up-Via Summary (total 112):
#           
#-----------------------
# li1                17
# met1               92
# met2                3
#-----------------------
#                   112 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.09 (MB)
#Total memory = 1185.44 (MB)
#Peak memory = 1305.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.72 (MB), peak = 1305.79 (MB)
#
#Total wire length = 1914 um.
#Total half perimeter of net bounding box = 2785 um.
#Total wire length on LAYER li1 = 60 um.
#Total wire length on LAYER met1 = 568 um.
#Total wire length on LAYER met2 = 1178 um.
#Total wire length on LAYER met3 = 108 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 112
#Up-Via Summary (total 112):
#           
#-----------------------
# li1                17
# met1               92
# met2                3
#-----------------------
#                   112 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 1914 um.
#Total half perimeter of net bounding box = 2785 um.
#Total wire length on LAYER li1 = 60 um.
#Total wire length on LAYER met1 = 568 um.
#Total wire length on LAYER met2 = 1178 um.
#Total wire length on LAYER met3 = 108 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 112
#Up-Via Summary (total 112):
#           
#-----------------------
# li1                17
# met1               92
# met2                3
#-----------------------
#                   112 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.09 (MB)
#Total memory = 1185.44 (MB)
#Peak memory = 1305.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.00 (MB)
#Total memory = 1180.99 (MB)
#Peak memory = 1305.79 (MB)
#Number of warnings = 4
#Total number of warnings = 37
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:40 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1173.37 (MB), peak = 1305.79 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        220  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 221 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_3.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1348.0M).
#% Begin Load floorplan data ... (date=05/17 16:16:41, mem=1174.7M)
*info: reset 49 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1174.7M, current mem=1174.7M)
#% End Load floorplan data ... (date=05/17 16:16:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1174.7M, current mem=1174.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:41 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:16:41 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 6
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 11
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 14
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 15
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 18
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 4
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 2
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 12
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 7
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 2
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 5
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 9
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 9
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 16
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 14
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 20
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 15
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 3
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 14
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 20
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 15
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 3
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 7
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 16
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 4
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 10
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 7
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 16
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 17
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 19
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 2
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 17
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 12
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 11
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 16
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 3
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 8
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 19
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 4
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 6
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 2
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 2
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 14
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 12
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 2
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 8
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1340.0M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 3 nets
5		: 1 nets
6     -	10	: 9 nets
11    -	15	: 10 nets
16    -	19	: 9 nets
20    -	63	: 0 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.853e+03 (9.11e+02 9.42e+02)
              Est.  stn bbox = 1.917e+03 (9.44e+02 9.72e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1340.0M
Iteration  2: Total net bbox = 1.853e+03 (9.11e+02 9.42e+02)
              Est.  stn bbox = 1.917e+03 (9.44e+02 9.72e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1340.0M
Iteration  3: Total net bbox = 9.939e+02 (5.03e+02 4.91e+02)
              Est.  stn bbox = 1.055e+03 (5.31e+02 5.24e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1340.0M
Iteration  4: Total net bbox = 1.069e+03 (5.14e+02 5.55e+02)
              Est.  stn bbox = 1.134e+03 (5.43e+02 5.91e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1340.0M
Iteration  5: Total net bbox = 1.144e+03 (5.06e+02 6.38e+02)
              Est.  stn bbox = 1.214e+03 (5.37e+02 6.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1340.0M
Iteration  6: Total net bbox = 1.302e+03 (6.58e+02 6.44e+02)
              Est.  stn bbox = 1.376e+03 (6.93e+02 6.83e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1340.0M
*** cost = 1.302e+03 (6.58e+02 6.44e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:27.4 mem=1353.3M) ***
Total net bbox length = 1.312e+03 (6.653e+02 6.466e+02) (ext = 3.235e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 31.76 um, max move: 110.59 um 
	Max move on inst (BGR_Core/R1/sub2): (221.13, 214.21) --> (233.51, 116.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1353.3MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 31.76 um
Max displacement: 110.59 um (Instance: BGR_Core/R1/sub2) (221.128, 214.212) -> (233.51, 116)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 2.433e+03 (1.129e+03 1.303e+03) (ext = 3.062e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1353.3MB
*** Finished refinePlace (0:00:27.5 mem=1353.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1340.3M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 16.852%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.434600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1340.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1340.27 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1340.27 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.27 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1340.27 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.27 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.27 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.148700e+03um, number of vias: 141
[NR-eGR]   met2  (3V) length: 1.442080e+03um, number of vias: 11
[NR-eGR]   met3  (4H) length: 9.131000e+01um, number of vias: 0
[NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.682090e+03um, number of vias: 161
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1340.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1340.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1175.05 (MB), peak = 1305.79 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1340.3M, init mem=1340.3M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1340.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1340.3M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:41 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1550.05 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.36 (MB), peak = 1305.79 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:42 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.73 (MB), peak = 1305.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.01 (MB), peak = 1305.79 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:42 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.16 (MB)
#Total memory = 1185.01 (MB)
#Peak memory = 1305.79 (MB)
#
#
#Start global routing on Tue May 17 16:16:42 2022
#
#
#Start global routing initialization on Tue May 17 16:16:42 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:42 2022
#
#Start routing resource analysis on Tue May 17 16:16:42 2022
#
#Routing resource analysis is done on Tue May 17 16:16:42 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    19.96%
#  met1           H         782          11        1638     0.55%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2772       5.61%        8190     4.10%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:42 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1189.21 (MB), peak = 1305.79 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:42 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1189.21 (MB), peak = 1305.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1189.47 (MB), peak = 1305.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1189.47 (MB), peak = 1305.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 1607 um.
#Total half perimeter of net bounding box = 2574 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 338 um.
#Total wire length on LAYER met2 = 1056 um.
#Total wire length on LAYER met3 = 213 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 100
#Up-Via Summary (total 100):
#           
#-----------------------
# li1                13
# met1               80
# met2                7
#-----------------------
#                   100 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.88 (MB)
#Total memory = 1188.89 (MB)
#Peak memory = 1305.79 (MB)
#
#Finished global routing on Tue May 17 16:16:42 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.63 (MB), peak = 1305.79 (MB)
#Start Track Assignment.
#Done with 34 horizontal wires in 2 hboxes and 46 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 1653 um.
#Total half perimeter of net bounding box = 2574 um.
#Total wire length on LAYER li1 = 2 um.
#Total wire length on LAYER met1 = 362 um.
#Total wire length on LAYER met2 = 1079 um.
#Total wire length on LAYER met3 = 210 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 100
#Up-Via Summary (total 100):
#           
#-----------------------
# li1                13
# met1               80
# met2                7
#-----------------------
#                   100 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.75 (MB), peak = 1305.79 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.89 (MB)
#Total memory = 1188.75 (MB)
#Peak memory = 1305.79 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1197.52 (MB), peak = 1338.84 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.31 (MB), peak = 1338.84 (MB)
#Complete Detail Routing.
#Total wire length = 1664 um.
#Total half perimeter of net bounding box = 2574 um.
#Total wire length on LAYER li1 = 48 um.
#Total wire length on LAYER met1 = 368 um.
#Total wire length on LAYER met2 = 1030 um.
#Total wire length on LAYER met3 = 217 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 112
#Up-Via Summary (total 112):
#           
#-----------------------
# li1                26
# met1               79
# met2                7
#-----------------------
#                   112 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.28 (MB)
#Total memory = 1195.03 (MB)
#Peak memory = 1338.84 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.31 (MB), peak = 1338.84 (MB)
#
#Total wire length = 1664 um.
#Total half perimeter of net bounding box = 2574 um.
#Total wire length on LAYER li1 = 48 um.
#Total wire length on LAYER met1 = 368 um.
#Total wire length on LAYER met2 = 1030 um.
#Total wire length on LAYER met3 = 217 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 112
#Up-Via Summary (total 112):
#           
#-----------------------
# li1                26
# met1               79
# met2                7
#-----------------------
#                   112 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 1664 um.
#Total half perimeter of net bounding box = 2574 um.
#Total wire length on LAYER li1 = 48 um.
#Total wire length on LAYER met1 = 368 um.
#Total wire length on LAYER met2 = 1030 um.
#Total wire length on LAYER met3 = 217 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 112
#Up-Via Summary (total 112):
#           
#-----------------------
# li1                26
# met1               79
# met2                7
#-----------------------
#                   112 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.28 (MB)
#Total memory = 1195.03 (MB)
#Peak memory = 1338.84 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.32 (MB)
#Total memory = 1192.05 (MB)
#Peak memory = 1338.84 (MB)
#Number of warnings = 4
#Total number of warnings = 44
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:42 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1185.66 (MB), peak = 1338.84 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        198  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 199 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_4.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1365.0M).
#% Begin Load floorplan data ... (date=05/17 16:16:44, mem=1186.3M)
*info: reset 45 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1186.3M, current mem=1186.3M)
#% End Load floorplan data ... (date=05/17 16:16:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1186.3M, current mem=1186.3M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:44 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:16:44 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 8
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 8
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 11
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 12
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 10
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 7
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 5
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 17
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 14
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 13
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 3
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 4
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 2
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 10
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 16
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 5
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 10
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 18
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 13
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 5
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 6
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 10
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 2
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 3
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 3
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 8
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 10
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 19
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 12
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 13
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 20
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 17
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 16
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 15
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 13
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 19
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 7
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 8
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 20
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 11
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 2
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 4
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 6
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 6
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 10
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 12
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 12
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1357.0M)" ...
User-set net weight histogram:
3		: 4 nets
4		: 2 nets
5		: 2 nets
6     -	10	: 12 nets
11    -	15	: 10 nets
16    -	19	: 5 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.746e+03 (8.49e+02 8.96e+02)
              Est.  stn bbox = 1.800e+03 (8.79e+02 9.21e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1357.0M
Iteration  2: Total net bbox = 1.746e+03 (8.49e+02 8.96e+02)
              Est.  stn bbox = 1.800e+03 (8.79e+02 9.21e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1357.0M
Iteration  3: Total net bbox = 9.228e+02 (4.78e+02 4.45e+02)
              Est.  stn bbox = 9.659e+02 (5.05e+02 4.61e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1357.0M
Iteration  4: Total net bbox = 9.225e+02 (4.77e+02 4.45e+02)
              Est.  stn bbox = 9.689e+02 (5.04e+02 4.65e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1357.0M
Iteration  5: Total net bbox = 1.014e+03 (4.80e+02 5.34e+02)
              Est.  stn bbox = 1.069e+03 (5.07e+02 5.62e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1357.0M
Iteration  6: Total net bbox = 1.210e+03 (6.35e+02 5.75e+02)
              Est.  stn bbox = 1.269e+03 (6.65e+02 6.04e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1357.0M
*** cost = 1.210e+03 (6.35e+02 5.75e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:28.9 mem=1366.2M) ***
Total net bbox length = 1.233e+03 (6.551e+02 5.780e+02) (ext = 3.642e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 53.69 um, max move: 184.65 um 
	Max move on inst (BGR_Core/R2/sub1): (210.97, 208.78) --> (227.63, 40.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1366.2MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 53.69 um
Max displacement: 184.65 um (Instance: BGR_Core/R2/sub1) (210.965, 208.782) -> (227.63, 40.8)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 2.795e+03 (1.273e+03 1.521e+03) (ext = 3.451e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1366.2MB
*** Finished refinePlace (0:00:29.0 mem=1366.2M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1357.2M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 18.932%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.782400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1357.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1357.19 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1357.19 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.19 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1357.19 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.19 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.19 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.003010e+03um, number of vias: 146
[NR-eGR]   met2  (3V) length: 1.462990e+03um, number of vias: 15
[NR-eGR]   met3  (4H) length: 3.555800e+02um, number of vias: 12
[NR-eGR]   met4  (5V) length: 1.769000e+02um, number of vias: 0
[NR-eGR] Total length: 2.998480e+03um, number of vias: 182
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1357.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1357.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1184.28 (MB), peak = 1338.84 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1357.2M, init mem=1357.2M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1357.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1357.2M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:44 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1566.98 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1189.58 (MB), peak = 1338.84 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:44 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1193.95 (MB), peak = 1338.84 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.23 (MB), peak = 1338.84 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:44 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.15 (MB)
#Total memory = 1196.23 (MB)
#Peak memory = 1338.84 (MB)
#
#
#Start global routing on Tue May 17 16:16:44 2022
#
#
#Start global routing initialization on Tue May 17 16:16:44 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:44 2022
#
#Start routing resource analysis on Tue May 17 16:16:44 2022
#
#Routing resource analysis is done on Tue May 17 16:16:44 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    19.60%
#  met1           H         782          11        1638     0.67%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2773       5.60%        8190     4.05%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:44 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.89 (MB), peak = 1338.84 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:44 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.89 (MB), peak = 1338.84 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.02 (MB), peak = 1338.84 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.02 (MB), peak = 1338.84 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 1938 um.
#Total half perimeter of net bounding box = 2948 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 504 um.
#Total wire length on LAYER met2 = 1312 um.
#Total wire length on LAYER met3 = 123 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 109
#Up-Via Summary (total 109):
#           
#-----------------------
# li1                11
# met1               95
# met2                3
#-----------------------
#                   109 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.21 (MB)
#Total memory = 1198.44 (MB)
#Peak memory = 1338.84 (MB)
#
#Finished global routing on Tue May 17 16:16:44 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.18 (MB), peak = 1338.84 (MB)
#Start Track Assignment.
#Done with 33 horizontal wires in 2 hboxes and 54 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2000 um.
#Total half perimeter of net bounding box = 2948 um.
#Total wire length on LAYER li1 = 3 um.
#Total wire length on LAYER met1 = 542 um.
#Total wire length on LAYER met2 = 1329 um.
#Total wire length on LAYER met3 = 126 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 109
#Up-Via Summary (total 109):
#           
#-----------------------
# li1                11
# met1               95
# met2                3
#-----------------------
#                   109 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.18 (MB), peak = 1338.84 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.11 (MB)
#Total memory = 1198.18 (MB)
#Peak memory = 1338.84 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1207.66 (MB), peak = 1338.84 (MB)
#Complete Detail Routing.
#Total wire length = 2034 um.
#Total half perimeter of net bounding box = 2948 um.
#Total wire length on LAYER li1 = 9 um.
#Total wire length on LAYER met1 = 605 um.
#Total wire length on LAYER met2 = 1309 um.
#Total wire length on LAYER met3 = 111 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 108
#Up-Via Summary (total 108):
#           
#-----------------------
# li1                10
# met1               95
# met2                3
#-----------------------
#                   108 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.20 (MB)
#Total memory = 1205.38 (MB)
#Peak memory = 1338.84 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.66 (MB), peak = 1338.84 (MB)
#
#Total wire length = 2034 um.
#Total half perimeter of net bounding box = 2948 um.
#Total wire length on LAYER li1 = 9 um.
#Total wire length on LAYER met1 = 605 um.
#Total wire length on LAYER met2 = 1309 um.
#Total wire length on LAYER met3 = 111 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 108
#Up-Via Summary (total 108):
#           
#-----------------------
# li1                10
# met1               95
# met2                3
#-----------------------
#                   108 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2034 um.
#Total half perimeter of net bounding box = 2948 um.
#Total wire length on LAYER li1 = 9 um.
#Total wire length on LAYER met1 = 605 um.
#Total wire length on LAYER met2 = 1309 um.
#Total wire length on LAYER met3 = 111 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 108
#Up-Via Summary (total 108):
#           
#-----------------------
# li1                10
# met1               95
# met2                3
#-----------------------
#                   108 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.20 (MB)
#Total memory = 1205.38 (MB)
#Peak memory = 1338.84 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.23 (MB)
#Total memory = 1201.16 (MB)
#Peak memory = 1338.84 (MB)
#Number of warnings = 4
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:44 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1193.99 (MB), peak = 1338.84 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        196  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 197 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_5.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1378.8M).
#% Begin Load floorplan data ... (date=05/17 16:16:46, mem=1194.6M)
*info: reset 48 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1194.6M, current mem=1194.6M)
#% End Load floorplan data ... (date=05/17 16:16:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1194.6M, current mem=1194.6M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:46 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:16:46 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 3
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 10
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 7
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 6
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 14
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 20
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 11
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 13
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 14
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 19
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 9
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 2
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 6
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 11
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 17
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 9
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 7
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 18
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 4
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 11
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 14
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 12
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 11
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 15
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 5
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 5
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 19
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 17
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 17
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 12
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 12
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 5
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 17
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 5
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 15
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 3
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 11
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 12
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 6
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 7
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 20
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 3
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 14
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 4
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 4
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 4
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 8
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1370.8M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 3 nets
5		: 5 nets
6     -	10	: 7 nets
11    -	15	: 14 nets
16    -	19	: 6 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.682e+03 (8.28e+02 8.54e+02)
              Est.  stn bbox = 1.738e+03 (8.59e+02 8.79e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1370.8M
Iteration  2: Total net bbox = 1.682e+03 (8.28e+02 8.54e+02)
              Est.  stn bbox = 1.738e+03 (8.59e+02 8.79e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1370.8M
Iteration  3: Total net bbox = 8.822e+02 (4.83e+02 4.00e+02)
              Est.  stn bbox = 9.272e+02 (5.10e+02 4.17e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1370.8M
Iteration  4: Total net bbox = 9.478e+02 (4.90e+02 4.58e+02)
              Est.  stn bbox = 9.946e+02 (5.17e+02 4.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1370.8M
Iteration  5: Total net bbox = 1.019e+03 (4.90e+02 5.29e+02)
              Est.  stn bbox = 1.075e+03 (5.17e+02 5.58e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1370.8M
Iteration  6: Total net bbox = 1.222e+03 (6.33e+02 5.89e+02)
              Est.  stn bbox = 1.281e+03 (6.64e+02 6.18e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1370.8M
*** cost = 1.222e+03 (6.33e+02 5.89e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:30.4 mem=1383.0M) ***
Total net bbox length = 1.243e+03 (6.509e+02 5.917e+02) (ext = 3.612e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 50.99 um, max move: 172.58 um 
	Max move on inst (BGR_Core/R4/sub2): (218.37, 197.88) --> (127.67, 116.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1383.0MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 50.99 um
Max displacement: 172.58 um (Instance: BGR_Core/R4/sub2) (218.365, 197.881) -> (127.67, 116)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 2.924e+03 (1.377e+03 1.547e+03) (ext = 3.469e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1383.0MB
*** Finished refinePlace (0:00:30.4 mem=1383.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1371.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 19.836%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.942200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1371.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1371.03 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1371.03 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1371.03 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1371.03 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1371.03 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1371.03 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.129570e+03um, number of vias: 145
[NR-eGR]   met2  (3V) length: 1.557560e+03um, number of vias: 23
[NR-eGR]   met3  (4H) length: 3.404000e+02um, number of vias: 10
[NR-eGR]   met4  (5V) length: 1.309600e+02um, number of vias: 0
[NR-eGR] Total length: 3.158490e+03um, number of vias: 187
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1371.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1371.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.39 (MB), peak = 1338.84 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1371.0M, init mem=1371.0M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1371.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1371.0M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:46 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1558.8 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.71 (MB), peak = 1338.84 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:47 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.08 (MB), peak = 1338.84 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.36 (MB), peak = 1338.84 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:47 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.15 (MB)
#Total memory = 1206.36 (MB)
#Peak memory = 1338.84 (MB)
#
#
#Start global routing on Tue May 17 16:16:47 2022
#
#
#Start global routing initialization on Tue May 17 16:16:47 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:47 2022
#
#Start routing resource analysis on Tue May 17 16:16:47 2022
#
#Routing resource analysis is done on Tue May 17 16:16:47 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    19.23%
#  met1           H         782          11        1638     0.67%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2772       5.61%        8190     3.98%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:47 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.92 (MB), peak = 1338.84 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:47 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.92 (MB), peak = 1338.84 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.18 (MB), peak = 1338.84 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.18 (MB), peak = 1338.84 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2166 um.
#Total half perimeter of net bounding box = 3029 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 552 um.
#Total wire length on LAYER met2 = 1346 um.
#Total wire length on LAYER met3 = 261 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 118
#Up-Via Summary (total 118):
#           
#-----------------------
# li1                15
# met1               96
# met2                7
#-----------------------
#                   118 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.23 (MB)
#Total memory = 1208.59 (MB)
#Peak memory = 1338.84 (MB)
#
#Finished global routing on Tue May 17 16:16:47 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.34 (MB), peak = 1338.84 (MB)
#Start Track Assignment.
#Done with 32 horizontal wires in 2 hboxes and 53 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2185 um.
#Total half perimeter of net bounding box = 3029 um.
#Total wire length on LAYER li1 = 5 um.
#Total wire length on LAYER met1 = 556 um.
#Total wire length on LAYER met2 = 1350 um.
#Total wire length on LAYER met3 = 274 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 118
#Up-Via Summary (total 118):
#           
#-----------------------
# li1                15
# met1               96
# met2                7
#-----------------------
#                   118 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.39 (MB), peak = 1338.84 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.18 (MB)
#Total memory = 1208.39 (MB)
#Peak memory = 1338.84 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1218.00 (MB), peak = 1340.70 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.90 (MB), peak = 1340.70 (MB)
#Complete Detail Routing.
#Total wire length = 2216 um.
#Total half perimeter of net bounding box = 3029 um.
#Total wire length on LAYER li1 = 36 um.
#Total wire length on LAYER met1 = 566 um.
#Total wire length on LAYER met2 = 1339 um.
#Total wire length on LAYER met3 = 275 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 121
#Up-Via Summary (total 121):
#           
#-----------------------
# li1                12
# met1               98
# met2               11
#-----------------------
#                   121 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.23 (MB)
#Total memory = 1215.62 (MB)
#Peak memory = 1340.70 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.90 (MB), peak = 1340.70 (MB)
#
#Total wire length = 2216 um.
#Total half perimeter of net bounding box = 3029 um.
#Total wire length on LAYER li1 = 36 um.
#Total wire length on LAYER met1 = 566 um.
#Total wire length on LAYER met2 = 1339 um.
#Total wire length on LAYER met3 = 275 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 121
#Up-Via Summary (total 121):
#           
#-----------------------
# li1                12
# met1               98
# met2               11
#-----------------------
#                   121 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2216 um.
#Total half perimeter of net bounding box = 3029 um.
#Total wire length on LAYER li1 = 36 um.
#Total wire length on LAYER met1 = 566 um.
#Total wire length on LAYER met2 = 1339 um.
#Total wire length on LAYER met3 = 275 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 121
#Up-Via Summary (total 121):
#           
#-----------------------
# li1                12
# met1               98
# met2               11
#-----------------------
#                   121 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.23 (MB)
#Total memory = 1215.62 (MB)
#Peak memory = 1340.70 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.04 (MB)
#Total memory = 1211.10 (MB)
#Peak memory = 1340.70 (MB)
#Number of warnings = 4
#Total number of warnings = 58
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:47 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1203.99 (MB), peak = 1340.70 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        218  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 219 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_6.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1391.9M).
#% Begin Load floorplan data ... (date=05/17 16:16:48, mem=1204.6M)
*info: reset 50 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1204.6M, current mem=1204.6M)
#% End Load floorplan data ... (date=05/17 16:16:49, total cpu=0:00:00.1, real=0:00:01.0, peak res=1204.6M, current mem=1204.6M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:49 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:16:49 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 5
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 14
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 19
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 18
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 17
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 11
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 16
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 17
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 20
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 8
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 17
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 17
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 15
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 4
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 13
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 9
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 10
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 20
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 7
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 15
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 8
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 13
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 5
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 4
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 2
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 18
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 16
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 8
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 5
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 17
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 14
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 10
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 8
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 8
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 6
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 5
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 8
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 16
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 14
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 13
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 19
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 6
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 5
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 17
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 12
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 6
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 20
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 14
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 15
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 18
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1375.9M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 2 nets
5		: 3 nets
6     -	10	: 9 nets
11    -	15	: 10 nets
16    -	19	: 12 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.680e+03 (8.09e+02 8.71e+02)
              Est.  stn bbox = 1.730e+03 (8.36e+02 8.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1383.9M
Iteration  2: Total net bbox = 1.680e+03 (8.09e+02 8.71e+02)
              Est.  stn bbox = 1.730e+03 (8.36e+02 8.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1383.9M
Iteration  3: Total net bbox = 8.769e+02 (4.60e+02 4.17e+02)
              Est.  stn bbox = 9.152e+02 (4.85e+02 4.30e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1383.9M
Iteration  4: Total net bbox = 8.837e+02 (4.53e+02 4.31e+02)
              Est.  stn bbox = 9.287e+02 (4.79e+02 4.50e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1383.9M
Iteration  5: Total net bbox = 9.543e+02 (4.39e+02 5.15e+02)
              Est.  stn bbox = 1.005e+03 (4.65e+02 5.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1383.9M
Iteration  6: Total net bbox = 1.178e+03 (6.33e+02 5.45e+02)
              Est.  stn bbox = 1.235e+03 (6.65e+02 5.70e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1383.9M
*** cost = 1.178e+03 (6.33e+02 5.45e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:31.9 mem=1396.1M) ***
Total net bbox length = 1.200e+03 (6.538e+02 5.464e+02) (ext = 3.603e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 64.86 um, max move: 199.54 um 
	Max move on inst (BGR_Core/R2/sub1): (221.90, 205.88) --> (187.45, 40.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1396.1MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 64.86 um
Max displacement: 199.54 um (Instance: BGR_Core/R2/sub1) (221.903, 205.885) -> (187.45, 40.8)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 3.562e+03 (1.662e+03 1.900e+03) (ext = 5.092e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1396.1MB
*** Finished refinePlace (0:00:31.9 mem=1396.1M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1384.1M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.822%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.572000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1384.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1384.07 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1384.07 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1384.07 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1384.07 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1384.07 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1384.07 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.251640e+03um, number of vias: 133
[NR-eGR]   met2  (3V) length: 1.583180e+03um, number of vias: 22
[NR-eGR]   met3  (4H) length: 4.517200e+02um, number of vias: 14
[NR-eGR]   met4  (5V) length: 3.885700e+02um, number of vias: 0
[NR-eGR] Total length: 3.675110e+03um, number of vias: 178
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1384.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1384.1M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.68 (MB), peak = 1340.70 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1384.1M, init mem=1384.1M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1384.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1384.1M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:49 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1591.84 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.10 (MB), peak = 1340.70 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:49 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.37 (MB), peak = 1340.70 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.65 (MB), peak = 1340.70 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:49 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1219.65 (MB)
#Peak memory = 1340.70 (MB)
#
#
#Start global routing on Tue May 17 16:16:49 2022
#
#
#Start global routing initialization on Tue May 17 16:16:49 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:49 2022
#
#Start routing resource analysis on Tue May 17 16:16:49 2022
#
#Routing resource analysis is done on Tue May 17 16:16:49 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    19.11%
#  met1           H         782          11        1638     0.98%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2772       5.61%        8190     4.02%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:49 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.97 (MB), peak = 1340.70 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:49 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.97 (MB), peak = 1340.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.97 (MB), peak = 1340.70 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.97 (MB), peak = 1340.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2897 um.
#Total half perimeter of net bounding box = 3753 um.
#Total wire length on LAYER li1 = 110 um.
#Total wire length on LAYER met1 = 794 um.
#Total wire length on LAYER met2 = 1581 um.
#Total wire length on LAYER met3 = 413 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 121
#Up-Via Summary (total 121):
#           
#-----------------------
# li1                16
# met1               96
# met2                9
#-----------------------
#                   121 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.73 (MB)
#Total memory = 1221.38 (MB)
#Peak memory = 1340.70 (MB)
#
#Finished global routing on Tue May 17 16:16:49 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.12 (MB), peak = 1340.70 (MB)
#Start Track Assignment.
#Done with 30 horizontal wires in 2 hboxes and 56 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2934 um.
#Total half perimeter of net bounding box = 3753 um.
#Total wire length on LAYER li1 = 115 um.
#Total wire length on LAYER met1 = 805 um.
#Total wire length on LAYER met2 = 1600 um.
#Total wire length on LAYER met3 = 413 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 121
#Up-Via Summary (total 121):
#           
#-----------------------
# li1                16
# met1               96
# met2                9
#-----------------------
#                   121 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.12 (MB), peak = 1340.70 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.53 (MB)
#Total memory = 1221.12 (MB)
#Peak memory = 1340.70 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1231.05 (MB), peak = 1397.64 (MB)
#Complete Detail Routing.
#Total wire length = 2973 um.
#Total half perimeter of net bounding box = 3753 um.
#Total wire length on LAYER li1 = 127 um.
#Total wire length on LAYER met1 = 780 um.
#Total wire length on LAYER met2 = 1606 um.
#Total wire length on LAYER met3 = 459 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 126
#Up-Via Summary (total 126):
#           
#-----------------------
# li1                16
# met1               97
# met2               13
#-----------------------
#                   126 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.64 (MB)
#Total memory = 1228.77 (MB)
#Peak memory = 1397.64 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.05 (MB), peak = 1397.64 (MB)
#
#Total wire length = 2973 um.
#Total half perimeter of net bounding box = 3753 um.
#Total wire length on LAYER li1 = 127 um.
#Total wire length on LAYER met1 = 780 um.
#Total wire length on LAYER met2 = 1606 um.
#Total wire length on LAYER met3 = 459 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 126
#Up-Via Summary (total 126):
#           
#-----------------------
# li1                16
# met1               97
# met2               13
#-----------------------
#                   126 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2973 um.
#Total half perimeter of net bounding box = 3753 um.
#Total wire length on LAYER li1 = 127 um.
#Total wire length on LAYER met1 = 780 um.
#Total wire length on LAYER met2 = 1606 um.
#Total wire length on LAYER met3 = 459 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 126
#Up-Via Summary (total 126):
#           
#-----------------------
# li1                16
# met1               97
# met2               13
#-----------------------
#                   126 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.64 (MB)
#Total memory = 1228.77 (MB)
#Peak memory = 1397.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.46 (MB)
#Total memory = 1224.66 (MB)
#Peak memory = 1397.64 (MB)
#Number of warnings = 4
#Total number of warnings = 65
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:49 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1217.08 (MB), peak = 1397.64 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        218  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 219 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_7.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1411.0M).
#% Begin Load floorplan data ... (date=05/17 16:16:51, mem=1217.7M)
*info: reset 50 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.7M, current mem=1217.7M)
#% End Load floorplan data ... (date=05/17 16:16:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1217.7M, current mem=1217.7M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:51 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:16:51 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 8
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 19
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 9
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 2
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 9
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 12
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 12
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 12
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 3
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 18
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 14
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 2
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 6
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 10
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 6
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 14
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 20
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 17
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 4
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 18
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 3
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 4
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 9
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 6
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 3
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 11
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 2
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 16
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 12
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 7
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 6
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 16
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 13
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 18
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 18
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 18
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 3
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 20
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 18
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 4
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 15
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 20
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 8
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 11
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 19
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 15
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 17
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1403.0M)" ...
User-set net weight histogram:
3		: 3 nets
4		: 3 nets
5		: 0 nets
6     -	10	: 9 nets
11    -	15	: 11 nets
16    -	19	: 9 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.694e+03 (8.19e+02 8.75e+02)
              Est.  stn bbox = 1.744e+03 (8.46e+02 8.98e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1403.0M
Iteration  2: Total net bbox = 1.694e+03 (8.19e+02 8.75e+02)
              Est.  stn bbox = 1.744e+03 (8.46e+02 8.98e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1403.0M
Iteration  3: Total net bbox = 8.094e+02 (4.42e+02 3.68e+02)
              Est.  stn bbox = 8.476e+02 (4.67e+02 3.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1403.0M
Iteration  4: Total net bbox = 9.005e+02 (4.54e+02 4.47e+02)
              Est.  stn bbox = 9.438e+02 (4.79e+02 4.64e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1403.0M
Iteration  5: Total net bbox = 9.761e+02 (4.73e+02 5.03e+02)
              Est.  stn bbox = 1.022e+03 (5.03e+02 5.19e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1403.0M
Iteration  6: Total net bbox = 1.200e+03 (6.62e+02 5.38e+02)
              Est.  stn bbox = 1.252e+03 (6.98e+02 5.54e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1403.0M
*** cost = 1.200e+03 (6.62e+02 5.38e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:33.5 mem=1415.2M) ***
Total net bbox length = 1.221e+03 (6.824e+02 5.389e+02) (ext = 3.786e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 61.70 um, max move: 175.94 um 
	Max move on inst (BGR_Core/R1/sub1): (219.78, 213.19) --> (178.63, 78.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1415.2MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 61.70 um
Max displacement: 175.94 um (Instance: BGR_Core/R1/sub1) (219.784, 213.187) -> (178.63, 78.4)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 2.922e+03 (1.466e+03 1.456e+03) (ext = 3.494e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1415.2MB
*** Finished refinePlace (0:00:33.5 mem=1415.2M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1403.2M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 19.600%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.942200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1403.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1403.21 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1403.21 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.21 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1403.21 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.21 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1403.21 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.186680e+03um, number of vias: 157
[NR-eGR]   met2  (3V) length: 1.260690e+03um, number of vias: 12
[NR-eGR]   met3  (4H) length: 3.339600e+02um, number of vias: 14
[NR-eGR]   met4  (5V) length: 3.135400e+02um, number of vias: 0
[NR-eGR] Total length: 3.094870e+03um, number of vias: 192
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1403.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1403.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.18 (MB), peak = 1397.64 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1403.2M, init mem=1403.2M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1403.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1403.2M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:51 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1609.98 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1222.25 (MB), peak = 1397.64 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:51 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.52 (MB), peak = 1397.64 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.80 (MB), peak = 1397.64 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:52 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1228.80 (MB)
#Peak memory = 1397.64 (MB)
#
#
#Start global routing on Tue May 17 16:16:52 2022
#
#
#Start global routing initialization on Tue May 17 16:16:52 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:52 2022
#
#Start routing resource analysis on Tue May 17 16:16:52 2022
#
#Routing resource analysis is done on Tue May 17 16:16:52 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    19.72%
#  met1           H         781          12        1638     1.22%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2772       5.62%        8190     4.19%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:52 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.24 (MB), peak = 1397.64 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:52 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.24 (MB), peak = 1397.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.50 (MB), peak = 1397.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.50 (MB), peak = 1397.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2035 um.
#Total half perimeter of net bounding box = 2991 um.
#Total wire length on LAYER li1 = 14 um.
#Total wire length on LAYER met1 = 621 um.
#Total wire length on LAYER met2 = 1236 um.
#Total wire length on LAYER met3 = 164 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 116
#Up-Via Summary (total 116):
#           
#-----------------------
# li1                15
# met1               94
# met2                7
#-----------------------
#                   116 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.12 (MB)
#Total memory = 1230.92 (MB)
#Peak memory = 1397.64 (MB)
#
#Finished global routing on Tue May 17 16:16:52 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.66 (MB), peak = 1397.64 (MB)
#Start Track Assignment.
#Done with 37 horizontal wires in 2 hboxes and 53 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2068 um.
#Total half perimeter of net bounding box = 2991 um.
#Total wire length on LAYER li1 = 16 um.
#Total wire length on LAYER met1 = 636 um.
#Total wire length on LAYER met2 = 1251 um.
#Total wire length on LAYER met3 = 165 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 116
#Up-Via Summary (total 116):
#           
#-----------------------
# li1                15
# met1               94
# met2                7
#-----------------------
#                   116 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.78 (MB), peak = 1397.64 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.04 (MB)
#Total memory = 1230.78 (MB)
#Peak memory = 1397.64 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1239.76 (MB), peak = 1397.64 (MB)
#Complete Detail Routing.
#Total wire length = 2098 um.
#Total half perimeter of net bounding box = 2991 um.
#Total wire length on LAYER li1 = 25 um.
#Total wire length on LAYER met1 = 637 um.
#Total wire length on LAYER met2 = 1242 um.
#Total wire length on LAYER met3 = 195 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 117
#Up-Via Summary (total 117):
#           
#-----------------------
# li1                13
# met1               91
# met2               13
#-----------------------
#                   117 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.70 (MB)
#Total memory = 1237.48 (MB)
#Peak memory = 1397.64 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1239.76 (MB), peak = 1397.64 (MB)
#
#Total wire length = 2098 um.
#Total half perimeter of net bounding box = 2991 um.
#Total wire length on LAYER li1 = 25 um.
#Total wire length on LAYER met1 = 637 um.
#Total wire length on LAYER met2 = 1242 um.
#Total wire length on LAYER met3 = 195 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 117
#Up-Via Summary (total 117):
#           
#-----------------------
# li1                13
# met1               91
# met2               13
#-----------------------
#                   117 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2098 um.
#Total half perimeter of net bounding box = 2991 um.
#Total wire length on LAYER li1 = 25 um.
#Total wire length on LAYER met1 = 637 um.
#Total wire length on LAYER met2 = 1242 um.
#Total wire length on LAYER met3 = 195 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 117
#Up-Via Summary (total 117):
#           
#-----------------------
# li1                13
# met1               91
# met2               13
#-----------------------
#                   117 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.70 (MB)
#Total memory = 1237.48 (MB)
#Peak memory = 1397.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.58 (MB)
#Total memory = 1234.28 (MB)
#Peak memory = 1397.64 (MB)
#Number of warnings = 4
#Total number of warnings = 72
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:52 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1227.68 (MB), peak = 1397.64 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        200  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 201 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_8.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1418.8M).
#% Begin Load floorplan data ... (date=05/17 16:16:53, mem=1228.3M)
*info: reset 48 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1228.3M, current mem=1228.3M)
#% End Load floorplan data ... (date=05/17 16:16:54, total cpu=0:00:00.0, real=0:00:01.0, peak res=1228.3M, current mem=1228.3M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:54 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:16:54 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 2
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 7
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 11
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 18
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 3
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 20
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 10
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 12
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 4
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 17
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 17
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 16
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 10
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 11
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 15
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 14
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 14
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 7
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 6
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 9
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 11
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 12
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 3
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 3
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 17
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 15
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 6
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 17
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 6
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 13
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 15
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 3
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 16
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 14
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 16
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 3
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 5
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 17
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 6
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 2
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 3
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 6
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 12
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 5
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 5
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 19
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 13
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 8
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 14
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1410.8M)" ...
User-set net weight histogram:
3		: 5 nets
4		: 2 nets
5		: 3 nets
6     -	10	: 8 nets
11    -	15	: 10 nets
16    -	19	: 10 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.829e+03 (8.88e+02 9.41e+02)
              Est.  stn bbox = 1.882e+03 (9.17e+02 9.65e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.8M
Iteration  2: Total net bbox = 1.829e+03 (8.88e+02 9.41e+02)
              Est.  stn bbox = 1.882e+03 (9.17e+02 9.65e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.8M
Iteration  3: Total net bbox = 9.013e+02 (4.78e+02 4.23e+02)
              Est.  stn bbox = 9.435e+02 (5.05e+02 4.38e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.8M
Iteration  4: Total net bbox = 9.455e+02 (4.75e+02 4.70e+02)
              Est.  stn bbox = 9.937e+02 (5.03e+02 4.91e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.8M
Iteration  5: Total net bbox = 9.724e+02 (4.53e+02 5.19e+02)
              Est.  stn bbox = 1.025e+03 (4.79e+02 5.45e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.8M
Iteration  6: Total net bbox = 1.190e+03 (6.20e+02 5.70e+02)
              Est.  stn bbox = 1.247e+03 (6.51e+02 5.95e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.8M
*** cost = 1.190e+03 (6.20e+02 5.70e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:35.0 mem=1425.0M) ***
Total net bbox length = 1.211e+03 (6.404e+02 5.711e+02) (ext = 3.546e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 59.50 um, max move: 186.49 um 
	Max move on inst (BGR_Core/R1/sub1): (223.40, 217.04) --> (137.96, 116.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1425.0MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 59.50 um
Max displacement: 186.49 um (Instance: BGR_Core/R1/sub1) (223.403, 217.044) -> (137.96, 116)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 2.996e+03 (1.661e+03 1.336e+03) (ext = 3.830e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1425.0MB
*** Finished refinePlace (0:00:35.0 mem=1425.0M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1413.0M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 21.879%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.017400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1413.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1412.97 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1412.97 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.97 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1412.97 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.97 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.97 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.194360e+03um, number of vias: 136
[NR-eGR]   met2  (3V) length: 1.224210e+03um, number of vias: 23
[NR-eGR]   met3  (4H) length: 5.313000e+02um, number of vias: 14
[NR-eGR]   met4  (5V) length: 2.165500e+02um, number of vias: 0
[NR-eGR] Total length: 3.166420e+03um, number of vias: 182
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1413.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1413.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.72 (MB), peak = 1397.64 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1413.0M, init mem=1413.0M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1413.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1413.0M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:54 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1602.75 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.96 (MB), peak = 1397.64 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:54 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1236.23 (MB), peak = 1397.64 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.52 (MB), peak = 1397.64 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:54 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1238.52 (MB)
#Peak memory = 1397.64 (MB)
#
#
#Start global routing on Tue May 17 16:16:54 2022
#
#
#Start global routing initialization on Tue May 17 16:16:54 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:54 2022
#
#Start routing resource analysis on Tue May 17 16:16:54 2022
#
#Routing resource analysis is done on Tue May 17 16:16:54 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    18.62%
#  met1           H         782          11        1638     0.85%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2772       5.61%        8190     3.89%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:54 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.78 (MB), peak = 1397.64 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:54 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.78 (MB), peak = 1397.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.78 (MB), peak = 1397.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.78 (MB), peak = 1397.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2173 um.
#Total half perimeter of net bounding box = 3156 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 938 um.
#Total wire length on LAYER met2 = 1118 um.
#Total wire length on LAYER met3 = 109 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 101
#Up-Via Summary (total 101):
#           
#-----------------------
# li1                13
# met1               85
# met2                3
#-----------------------
#                   101 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.65 (MB)
#Total memory = 1240.16 (MB)
#Peak memory = 1397.64 (MB)
#
#Finished global routing on Tue May 17 16:16:54 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1239.91 (MB), peak = 1397.64 (MB)
#Start Track Assignment.
#Done with 39 horizontal wires in 2 hboxes and 48 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2219 um.
#Total half perimeter of net bounding box = 3156 um.
#Total wire length on LAYER li1 = 5 um.
#Total wire length on LAYER met1 = 965 um.
#Total wire length on LAYER met2 = 1140 um.
#Total wire length on LAYER met3 = 109 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 101
#Up-Via Summary (total 101):
#           
#-----------------------
# li1                13
# met1               85
# met2                3
#-----------------------
#                   101 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.02 (MB), peak = 1397.64 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.56 (MB)
#Total memory = 1240.02 (MB)
#Peak memory = 1397.64 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1248.98 (MB), peak = 1397.64 (MB)
#Complete Detail Routing.
#Total wire length = 2244 um.
#Total half perimeter of net bounding box = 3156 um.
#Total wire length on LAYER li1 = 26 um.
#Total wire length on LAYER met1 = 953 um.
#Total wire length on LAYER met2 = 1139 um.
#Total wire length on LAYER met3 = 126 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 113
#Up-Via Summary (total 113):
#           
#-----------------------
# li1                16
# met1               94
# met2                3
#-----------------------
#                   113 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.68 (MB)
#Total memory = 1246.70 (MB)
#Peak memory = 1397.64 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.98 (MB), peak = 1397.64 (MB)
#
#Total wire length = 2244 um.
#Total half perimeter of net bounding box = 3156 um.
#Total wire length on LAYER li1 = 26 um.
#Total wire length on LAYER met1 = 953 um.
#Total wire length on LAYER met2 = 1139 um.
#Total wire length on LAYER met3 = 126 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 113
#Up-Via Summary (total 113):
#           
#-----------------------
# li1                16
# met1               94
# met2                3
#-----------------------
#                   113 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2244 um.
#Total half perimeter of net bounding box = 3156 um.
#Total wire length on LAYER li1 = 26 um.
#Total wire length on LAYER met1 = 953 um.
#Total wire length on LAYER met2 = 1139 um.
#Total wire length on LAYER met3 = 126 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 113
#Up-Via Summary (total 113):
#           
#-----------------------
# li1                16
# met1               94
# met2                3
#-----------------------
#                   113 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.68 (MB)
#Total memory = 1246.70 (MB)
#Peak memory = 1397.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.59 (MB)
#Total memory = 1242.75 (MB)
#Peak memory = 1397.64 (MB)
#Number of warnings = 4
#Total number of warnings = 79
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:54 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1235.36 (MB), peak = 1397.64 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        220  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 221 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_9.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1433.7M).
#% Begin Load floorplan data ... (date=05/17 16:16:56, mem=1236.0M)
*info: reset 49 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1236.0M, current mem=1236.0M)
#% End Load floorplan data ... (date=05/17 16:16:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1236.0M, current mem=1236.0M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:56 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:16:56 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 12
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 11
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 6
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 2
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 14
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 11
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 5
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 18
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 8
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 15
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 17
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 3
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 14
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 16
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 13
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 8
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 16
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 13
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 3
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 3
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 10
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 2
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 18
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 20
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 20
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 8
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 9
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 4
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 18
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 18
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 15
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 18
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 11
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 5
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 6
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 15
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 20
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 15
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 5
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 15
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 4
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 15
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 5
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 15
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 6
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 2
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 16
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1425.7M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 3 nets
5		: 5 nets
6     -	10	: 7 nets
11    -	15	: 12 nets
16    -	19	: 7 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.704e+03 (8.20e+02 8.83e+02)
              Est.  stn bbox = 1.753e+03 (8.47e+02 9.06e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.7M
Iteration  2: Total net bbox = 1.704e+03 (8.20e+02 8.83e+02)
              Est.  stn bbox = 1.753e+03 (8.47e+02 9.06e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.7M
Iteration  3: Total net bbox = 8.293e+02 (4.43e+02 3.86e+02)
              Est.  stn bbox = 8.673e+02 (4.68e+02 3.99e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.7M
Iteration  4: Total net bbox = 8.757e+02 (4.49e+02 4.26e+02)
              Est.  stn bbox = 9.181e+02 (4.75e+02 4.43e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.7M
Iteration  5: Total net bbox = 9.440e+02 (4.27e+02 5.17e+02)
              Est.  stn bbox = 9.892e+02 (4.51e+02 5.38e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.7M
Iteration  6: Total net bbox = 1.175e+03 (6.26e+02 5.48e+02)
              Est.  stn bbox = 1.226e+03 (6.57e+02 5.69e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.7M
*** cost = 1.175e+03 (6.26e+02 5.48e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:36.5 mem=1437.9M) ***
Total net bbox length = 1.197e+03 (6.467e+02 5.498e+02) (ext = 3.532e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 68.86 um, max move: 203.43 um 
	Max move on inst (BGR_Core/R1/sub1): (217.71, 218.87) --> (192.35, 40.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1437.9MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 68.86 um
Max displacement: 203.43 um (Instance: BGR_Core/R1/sub1) (217.709, 218.873) -> (192.35, 40.8)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 3.001e+03 (1.518e+03 1.484e+03) (ext = 3.414e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1437.9MB
*** Finished refinePlace (0:00:36.5 mem=1437.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1425.9M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 23.058%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.961000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1425.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1425.94 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1425.94 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.94 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1425.94 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.94 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.94 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.105970e+03um, number of vias: 129
[NR-eGR]   met2  (3V) length: 1.447980e+03um, number of vias: 30
[NR-eGR]   met3  (4H) length: 4.655200e+02um, number of vias: 8
[NR-eGR]   met4  (5V) length: 1.366400e+02um, number of vias: 0
[NR-eGR] Total length: 3.156110e+03um, number of vias: 176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1425.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1425.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1236.00 (MB), peak = 1397.64 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1425.9M, init mem=1425.9M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1425.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1425.9M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:56 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1634.72 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1241.07 (MB), peak = 1397.64 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:57 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1245.34 (MB), peak = 1397.64 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1247.62 (MB), peak = 1397.64 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:57 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.06 (MB)
#Total memory = 1247.62 (MB)
#Peak memory = 1397.64 (MB)
#
#
#Start global routing on Tue May 17 16:16:57 2022
#
#
#Start global routing initialization on Tue May 17 16:16:57 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:57 2022
#
#Start routing resource analysis on Tue May 17 16:16:57 2022
#
#Routing resource analysis is done on Tue May 17 16:16:57 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    19.47%
#  met1           H         782          11        1638     1.10%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2772       5.61%        8190     4.11%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:57 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1250.00 (MB), peak = 1397.64 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:57 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1250.00 (MB), peak = 1397.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1250.00 (MB), peak = 1397.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1250.00 (MB), peak = 1397.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2214 um.
#Total half perimeter of net bounding box = 3179 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 642 um.
#Total wire length on LAYER met2 = 1312 um.
#Total wire length on LAYER met3 = 254 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 107
#Up-Via Summary (total 107):
#           
#-----------------------
# li1                12
# met1               90
# met2                5
#-----------------------
#                   107 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.80 (MB)
#Total memory = 1249.42 (MB)
#Peak memory = 1397.64 (MB)
#
#Finished global routing on Tue May 17 16:16:57 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1249.16 (MB), peak = 1397.64 (MB)
#Start Track Assignment.
#Done with 30 horizontal wires in 2 hboxes and 50 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2247 um.
#Total half perimeter of net bounding box = 3179 um.
#Total wire length on LAYER li1 = 9 um.
#Total wire length on LAYER met1 = 661 um.
#Total wire length on LAYER met2 = 1323 um.
#Total wire length on LAYER met3 = 254 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 107
#Up-Via Summary (total 107):
#           
#-----------------------
# li1                12
# met1               90
# met2                5
#-----------------------
#                   107 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1249.15 (MB), peak = 1397.64 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.59 (MB)
#Total memory = 1249.15 (MB)
#Peak memory = 1397.64 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1259.82 (MB), peak = 1397.64 (MB)
#Complete Detail Routing.
#Total wire length = 2275 um.
#Total half perimeter of net bounding box = 3179 um.
#Total wire length on LAYER li1 = 70 um.
#Total wire length on LAYER met1 = 654 um.
#Total wire length on LAYER met2 = 1299 um.
#Total wire length on LAYER met3 = 252 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 112
#Up-Via Summary (total 112):
#           
#-----------------------
# li1                11
# met1               96
# met2                5
#-----------------------
#                   112 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.39 (MB)
#Total memory = 1257.54 (MB)
#Peak memory = 1397.64 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.82 (MB), peak = 1397.64 (MB)
#
#Total wire length = 2275 um.
#Total half perimeter of net bounding box = 3179 um.
#Total wire length on LAYER li1 = 70 um.
#Total wire length on LAYER met1 = 654 um.
#Total wire length on LAYER met2 = 1299 um.
#Total wire length on LAYER met3 = 252 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 112
#Up-Via Summary (total 112):
#           
#-----------------------
# li1                11
# met1               96
# met2                5
#-----------------------
#                   112 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2275 um.
#Total half perimeter of net bounding box = 3179 um.
#Total wire length on LAYER li1 = 70 um.
#Total wire length on LAYER met1 = 654 um.
#Total wire length on LAYER met2 = 1299 um.
#Total wire length on LAYER met3 = 252 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 112
#Up-Via Summary (total 112):
#           
#-----------------------
# li1                11
# met1               96
# met2                5
#-----------------------
#                   112 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.39 (MB)
#Total memory = 1257.54 (MB)
#Peak memory = 1397.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.12 (MB)
#Total memory = 1253.57 (MB)
#Peak memory = 1397.64 (MB)
#Number of warnings = 4
#Total number of warnings = 86
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:57 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1245.36 (MB), peak = 1397.64 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        212  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 213 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_10.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1448.7M).
#% Begin Load floorplan data ... (date=05/17 16:16:58, mem=1246.6M)
*info: reset 48 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.6M, current mem=1246.6M)
#% End Load floorplan data ... (date=05/17 16:16:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.6M, current mem=1246.6M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:16:59 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:16:59 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 12
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 10
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 4
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 13
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 7
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 4
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 5
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 13
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 2
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 20
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 14
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 7
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 9
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 13
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 4
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 6
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 8
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 2
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 8
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 5
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 2
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 11
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 13
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 2
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 9
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 7
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 16
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 5
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 17
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 13
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 10
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 6
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 8
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 13
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 12
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 17
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 11
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 11
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 19
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 12
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 11
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 7
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 20
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 4
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 5
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 19
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1439.7M)" ...
User-set net weight histogram:
3		: 0 nets
4		: 3 nets
5		: 3 nets
6     -	10	: 9 nets
11    -	15	: 14 nets
16    -	19	: 4 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.790e+03 (8.51e+02 9.39e+02)
              Est.  stn bbox = 1.842e+03 (8.79e+02 9.63e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1439.7M
Iteration  2: Total net bbox = 1.790e+03 (8.51e+02 9.39e+02)
              Est.  stn bbox = 1.842e+03 (8.79e+02 9.63e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1439.7M
Iteration  3: Total net bbox = 8.261e+02 (4.51e+02 3.75e+02)
              Est.  stn bbox = 8.672e+02 (4.77e+02 3.90e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1441.1M
Iteration  4: Total net bbox = 9.206e+02 (4.63e+02 4.58e+02)
              Est.  stn bbox = 9.715e+02 (4.90e+02 4.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1441.1M
Iteration  5: Total net bbox = 9.668e+02 (4.48e+02 5.19e+02)
              Est.  stn bbox = 1.020e+03 (4.73e+02 5.46e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1441.1M
Iteration  6: Total net bbox = 1.196e+03 (6.35e+02 5.60e+02)
              Est.  stn bbox = 1.254e+03 (6.66e+02 5.88e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1441.1M
*** cost = 1.196e+03 (6.35e+02 5.60e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:38.0 mem=1453.4M) ***
Total net bbox length = 1.218e+03 (6.554e+02 5.621e+02) (ext = 3.605e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 69.63 um, max move: 205.78 um 
	Max move on inst (BGR_Core/R4/sub1): (218.37, 193.12) --> (164.91, 40.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1453.4MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 69.63 um
Max displacement: 205.78 um (Instance: BGR_Core/R4/sub1) (218.371, 193.121) -> (164.91, 40.8)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 3.016e+03 (1.299e+03 1.716e+03) (ext = 3.552e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1453.4MB
*** Finished refinePlace (0:00:38.0 mem=1453.4M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1439.4M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 21.958%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.026800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1439.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1439.36 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1439.36 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1439.36 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1439.36 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1439.36 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1439.36 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 9.487400e+02um, number of vias: 138
[NR-eGR]   met2  (3V) length: 1.619540e+03um, number of vias: 17
[NR-eGR]   met3  (4H) length: 4.199800e+02um, number of vias: 14
[NR-eGR]   met4  (5V) length: 2.891400e+02um, number of vias: 0
[NR-eGR] Total length: 3.277400e+03um, number of vias: 178
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1439.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1439.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1246.03 (MB), peak = 1397.64 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1439.4M, init mem=1439.4M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1439.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1439.4M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:16:59 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1649.15 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.31 (MB), peak = 1397.64 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:16:59 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1255.60 (MB), peak = 1397.64 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1257.88 (MB), peak = 1397.64 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:16:59 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1257.88 (MB)
#Peak memory = 1397.64 (MB)
#
#
#Start global routing on Tue May 17 16:16:59 2022
#
#
#Start global routing initialization on Tue May 17 16:16:59 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:16:59 2022
#
#Start routing resource analysis on Tue May 17 16:16:59 2022
#
#Routing resource analysis is done on Tue May 17 16:16:59 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    19.17%
#  met1           H         782          11        1638     1.04%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2772       5.61%        8190     4.04%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:16:59 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.45 (MB), peak = 1397.64 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:16:59 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.45 (MB), peak = 1397.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.45 (MB), peak = 1397.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.45 (MB), peak = 1397.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          1(0.06%)   (0.06%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2421 um.
#Total half perimeter of net bounding box = 3315 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 566 um.
#Total wire length on LAYER met2 = 1622 um.
#Total wire length on LAYER met3 = 226 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 120
#Up-Via Summary (total 120):
#           
#-----------------------
# li1                15
# met1              100
# met2                5
#-----------------------
#                   120 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.99 (MB)
#Total memory = 1259.87 (MB)
#Peak memory = 1397.64 (MB)
#
#Finished global routing on Tue May 17 16:16:59 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.61 (MB), peak = 1397.64 (MB)
#Start Track Assignment.
#Done with 33 horizontal wires in 2 hboxes and 54 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2475 um.
#Total half perimeter of net bounding box = 3315 um.
#Total wire length on LAYER li1 = 16 um.
#Total wire length on LAYER met1 = 591 um.
#Total wire length on LAYER met2 = 1631 um.
#Total wire length on LAYER met3 = 237 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 120
#Up-Via Summary (total 120):
#           
#-----------------------
# li1                15
# met1              100
# met2                5
#-----------------------
#                   120 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.73 (MB), peak = 1397.64 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.92 (MB)
#Total memory = 1259.73 (MB)
#Peak memory = 1397.64 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1269.27 (MB), peak = 1408.65 (MB)
#Complete Detail Routing.
#Total wire length = 2478 um.
#Total half perimeter of net bounding box = 3315 um.
#Total wire length on LAYER li1 = 71 um.
#Total wire length on LAYER met1 = 626 um.
#Total wire length on LAYER met2 = 1579 um.
#Total wire length on LAYER met3 = 201 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 129
#Up-Via Summary (total 129):
#           
#-----------------------
# li1                21
# met1               99
# met2                9
#-----------------------
#                   129 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.27 (MB)
#Total memory = 1266.99 (MB)
#Peak memory = 1408.65 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.27 (MB), peak = 1408.65 (MB)
#
#Total wire length = 2478 um.
#Total half perimeter of net bounding box = 3315 um.
#Total wire length on LAYER li1 = 71 um.
#Total wire length on LAYER met1 = 626 um.
#Total wire length on LAYER met2 = 1579 um.
#Total wire length on LAYER met3 = 201 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 129
#Up-Via Summary (total 129):
#           
#-----------------------
# li1                21
# met1               99
# met2                9
#-----------------------
#                   129 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2478 um.
#Total half perimeter of net bounding box = 3315 um.
#Total wire length on LAYER li1 = 71 um.
#Total wire length on LAYER met1 = 626 um.
#Total wire length on LAYER met2 = 1579 um.
#Total wire length on LAYER met3 = 201 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 129
#Up-Via Summary (total 129):
#           
#-----------------------
# li1                21
# met1               99
# met2                9
#-----------------------
#                   129 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.27 (MB)
#Total memory = 1266.99 (MB)
#Peak memory = 1408.65 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.50 (MB)
#Total memory = 1262.97 (MB)
#Peak memory = 1408.65 (MB)
#Number of warnings = 4
#Total number of warnings = 93
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:16:59 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1254.74 (MB), peak = 1408.65 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        222  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 223 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_11.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1462.4M).
#% Begin Load floorplan data ... (date=05/17 16:17:01, mem=1255.9M)
*info: reset 45 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1256.0M, current mem=1256.0M)
#% End Load floorplan data ... (date=05/17 16:17:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1256.0M, current mem=1255.9M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:17:01 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:17:01 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 6
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 6
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 9
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 12
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 6
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 18
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 9
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 9
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 7
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 11
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 5
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 16
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 13
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 15
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 3
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 6
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 2
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 14
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 4
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 6
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 15
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 11
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 19
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 15
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 6
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 20
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 15
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 11
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 13
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 4
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 9
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 16
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 13
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 18
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 3
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 14
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 15
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 2
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 16
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 13
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 11
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 19
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 17
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 4
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 7
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 5
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 10
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1446.4M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 2 nets
6     -	10	: 9 nets
11    -	15	: 15 nets
16    -	19	: 8 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.683e+03 (8.11e+02 8.71e+02)
              Est.  stn bbox = 1.733e+03 (8.39e+02 8.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1454.4M
Iteration  2: Total net bbox = 1.683e+03 (8.11e+02 8.71e+02)
              Est.  stn bbox = 1.733e+03 (8.39e+02 8.94e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1454.4M
Iteration  3: Total net bbox = 8.330e+02 (4.44e+02 3.89e+02)
              Est.  stn bbox = 8.710e+02 (4.69e+02 4.02e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1454.4M
Iteration  4: Total net bbox = 8.702e+02 (4.47e+02 4.23e+02)
              Est.  stn bbox = 9.126e+02 (4.73e+02 4.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1454.4M
Iteration  5: Total net bbox = 9.455e+02 (4.93e+02 4.52e+02)
              Est.  stn bbox = 9.906e+02 (5.21e+02 4.70e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1454.4M
Iteration  6: Total net bbox = 1.171e+03 (6.62e+02 5.08e+02)
              Est.  stn bbox = 1.220e+03 (6.94e+02 5.26e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1454.4M
*** cost = 1.171e+03 (6.62e+02 5.08e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:39.6 mem=1466.6M) ***
Total net bbox length = 1.191e+03 (6.826e+02 5.083e+02) (ext = 3.900e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 58.32 um, max move: 188.24 um 
	Max move on inst (BGR_Core/R5/sub2): (224.02, 196.80) --> (97.78, 134.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1466.6MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 58.32 um
Max displacement: 188.24 um (Instance: BGR_Core/R5/sub2) (224.021, 196.795) -> (97.78, 134.8)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 2.933e+03 (1.264e+03 1.669e+03) (ext = 3.561e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1466.6MB
*** Finished refinePlace (0:00:39.6 mem=1466.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1454.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 24.357%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.979800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1454.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1454.62 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1454.62 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1454.62 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1454.62 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1454.62 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1454.62 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.111680e+03um, number of vias: 147
[NR-eGR]   met2  (3V) length: 1.624190e+03um, number of vias: 17
[NR-eGR]   met3  (4H) length: 2.628900e+02um, number of vias: 6
[NR-eGR]   met4  (5V) length: 1.555500e+02um, number of vias: 0
[NR-eGR] Total length: 3.154310e+03um, number of vias: 179
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1454.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1454.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1255.79 (MB), peak = 1408.65 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1454.6M, init mem=1454.6M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1454.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1454.6M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:17:01 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/VDD is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1665.41 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.89 (MB), peak = 1408.65 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:17:02 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.18 (MB), peak = 1408.65 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1267.46 (MB), peak = 1408.65 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:17:02 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1267.46 (MB)
#Peak memory = 1408.65 (MB)
#
#
#Start global routing on Tue May 17 16:17:02 2022
#
#
#Start global routing initialization on Tue May 17 16:17:02 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:17:02 2022
#
#Start routing resource analysis on Tue May 17 16:17:02 2022
#
#Routing resource analysis is done on Tue May 17 16:17:02 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    18.44%
#  met1           H         781          12        1638     1.04%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2772       5.62%        8190     3.89%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:17:02 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.95 (MB), peak = 1408.65 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:17:02 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.95 (MB), peak = 1408.65 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.95 (MB), peak = 1408.65 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.95 (MB), peak = 1408.65 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2311 um.
#Total half perimeter of net bounding box = 3289 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 559 um.
#Total wire length on LAYER met2 = 1498 um.
#Total wire length on LAYER met3 = 254 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 113
#Up-Via Summary (total 113):
#           
#-----------------------
# li1                10
# met1               94
# met2                9
#-----------------------
#                   113 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.90 (MB)
#Total memory = 1269.36 (MB)
#Peak memory = 1408.65 (MB)
#
#Finished global routing on Tue May 17 16:17:02 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.11 (MB), peak = 1408.65 (MB)
#Start Track Assignment.
#Done with 29 horizontal wires in 2 hboxes and 53 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2339 um.
#Total half perimeter of net bounding box = 3289 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 568 um.
#Total wire length on LAYER met2 = 1512 um.
#Total wire length on LAYER met3 = 258 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 113
#Up-Via Summary (total 113):
#           
#-----------------------
# li1                10
# met1               94
# met2                9
#-----------------------
#                   113 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.21 (MB), peak = 1408.65 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.83 (MB)
#Total memory = 1269.21 (MB)
#Peak memory = 1408.65 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1278.76 (MB), peak = 1412.82 (MB)
#Complete Detail Routing.
#Total wire length = 2371 um.
#Total half perimeter of net bounding box = 3289 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 615 um.
#Total wire length on LAYER met2 = 1507 um.
#Total wire length on LAYER met3 = 233 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 121
#Up-Via Summary (total 121):
#           
#-----------------------
# li1                11
# met1              103
# met2                7
#-----------------------
#                   121 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.27 (MB)
#Total memory = 1276.48 (MB)
#Peak memory = 1412.82 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1278.76 (MB), peak = 1412.82 (MB)
#
#Total wire length = 2371 um.
#Total half perimeter of net bounding box = 3289 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 615 um.
#Total wire length on LAYER met2 = 1507 um.
#Total wire length on LAYER met3 = 233 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 121
#Up-Via Summary (total 121):
#           
#-----------------------
# li1                11
# met1              103
# met2                7
#-----------------------
#                   121 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2371 um.
#Total half perimeter of net bounding box = 3289 um.
#Total wire length on LAYER li1 = 15 um.
#Total wire length on LAYER met1 = 615 um.
#Total wire length on LAYER met2 = 1507 um.
#Total wire length on LAYER met3 = 233 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 121
#Up-Via Summary (total 121):
#           
#-----------------------
# li1                11
# met1              103
# met2                7
#-----------------------
#                   121 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.27 (MB)
#Total memory = 1276.48 (MB)
#Peak memory = 1412.82 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.08 (MB)
#Total memory = 1272.31 (MB)
#Peak memory = 1412.82 (MB)
#Number of warnings = 4
#Total number of warnings = 100
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 16:17:02 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1264.38 (MB), peak = 1412.82 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        206  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 207 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/BGR_V1_0_12.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp (mem = 1480.6M).
#% Begin Load floorplan data ... (date=05/17 16:17:04, mem=1265.6M)
*info: reset 49 existing net weight
*info: reset 52 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/bgr_top/bgr_top.fp.spr (Created by Innovus v20.13-s083_1 on Tue May 17 10:45:42 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1265.6M, current mem=1265.6M)
#% End Load floorplan data ... (date=05/17 16:17:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1265.6M, current mem=1265.6M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def', current time is Tue May 17 16:17:04 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (288420 269620)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/BGR_V1_00.def' is parsed, current time is Tue May 17 16:17:04 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 14
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 7
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 15
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 15
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSS 8
Specifying net weight for [VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 7
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 9
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 16
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 12
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 18
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VDD 13
Specifying net weight for [amp/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/VSS 4
Specifying net weight for [amp/VSS].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 6
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 13
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 16
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 17
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 8
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 11
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 2
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 16
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 16
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 2
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 8
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 11
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 5
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 19
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 6
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 15
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 17
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 4
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 17
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 9
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 19
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 14
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 10
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 2
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 5
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 10
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 2
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 10
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 14
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 18
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/VDD 11
Specifying net weight for [CM/VDD].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 20
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 14
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 16
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 5
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDD 10
Specifying net weight for [VDD].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1472.6M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 2 nets
5		: 3 nets
6     -	10	: 10 nets
11    -	15	: 12 nets
16    -	19	: 9 nets
20    -	63	: 1 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 29 (76.3%) nets
3		: 3 (7.9%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=47 (0 fixed + 47 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=93 #term/net=2.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=3
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 1.2379 (mm), area = 0.0116 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.300.
Density for the design = 0.300.
       = stdcell_area 2526 sites (11636 um^2) / alloc_area 8420 sites (38783 um^2).
Pin Density = 0.01105.
            = total # of pins 93 / total area 8420.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.720e+03 (8.26e+02 8.93e+02)
              Est.  stn bbox = 1.770e+03 (8.54e+02 9.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1472.6M
Iteration  2: Total net bbox = 1.720e+03 (8.26e+02 8.93e+02)
              Est.  stn bbox = 1.770e+03 (8.54e+02 9.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1472.6M
Iteration  3: Total net bbox = 8.520e+02 (4.63e+02 3.89e+02)
              Est.  stn bbox = 8.909e+02 (4.89e+02 4.02e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1472.6M
Iteration  4: Total net bbox = 8.995e+02 (4.58e+02 4.41e+02)
              Est.  stn bbox = 9.424e+02 (4.84e+02 4.59e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1472.6M
Iteration  5: Total net bbox = 9.963e+02 (4.86e+02 5.11e+02)
              Est.  stn bbox = 1.042e+03 (5.11e+02 5.31e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1472.6M
Iteration  6: Total net bbox = 1.250e+03 (6.82e+02 5.68e+02)
              Est.  stn bbox = 1.302e+03 (7.14e+02 5.88e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1472.6M
*** cost = 1.250e+03 (6.82e+02 5.68e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:41.1 mem=1478.8M) ***
Total net bbox length = 1.272e+03 (7.028e+02 5.689e+02) (ext = 4.021e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 47 insts, mean move: 60.69 um, max move: 150.96 um 
	Max move on inst (BGR_Core/R2/sub1): (203.16, 204.82) --> (178.63, 78.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1478.8MB
Summary Report:
Instances move: 47 (out of 47 movable)
Instances flipped: 0
Mean displacement: 60.69 um
Max displacement: 150.96 um (Instance: BGR_Core/R2/sub1) (203.165, 204.824) -> (178.63, 78.4)
	Length: 28 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res_xhigh_po_2p85_1
Total net bbox length = 2.704e+03 (1.516e+03 1.188e+03) (ext = 4.026e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1478.8MB
*** Finished refinePlace (0:00:41.1 mem=1478.8M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1471.8M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 19.052%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1159 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 465
[NR-eGR] #PG Blockages       : 1159
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.744800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1471.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1471.76 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1471.76 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.76 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1471.76 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.76 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.76 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 9
[NR-eGR]   met1  (2H) length: 1.320060e+03um, number of vias: 133
[NR-eGR]   met2  (3V) length: 1.382710e+03um, number of vias: 19
[NR-eGR]   met3  (4H) length: 2.474800e+02um, number of vias: 6
[NR-eGR]   met4  (5V) length: 6.161000e+01um, number of vias: 0
[NR-eGR] Total length: 3.011860e+03um, number of vias: 167
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1471.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1471.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          17  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet {VDD amp/VDD CM/VDD}
<CMD> deselectNet {VSS amp/VSS}
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.14 (MB), peak = 1412.82 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1471.8M, init mem=1471.8M)
*info: Placed = 47            
*info: Unplaced = 0           
Placement Density:30.00%(11636/38783)
Placement Density (including fixed std cells):30.00%(11636/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1471.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1471.8M) ***

globalDetailRoute

#Start globalDetailRoute on Tue May 17 16:17:04 2022
#
#Generating timing data, please wait...
#40 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net BGR_Core/R1/l is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vbg is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vb is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 90
End delay calculation. (MEM=1678.52 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.98 (MB), peak = 1412.82 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=52)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4108052.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 47 instances from timing file .timing_file_4108052.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#35 routable nets do not have any wires.
#4 skipped nets do not have any wires.
#35 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Tue May 17 16:17:04 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 10 nets.
#Voltage range [0.000 - 3.300] has 42 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1274.27 (MB), peak = 1412.82 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1276.55 (MB), peak = 1412.82 (MB)
#
#Connectivity extraction summary:
#35 (72.92%) nets are without wires.
#13 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48.
#
#
#Finished routing data preparation on Tue May 17 16:17:04 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 1276.55 (MB)
#Peak memory = 1412.82 (MB)
#
#
#Start global routing on Tue May 17 16:17:04 2022
#
#
#Start global routing initialization on Tue May 17 16:17:04 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 16:17:04 2022
#
#Start routing resource analysis on Tue May 17 16:17:04 2022
#
#Routing resource analysis is done on Tue May 17 16:17:04 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    19.54%
#  met1           H         782          11        1638     1.16%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  --------------------------------------------------------------
#  Total                   2772       5.61%        8190     4.14%
#
#
#
#
#Global routing data preparation is done on Tue May 17 16:17:04 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.16 (MB), peak = 1412.82 (MB)
#
#
#Global routing initialization is done on Tue May 17 16:17:04 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.16 (MB), peak = 1412.82 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.16 (MB), peak = 1412.82 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.16 (MB), peak = 1412.82 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
#Total number of selected nets for routing = 35.
#Total number of unselected nets (but routable) for routing = 4 (skipped).
#Total number of nets in the design = 52.
#
#4 skipped nets do not have any wires.
#35 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              35  
#-----------------------------
#        Total              35  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              39  
#-----------------------------
#        Total              39  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
**INFO (INTERRUPT): The current command will stop at next legal exit point.
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2007 um.
#Total half perimeter of net bounding box = 2935 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 745 um.
#Total wire length on LAYER met2 = 1125 um.
#Total wire length on LAYER met3 = 137 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 98
#Up-Via Summary (total 98):
#           
#-----------------------
# li1                12
# met1               83
# met2                3
#-----------------------
#                    98 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.03 (MB)
#Total memory = 1278.58 (MB)
#Peak memory = 1412.82 (MB)
#
#Finished global routing on Tue May 17 16:17:04 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1278.32 (MB), peak = 1412.82 (MB)
#Start Track Assignment.
#Done with 40 horizontal wires in 2 hboxes and 46 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2051 um.
#Total half perimeter of net bounding box = 2935 um.
#Total wire length on LAYER li1 = 8 um.
#Total wire length on LAYER met1 = 786 um.
#Total wire length on LAYER met2 = 1119 um.
#Total wire length on LAYER met3 = 139 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 98
#Up-Via Summary (total 98):
#           
#-----------------------
# li1                12
# met1               83
# met2                3
#-----------------------
#                    98 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1278.33 (MB), peak = 1412.82 (MB)
#
Innovus terminated by user interrupt.

*** Memory Usage v#2 (Current mem = 1543.051M, initial mem = 287.723M) ***
*** Message Summary: 3700 warning(s), 32 error(s)

--- Ending "Innovus" (totcpu=0:00:41.6, real=0:01:13, mem=1543.1M) ---
