# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 36
attribute \src "dut.sv:1.1-28.10"
attribute \cells_not_processed 1
module \gate
  attribute \src "dut.sv:16.19-16.25"
  wire width 32 $0\fib$func$dut.sv:16$10.$result$16
  attribute \src "dut.sv:16.19-16.25"
  wire width 32 $0\fib$func$dut.sv:16$11.$result$14
  attribute \src "dut.sv:16.19-16.25"
  wire $0\fib$func$dut.sv:16$11.k$13
  attribute \src "dut.sv:16.19-16.25"
  wire width 32 $0\fib$func$dut.sv:16$27.$result$33
  attribute \src "dut.sv:16.19-16.25"
  wire width 32 $0\fib$func$dut.sv:16$28.$result$31
  attribute \src "dut.sv:16.19-16.25"
  wire $0\fib$func$dut.sv:16$28.k$30
  attribute \src "dut.sv:25.18-25.35"
  wire width 32 $0\fib_wrap$func$dut.sv:25$2.$result$9
  attribute \src "dut.sv:25.18-25.35"
  wire width 32 $0\fib_wrap$func$dut.sv:25$3.$result$7
  attribute \src "dut.sv:25.18-25.35"
  wire width 64 $0\fib_wrap$func$dut.sv:25$3.k$5
  attribute \src "dut.sv:25.18-25.35"
  wire width 32 $0\fib_wrap$func$dut.sv:25$3.o$6
  attribute \src "dut.sv:26.18-26.35"
  wire width 32 $0\fib_wrap$func$dut.sv:26$19.$result$26
  attribute \src "dut.sv:26.18-26.35"
  wire width 32 $0\fib_wrap$func$dut.sv:26$20.$result$24
  attribute \src "dut.sv:26.18-26.35"
  wire width 64 $0\fib_wrap$func$dut.sv:26$20.k$22
  attribute \src "dut.sv:26.18-26.35"
  wire width 32 $0\fib_wrap$func$dut.sv:26$20.o$23
  attribute \src "dut.sv:16.19-16.25"
  wire width 32 $1\fib$func$dut.sv:16$11.$result$15
  attribute \src "dut.sv:16.19-16.25"
  wire width 32 $1\fib$func$dut.sv:16$28.$result$32
  attribute \src "dut.sv:25.18-25.35"
  wire width 32 $1\fib_wrap$func$dut.sv:25$3.$result$8
  attribute \src "dut.sv:26.18-26.35"
  wire width 32 $1\fib_wrap$func$dut.sv:26$20.$result$25
  wire width 32 $auto$expression.cpp:1693:import_operation$17
  wire width 32 $auto$expression.cpp:1693:import_operation$34
  wire width 32 $func_fib_result_0
  wire width 32 $func_fib_result_1
  wire width 32 $func_fib_wrap_result_0
  wire width 32 $func_fib_wrap_result_1
  wire width 32 \fib$func$dut.sv:16$10.$result
  attribute \nosync 1
  attribute \src "dut.sv:16.19-16.25"
  wire width 32 \fib$func$dut.sv:16$11.$result
  attribute \nosync 1
  attribute \src "dut.sv:16.19-16.25"
  wire \fib$func$dut.sv:16$11.k
  wire width 32 \fib$func$dut.sv:16$27.$result
  attribute \nosync 1
  attribute \src "dut.sv:16.19-16.25"
  wire width 32 \fib$func$dut.sv:16$28.$result
  attribute \nosync 1
  attribute \src "dut.sv:16.19-16.25"
  wire \fib$func$dut.sv:16$28.k
  attribute \src "dut.sv:2.10-2.14"
  wire width 32 output 2 signed \fib0
  attribute \src "dut.sv:2.16-2.20"
  wire width 32 output 3 signed \fib1
  wire width 32 \fib_wrap$func$dut.sv:25$2.$result
  attribute \nosync 1
  attribute \src "dut.sv:25.18-25.35"
  wire width 32 \fib_wrap$func$dut.sv:25$3.$result
  attribute \nosync 1
  attribute \src "dut.sv:25.18-25.35"
  wire width 64 \fib_wrap$func$dut.sv:25$3.k
  attribute \nosync 1
  attribute \src "dut.sv:25.18-25.35"
  wire width 32 \fib_wrap$func$dut.sv:25$3.o
  wire width 32 \fib_wrap$func$dut.sv:26$19.$result
  attribute \nosync 1
  attribute \src "dut.sv:26.18-26.35"
  wire width 32 \fib_wrap$func$dut.sv:26$20.$result
  attribute \nosync 1
  attribute \src "dut.sv:26.18-26.35"
  wire width 64 \fib_wrap$func$dut.sv:26$20.k
  attribute \nosync 1
  attribute \src "dut.sv:26.18-26.35"
  wire width 32 \fib_wrap$func$dut.sv:26$20.o
  wire \k
  attribute \src "dut.sv:2.5-2.8"
  wire width 32 input 1 \off
  wire width 32 \unused
  cell $add $add$dut.sv:16$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B $func_fib_result_0
    connect \Y $auto$expression.cpp:1693:import_operation$17
  end
  cell $add $add$dut.sv:16$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B $func_fib_result_1
    connect \Y $auto$expression.cpp:1693:import_operation$34
  end
  attribute \src "dut.sv:16.19-16.25"
  process $proc$dut.sv:16$12
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib$func$dut.sv:16$11.k$13 \k
    assign $0\fib$func$dut.sv:16$11.$result$14 $1\fib$func$dut.sv:16$11.$result$15
    assign $0\fib$func$dut.sv:16$10.$result$16 $1\fib$func$dut.sv:16$11.$result$15
    assign $1\fib$func$dut.sv:16$11.$result$15 { 31'0000000000000000000000000000000 \k }
    sync always
      update \fib$func$dut.sv:16$10.$result $0\fib$func$dut.sv:16$10.$result$16
      update \fib$func$dut.sv:16$11.$result 32'x
      update \fib$func$dut.sv:16$11.k 1'x
  end
  attribute \src "dut.sv:16.19-16.25"
  process $proc$dut.sv:16$29
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib$func$dut.sv:16$28.k$30 \k
    assign $0\fib$func$dut.sv:16$28.$result$31 $1\fib$func$dut.sv:16$28.$result$32
    assign $0\fib$func$dut.sv:16$27.$result$33 $1\fib$func$dut.sv:16$28.$result$32
    assign $1\fib$func$dut.sv:16$28.$result$32 { 31'0000000000000000000000000000000 \k }
    sync always
      update \fib$func$dut.sv:16$27.$result $0\fib$func$dut.sv:16$27.$result$33
      update \fib$func$dut.sv:16$28.$result 32'x
      update \fib$func$dut.sv:16$28.k 1'x
  end
  attribute \src "dut.sv:23.5-27.8"
  process $proc$dut.sv:23$1
    sync always
    sync init
      update \unused 0
  end
  attribute \src "dut.sv:25.18-25.35"
  process $proc$dut.sv:25$4
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:25$3.k$5 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\fib_wrap$func$dut.sv:25$3.o$6 \fib0
    assign $0\fib_wrap$func$dut.sv:25$3.$result$7 $1\fib_wrap$func$dut.sv:25$3.$result$8
    assign $0\fib_wrap$func$dut.sv:25$2.$result$9 $1\fib_wrap$func$dut.sv:25$3.$result$8
    assign $1\fib_wrap$func$dut.sv:25$3.$result$8 0
    assign \fib0 $auto$expression.cpp:1693:import_operation$17
    sync always
      update \fib_wrap$func$dut.sv:25$2.$result $0\fib_wrap$func$dut.sv:25$2.$result$9
      update \fib_wrap$func$dut.sv:25$3.$result 32'x
      update \fib_wrap$func$dut.sv:25$3.k 64'x
      update \fib_wrap$func$dut.sv:25$3.o 32'x
  end
  attribute \src "dut.sv:26.18-26.35"
  process $proc$dut.sv:26$21
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:26$20.k$22 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\fib_wrap$func$dut.sv:26$20.o$23 \fib1
    assign $0\fib_wrap$func$dut.sv:26$20.$result$24 $1\fib_wrap$func$dut.sv:26$20.$result$25
    assign $0\fib_wrap$func$dut.sv:26$19.$result$26 $1\fib_wrap$func$dut.sv:26$20.$result$25
    assign $1\fib_wrap$func$dut.sv:26$20.$result$25 0
    assign \fib1 $auto$expression.cpp:1693:import_operation$34
    sync always
      update \fib_wrap$func$dut.sv:26$19.$result $0\fib_wrap$func$dut.sv:26$19.$result$26
      update \fib_wrap$func$dut.sv:26$20.$result 32'x
      update \fib_wrap$func$dut.sv:26$20.k 64'x
      update \fib_wrap$func$dut.sv:26$20.o 32'x
  end
  connect $func_fib_result_0 \fib$func$dut.sv:16$10.$result
  connect $func_fib_wrap_result_0 \fib_wrap$func$dut.sv:25$2.$result
  connect $func_fib_result_1 \fib$func$dut.sv:16$27.$result
  connect $func_fib_wrap_result_1 \fib_wrap$func$dut.sv:26$19.$result
end
