INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_0/lab_0.srcs/sources_1/new/my_first_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_first_fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_0/lab_0.srcs/sim_1/new/my_first_fpga_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_first_fpga_test
