--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml WriteBack.twx WriteBack.ncd -o WriteBack.twr WriteBack.pcf

Design file:              WriteBack.ncd
Physical constraint file: WriteBack.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
-------------------------+---------------+---------+
Source Pad               |Destination Pad|  Delay  |
-------------------------+---------------+---------+
execute_alu_out_latch<0> |Write_back<0>  |    4.837|
execute_alu_out_latch<1> |Write_back<1>  |    4.837|
execute_alu_out_latch<2> |Write_back<2>  |    4.837|
execute_alu_out_latch<3> |Write_back<3>  |    4.818|
execute_alu_out_latch<4> |Write_back<4>  |    4.862|
execute_alu_out_latch<5> |Write_back<5>  |    4.837|
execute_alu_out_latch<6> |Write_back<6>  |    5.209|
execute_alu_out_latch<7> |Write_back<7>  |    4.862|
execute_alu_out_latch<8> |Write_back<8>  |    4.862|
execute_alu_out_latch<9> |Write_back<9>  |    4.818|
execute_alu_out_latch<10>|Write_back<10> |    4.835|
execute_alu_out_latch<11>|Write_back<11> |    4.837|
execute_alu_out_latch<12>|Write_back<12> |    4.862|
execute_alu_out_latch<13>|Write_back<13> |    4.853|
execute_alu_out_latch<14>|Write_back<14> |    5.425|
execute_alu_out_latch<15>|Write_back<15> |    4.838|
-------------------------+---------------+---------+


Analysis completed Fri Apr 08 13:42:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



