<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: Sdramc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">Sdramc Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> hardware registers.  
 <a href="struct_sdramc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2sdramc_8h_source.html">sdramc.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Sdramc:</div>
<div class="dyncontent">
<div class="center"><img src="struct_sdramc__coll__graph.gif" border="0" usemap="#a_sdramc_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a1ae9f30dbdfa03d487e1f9d2b32b0c5c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a1ae9f30dbdfa03d487e1f9d2b32b0c5c">Reserved1</a> [1]</td></tr>
<tr class="separator:a1ae9f30dbdfa03d487e1f9d2b32b0c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f93ec6b6a03296e3053586928bd16d3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a9f93ec6b6a03296e3053586928bd16d3">Reserved2</a> [49]</td></tr>
<tr class="separator:a9f93ec6b6a03296e3053586928bd16d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d0e677ef10512e2799b01c07c2c40e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#ab4d0e677ef10512e2799b01c07c2c40e">SDRAMC_CFR1</a></td></tr>
<tr class="memdesc:ab4d0e677ef10512e2799b01c07c2c40e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x28) SDRAMC Configuration Register 1  <br /></td></tr>
<tr class="separator:ab4d0e677ef10512e2799b01c07c2c40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5289b590d79aa35b2fc67f8dd541472"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#ad5289b590d79aa35b2fc67f8dd541472">SDRAMC_CR</a></td></tr>
<tr class="memdesc:ad5289b590d79aa35b2fc67f8dd541472"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x08) SDRAMC Configuration Register  <br /></td></tr>
<tr class="separator:ad5289b590d79aa35b2fc67f8dd541472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a796da8a069bc630a89205f92e12f795a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a796da8a069bc630a89205f92e12f795a">SDRAMC_IDR</a></td></tr>
<tr class="memdesc:a796da8a069bc630a89205f92e12f795a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x18) SDRAMC Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a796da8a069bc630a89205f92e12f795a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e48c0937021fe6485922f6348007dc9"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a3e48c0937021fe6485922f6348007dc9">SDRAMC_IER</a></td></tr>
<tr class="memdesc:a3e48c0937021fe6485922f6348007dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x14) SDRAMC Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a3e48c0937021fe6485922f6348007dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8aa8e0309c7fce327dd9b13194e551d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#ad8aa8e0309c7fce327dd9b13194e551d">SDRAMC_IMR</a></td></tr>
<tr class="memdesc:ad8aa8e0309c7fce327dd9b13194e551d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x1C) SDRAMC Interrupt Mask Register  <br /></td></tr>
<tr class="separator:ad8aa8e0309c7fce327dd9b13194e551d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ecf92e99d63d1d15fc8bf1386116e14"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a9ecf92e99d63d1d15fc8bf1386116e14">SDRAMC_ISR</a></td></tr>
<tr class="memdesc:a9ecf92e99d63d1d15fc8bf1386116e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x20) SDRAMC Interrupt Status Register  <br /></td></tr>
<tr class="separator:a9ecf92e99d63d1d15fc8bf1386116e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c382174343ce3cf18c75b9964da720a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a6c382174343ce3cf18c75b9964da720a">SDRAMC_LPR</a></td></tr>
<tr class="memdesc:a6c382174343ce3cf18c75b9964da720a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x10) SDRAMC Low Power Register  <br /></td></tr>
<tr class="separator:a6c382174343ce3cf18c75b9964da720a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87688d89689397e2bdbec196177c08c9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a87688d89689397e2bdbec196177c08c9">SDRAMC_MDR</a></td></tr>
<tr class="memdesc:a87688d89689397e2bdbec196177c08c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x24) SDRAMC Memory Device Register  <br /></td></tr>
<tr class="separator:a87688d89689397e2bdbec196177c08c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d458a78e4c77f355f21cab77f9f1a6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#af2d458a78e4c77f355f21cab77f9f1a6">SDRAMC_MR</a></td></tr>
<tr class="memdesc:af2d458a78e4c77f355f21cab77f9f1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x00) SDRAMC Mode Register  <br /></td></tr>
<tr class="separator:af2d458a78e4c77f355f21cab77f9f1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962d50372bb8acc1d7038967d1611e92"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a962d50372bb8acc1d7038967d1611e92">SDRAMC_OCMS</a></td></tr>
<tr class="memdesc:a962d50372bb8acc1d7038967d1611e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x2C) SDRAMC OCMS Register  <br /></td></tr>
<tr class="separator:a962d50372bb8acc1d7038967d1611e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70166aa64c94c302923d050f0dc5bbbe"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a70166aa64c94c302923d050f0dc5bbbe">SDRAMC_OCMS_KEY1</a></td></tr>
<tr class="memdesc:a70166aa64c94c302923d050f0dc5bbbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x30) SDRAMC OCMS KEY1 Register  <br /></td></tr>
<tr class="separator:a70166aa64c94c302923d050f0dc5bbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1541444f30d218c1169598def98c53"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a1a1541444f30d218c1169598def98c53">SDRAMC_OCMS_KEY2</a></td></tr>
<tr class="memdesc:a1a1541444f30d218c1169598def98c53"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x34) SDRAMC OCMS KEY2 Register  <br /></td></tr>
<tr class="separator:a1a1541444f30d218c1169598def98c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03181151411a263f647c5a9c5cfeb5a7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a03181151411a263f647c5a9c5cfeb5a7">SDRAMC_TR</a></td></tr>
<tr class="memdesc:a03181151411a263f647c5a9c5cfeb5a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x04) SDRAMC Refresh Timer Register  <br /></td></tr>
<tr class="separator:a03181151411a263f647c5a9c5cfeb5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f52ee45f71efa38e61ac2965466350"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#ab2f52ee45f71efa38e61ac2965466350">SDRAMC_VERSION</a></td></tr>
<tr class="memdesc:ab2f52ee45f71efa38e61ac2965466350"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0xFC) SDRAMC Version Register  <br /></td></tr>
<tr class="separator:ab2f52ee45f71efa38e61ac2965466350"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00046">46</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a1ae9f30dbdfa03d487e1f9d2b32b0c5c" name="a1ae9f30dbdfa03d487e1f9d2b32b0c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae9f30dbdfa03d487e1f9d2b32b0c5c">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Sdramc::Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00050">50</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a9f93ec6b6a03296e3053586928bd16d3" name="a9f93ec6b6a03296e3053586928bd16d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f93ec6b6a03296e3053586928bd16d3">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Sdramc::Reserved2[49]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00061">61</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ab4d0e677ef10512e2799b01c07c2c40e" name="ab4d0e677ef10512e2799b01c07c2c40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d0e677ef10512e2799b01c07c2c40e">&#9670;&#160;</a></span>SDRAMC_CFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Sdramc::SDRAMC_CFR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x28) SDRAMC Configuration Register 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00057">57</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ad5289b590d79aa35b2fc67f8dd541472" name="ad5289b590d79aa35b2fc67f8dd541472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5289b590d79aa35b2fc67f8dd541472">&#9670;&#160;</a></span>SDRAMC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Sdramc::SDRAMC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x08) SDRAMC Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00049">49</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a796da8a069bc630a89205f92e12f795a" name="a796da8a069bc630a89205f92e12f795a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a796da8a069bc630a89205f92e12f795a">&#9670;&#160;</a></span>SDRAMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Sdramc::SDRAMC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x18) SDRAMC Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00053">53</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a3e48c0937021fe6485922f6348007dc9" name="a3e48c0937021fe6485922f6348007dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e48c0937021fe6485922f6348007dc9">&#9670;&#160;</a></span>SDRAMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Sdramc::SDRAMC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x14) SDRAMC Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00052">52</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ad8aa8e0309c7fce327dd9b13194e551d" name="ad8aa8e0309c7fce327dd9b13194e551d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8aa8e0309c7fce327dd9b13194e551d">&#9670;&#160;</a></span>SDRAMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Sdramc::SDRAMC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x1C) SDRAMC Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00054">54</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a9ecf92e99d63d1d15fc8bf1386116e14" name="a9ecf92e99d63d1d15fc8bf1386116e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ecf92e99d63d1d15fc8bf1386116e14">&#9670;&#160;</a></span>SDRAMC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Sdramc::SDRAMC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x20) SDRAMC Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00055">55</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a6c382174343ce3cf18c75b9964da720a" name="a6c382174343ce3cf18c75b9964da720a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c382174343ce3cf18c75b9964da720a">&#9670;&#160;</a></span>SDRAMC_LPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Sdramc::SDRAMC_LPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x10) SDRAMC Low Power Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00051">51</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a87688d89689397e2bdbec196177c08c9" name="a87688d89689397e2bdbec196177c08c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87688d89689397e2bdbec196177c08c9">&#9670;&#160;</a></span>SDRAMC_MDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Sdramc::SDRAMC_MDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x24) SDRAMC Memory Device Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00056">56</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="af2d458a78e4c77f355f21cab77f9f1a6" name="af2d458a78e4c77f355f21cab77f9f1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d458a78e4c77f355f21cab77f9f1a6">&#9670;&#160;</a></span>SDRAMC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Sdramc::SDRAMC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x00) SDRAMC Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00047">47</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a962d50372bb8acc1d7038967d1611e92" name="a962d50372bb8acc1d7038967d1611e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a962d50372bb8acc1d7038967d1611e92">&#9670;&#160;</a></span>SDRAMC_OCMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Sdramc::SDRAMC_OCMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x2C) SDRAMC OCMS Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00058">58</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a70166aa64c94c302923d050f0dc5bbbe" name="a70166aa64c94c302923d050f0dc5bbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70166aa64c94c302923d050f0dc5bbbe">&#9670;&#160;</a></span>SDRAMC_OCMS_KEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Sdramc::SDRAMC_OCMS_KEY1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x30) SDRAMC OCMS KEY1 Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00059">59</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a1a1541444f30d218c1169598def98c53" name="a1a1541444f30d218c1169598def98c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1541444f30d218c1169598def98c53">&#9670;&#160;</a></span>SDRAMC_OCMS_KEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Sdramc::SDRAMC_OCMS_KEY2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x34) SDRAMC OCMS KEY2 Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00060">60</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="a03181151411a263f647c5a9c5cfeb5a7" name="a03181151411a263f647c5a9c5cfeb5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03181151411a263f647c5a9c5cfeb5a7">&#9670;&#160;</a></span>SDRAMC_TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Sdramc::SDRAMC_TR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0x04) SDRAMC Refresh Timer Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00048">48</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
<a id="ab2f52ee45f71efa38e61ac2965466350" name="ab2f52ee45f71efa38e61ac2965466350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f52ee45f71efa38e61ac2965466350">&#9670;&#160;</a></span>SDRAMC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Sdramc::SDRAMC_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> Offset: 0xFC) SDRAMC Version Register </p>

<p class="definition">Definition at line <a class="el" href="component_2sdramc_8h_source.html#l00062">62</a> of file <a class="el" href="component_2sdramc_8h_source.html">component/sdramc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
