# SimpleRISCMachine
Simple CPU Built in SystemVerilog - Tested in ModelSim - Compiled in Quartus Prime
