INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vraj/digital/down_counter_asyn/down_counter_asyn.srcs/sources_1/new/down_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_flipflop
INFO: [VRFC 10-311] analyzing module down_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vraj/digital/down_counter_asyn/down_counter_asyn.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vraj/digital/down_counter_asyn/down_counter_asyn.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
