irq_set_chip_and_handler	,	F_16
virq	,	V_20
__iomem	,	T_2
num	,	V_30
icoll_irq_domain_ops	,	V_31
hwirq	,	V_4
icoll_ack_irq	,	F_3
icoll_domain	,	V_18
ASM9260_HW_ICOLL_STAT_OFFSET	,	V_48
icoll_unmask_irq	,	F_7
writel_relaxed	,	F_25
bit	,	V_3
ASM9260_NUM_IRQS	,	V_52
hw	,	V_21
BV_ICOLL_LEVELACK_IRQLEVELACK__LEVEL0	,	V_7
icoll_handle_irq	,	F_12
ICOLL	,	V_24
HW_ICOLL_INTERRUPT0	,	V_41
ASM9260_HW_ICOLL_CTRL	,	V_47
u32	,	T_1
asmlinkage	,	T_3
HW_ICOLL_VECTOR	,	V_36
ASM9260_HW_ICOLL_INTERRUPT0	,	V_49
irq_domain	,	V_19
icoll_add_domain	,	F_17
CLR_REG	,	V_10
irq_domain_add_linear	,	F_18
pt_regs	,	V_13
handle_domain_irq	,	F_14
ASM9260_HW_ICOLL_CLEARn	,	F_11
panic	,	F_19
HW_ICOLL_LEVELACK	,	V_37
stmp_reset_block	,	F_23
asm9260_of_init	,	F_24
ASM9260_HW_ICOLL_LEVELACK	,	V_46
full_name	,	V_32
ASM9260_BM_CTRL_IRQ_ENABLE	,	V_51
HW_ICOLL_CTRL	,	V_39
name	,	V_34
BM_ICOLL_INTR_ENABLE	,	V_9
irq_data	,	V_1
np	,	V_29
ASM9260_HW_ICOLL_VECTOR	,	V_45
__exception_irq_entry	,	T_4
icoll_init_iobase	,	F_20
icoll_intr_bitshift	,	F_1
ctrl	,	V_38
"%s: unable to map resource"	,	L_2
handle_level_irq	,	V_27
ICOLL_NUM_IRQS	,	V_42
icoll_priv	,	V_5
device_node	,	V_28
icoll_mask_irq	,	F_5
HW_ICOLL_INTERRUPTn	,	F_6
irqnr	,	V_15
"%s: unable to create irq domain"	,	L_1
intr	,	V_6
irq_hw_number_t	,	T_5
asm9260_mask_irq	,	F_8
__raw_writel	,	F_4
icoll_intr_reg	,	F_2
SET_REG	,	V_11
vector	,	V_17
icoll_of_init	,	F_22
ASM9260_BM_CLEAR_BIT	,	F_10
__raw_readl	,	F_13
icoll_irq_domain_map	,	F_15
irq_chip	,	V_22
of_io_request_and_map	,	F_21
stat	,	V_16
chip	,	V_23
interrupt_parent	,	V_35
set_handle_irq	,	F_27
d	,	V_2
writel	,	F_26
clear	,	V_12
i	,	V_43
ASM9260_HW_ICOLL_CLEAR0	,	V_50
regs	,	V_14
HW_ICOLL_STAT_OFFSET	,	V_40
ASM9260_ICOLL	,	V_44
asm9260_unmask_irq	,	F_9
levelack	,	V_8
icoll_base	,	V_33
__init	,	T_6
asm9260_icoll_chip	,	V_26
mxs_icoll_chip	,	V_25
