Analysis & Synthesis report for ProcACUMULADOR
Sat Dec 10 12:24:07 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Source assignments for memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|altsyncram:memROM_rtl_0|altsyncram_hre1:auto_generated
 18. Source assignments for driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|altsyncram:ram_rtl_0|altsyncram_e5r1:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |ProcACUMULADOR
 20. Parameter Settings for User Entity Instance: CPU:CPU|muxGenerico2x1:MUX_ULA
 21. Parameter Settings for User Entity Instance: CPU:CPU|muxGenerico4x1:MUX_PC
 22. Parameter Settings for User Entity Instance: CPU:CPU|registradorGenerico:REGA
 23. Parameter Settings for User Entity Instance: CPU:CPU|registradorGenerico:REG_RET
 24. Parameter Settings for User Entity Instance: CPU:CPU|registradorGenerico:PC
 25. Parameter Settings for User Entity Instance: CPU:CPU|somaConstante:INCREMENTA_PC
 26. Parameter Settings for User Entity Instance: CPU:CPU|ULASomaSub:ULA
 27. Parameter Settings for User Entity Instance: memoriaRAM:RAM
 28. Parameter Settings for User Entity Instance: memoria:ROM
 29. Parameter Settings for User Entity Instance: registradorGenerico:REG_LED
 30. Parameter Settings for User Entity Instance: HexReg:HEXREG0|registradorGenerico:REG
 31. Parameter Settings for User Entity Instance: HexReg:HEXREG1|registradorGenerico:REG
 32. Parameter Settings for User Entity Instance: HexReg:HEXREG2|registradorGenerico:REG
 33. Parameter Settings for User Entity Instance: HexReg:HEXREG3|registradorGenerico:REG
 34. Parameter Settings for User Entity Instance: HexReg:HEXREG4|registradorGenerico:REG
 35. Parameter Settings for User Entity Instance: HexReg:HEXREG5|registradorGenerico:REG
 36. Parameter Settings for User Entity Instance: divisorGenerico:divisor
 37. Parameter Settings for User Entity Instance: registradorGenerico:REG_LIN_VGA
 38. Parameter Settings for User Entity Instance: registradorGenerico:REG_COL_VGA
 39. Parameter Settings for User Entity Instance: registradorGenerico:REG_DATA_VGA
 40. Parameter Settings for User Entity Instance: driverVGA:driverVGA
 41. Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface
 42. Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl
 43. Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen
 44. Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM
 45. Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|memoriaROMVGA:colorRAM
 46. Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|ROMcaracteres:\tipoROM:caracROM
 47. Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|muxGenerico:muxPixel
 48. Parameter Settings for User Entity Instance: driverVGA:driverVGA|calcMemAddr:CalcMemAddr|somadorGenerico:CalcPosVIDEO_A
 49. Parameter Settings for User Entity Instance: driverVGA:driverVGA|calcMemAddr:CalcMemAddr|somadorGenerico:CalcPosVIDEO_B
 50. Parameter Settings for User Entity Instance: PS2_Keyboard_Interface:PS2_Keyboard
 51. Parameter Settings for User Entity Instance: PS2_Keyboard_Interface:PS2_Keyboard|divisorGenerico_e_Interface:interfaceBaseTempo|divisorGenericoComRESET:baseTempo52ms
 52. Parameter Settings for User Entity Instance: PS2_Keyboard_Interface:PS2_Keyboard|divisorGenerico_e_Interface:interfaceBaseTempo|divisorGenericoComRESET:baseTempo55ms
 53. Parameter Settings for User Entity Instance: PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA
 54. Parameter Settings for User Entity Instance: PS2_Keyboard_Interface:PS2_Keyboard|registradorGenerico:paridadeTEST
 55. Parameter Settings for User Entity Instance: memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII
 56. Parameter Settings for User Entity Instance: registradorGenerico:REG_signalPS2_Code
 57. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 58. Parameter Settings for Inferred Entity Instance: memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|altsyncram:memROM_rtl_0
 59. Parameter Settings for Inferred Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|altsyncram:ram_rtl_0
 60. altsyncram Parameter Settings by Entity Instance
 61. Port Connectivity Checks: "registradorGenerico:REG_signalPS2_Code"
 62. Port Connectivity Checks: "PS2_Keyboard_Interface:PS2_Keyboard|registradorGenerico:paridadeTEST"
 63. Port Connectivity Checks: "PS2_Keyboard_Interface:PS2_Keyboard|Flip_Flop:FF2"
 64. Port Connectivity Checks: "PS2_Keyboard_Interface:PS2_Keyboard|Flip_Flop:FF1"
 65. Port Connectivity Checks: "PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA"
 66. Port Connectivity Checks: "PS2_Keyboard_Interface:PS2_Keyboard"
 67. Port Connectivity Checks: "driverVGA:driverVGA|calcMemAddr:CalcMemAddr|somadorGenerico:CalcPosVIDEO_A"
 68. Port Connectivity Checks: "driverVGA:driverVGA|calcMemAddr:CalcMemAddr"
 69. Port Connectivity Checks: "driverVGA:driverVGA|interfaceVGA:interface"
 70. Port Connectivity Checks: "registradorGenerico:REG_DATA_VGA"
 71. Port Connectivity Checks: "registradorGenerico:REG_COL_VGA"
 72. Port Connectivity Checks: "registradorGenerico:REG_LIN_VGA"
 73. Port Connectivity Checks: "flipFlop:FF_clock1s"
 74. Port Connectivity Checks: "flipFlop:FLIPFLOP_KEY1"
 75. Port Connectivity Checks: "flipFlop:FLIPFLOP_KEY0"
 76. Port Connectivity Checks: "HexReg:HEXREG0|conversorHex7Seg:HEX_SEG"
 77. Port Connectivity Checks: "HexReg:HEXREG0|registradorGenerico:REG"
 78. Port Connectivity Checks: "flipFlop:FF_LED9"
 79. Port Connectivity Checks: "flipFlop:FF_LED8"
 80. Port Connectivity Checks: "registradorGenerico:REG_LED"
 81. Port Connectivity Checks: "decoder3x8:DECODER_LED"
 82. Port Connectivity Checks: "decoder3x8:DECODER_BLOCO"
 83. Port Connectivity Checks: "CPU:CPU|registradorGenerico:PC"
 84. Port Connectivity Checks: "CPU:CPU|muxGenerico4x1:MUX_PC"
 85. Port Connectivity Checks: "CPU:CPU"
 86. Signal Tap Logic Analyzer Settings
 87. Post-Synthesis Netlist Statistics for Top Partition
 88. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 89. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 90. Elapsed Time Per Partition
 91. Connections to In-System Debugging Instance "auto_signaltap_0"
 92. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 10 12:24:07 2022       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; ProcACUMULADOR                              ;
; Top-level Entity Name           ; ProcACUMULADOR                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1935                                        ;
; Total pins                      ; 117                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,496,512                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; ProcACUMULADOR     ; ProcACUMULADOR     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                       ; Library     ;
+-------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd                             ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd                                          ;             ;
; ../(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd                               ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd                                            ;             ;
; ../(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd                                 ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd                                              ;             ;
; ../(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd                                ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd                                             ;             ;
; ../(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd                           ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd                                        ;             ;
; ../(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd                                   ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd                                                ;             ;
; ../(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd                              ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd                                           ;             ;
; ../(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd                                 ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd                                              ;             ;
; ../PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/Flip_Flop.vhd                   ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/Flip_Flop.vhd                                ;             ;
; ../PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/serial_parallel_shift.vhd       ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/serial_parallel_shift.vhd                    ;             ;
; ../PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/divisorGenericoComRESET.vhd     ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/divisorGenericoComRESET.vhd                  ;             ;
; ../PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/divisorGenerico_e_Interface.vhd ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/divisorGenerico_e_Interface.vhd              ;             ;
; ../PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd      ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd                   ;             ;
; hexReg.vhd                                                                                ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/hexReg.vhd                                                              ;             ;
; ULASomaSub.vhd                                                                            ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ULASomaSub.vhd                                                          ;             ;
; somaConstante.vhd                                                                         ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/somaConstante.vhd                                                       ;             ;
; registradorGenerico.vhd                                                                   ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/registradorGenerico.vhd                                                 ;             ;
; muxGenerico4x1.vhd                                                                        ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico4x1.vhd                                                      ;             ;
; muxGenerico2x1.vhd                                                                        ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico2x1.vhd                                                      ;             ;
; memoriaRAM.vhd                                                                            ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoriaRAM.vhd                                                          ;             ;
; memoria.vhd                                                                               ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoria.vhd                                                             ;             ;
; jumpLogic.vhd                                                                             ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/jumpLogic.vhd                                                           ;             ;
; flipFlop.vhd                                                                              ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/flipFlop.vhd                                                            ;             ;
; edgeDetector.vhd                                                                          ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/edgeDetector.vhd                                                        ;             ;
; decoderInstru.vhd                                                                         ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/decoderInstru.vhd                                                       ;             ;
; CPU.vhd                                                                                   ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CPU.vhd                                                                 ;             ;
; conversorHex7Seg.vhd                                                                      ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/conversorHex7Seg.vhd                                                    ;             ;
; decoder3x8.vhd                                                                            ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/decoder3x8.vhd                                                          ;             ;
; buffer_3_state_8portas.vhd                                                                ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/buffer_3_state_8portas.vhd                                              ;             ;
; buffer_3_state.vhd                                                                        ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/buffer_3_state.vhd                                                      ;             ;
; ProcACUMULADOR.vhd                                                                        ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd                                                      ;             ;
; simple_dual_port_ram_dual_clock.vhd                                                       ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/simple_dual_port_ram_dual_clock.vhd                                     ;             ;
; divisorGenerico.vhd                                                                       ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/divisorGenerico.vhd                                                     ;             ;
; memoriaROMVGA.vhd                                                                         ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoriaROMVGA.vhd                                                       ;             ;
; memoriaSCAN_ASCII.vhd                                                                     ; yes             ; User VHDL File                                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoriaSCAN_ASCII.vhd                                                   ;             ;
; sld_signaltap.vhd                                                                         ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                   ;             ;
; sld_signaltap_impl.vhd                                                                    ; yes             ; Encrypted Megafunction                                ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                              ;             ;
; sld_ela_control.vhd                                                                       ; yes             ; Encrypted Megafunction                                ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                 ;             ;
; lpm_shiftreg.tdf                                                                          ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                    ;             ;
; lpm_constant.inc                                                                          ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                    ;             ;
; dffeea.inc                                                                                ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                          ;             ;
; aglobal201.inc                                                                            ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                      ;             ;
; sld_mbpmg.vhd                                                                             ; yes             ; Encrypted Megafunction                                ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                       ;             ;
; sld_start_stop.vhd                                                                        ; yes             ; Encrypted Megafunction                                ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_start_stop.vhd                                                                                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                              ; yes             ; Encrypted Megafunction                                ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                        ;             ;
; sld_buffer_manager.vhd                                                                    ; yes             ; Encrypted Megafunction                                ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                              ;             ;
; sld_gap_detector.vhd                                                                      ; yes             ; Encrypted Megafunction                                ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                                                ;             ;
; altsyncram.tdf                                                                            ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                      ;             ;
; stratix_ram_block.inc                                                                     ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                               ;             ;
; lpm_mux.inc                                                                               ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                         ;             ;
; lpm_decode.inc                                                                            ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                      ;             ;
; a_rdenreg.inc                                                                             ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                       ;             ;
; altrom.inc                                                                                ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                          ;             ;
; altram.inc                                                                                ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                          ;             ;
; altdpram.inc                                                                              ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                        ;             ;
; db/altsyncram_2o84.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/altsyncram_2o84.tdf                                                  ;             ;
; db/decode_tma.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/decode_tma.tdf                                                       ;             ;
; db/mux_vib.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/mux_vib.tdf                                                          ;             ;
; altdpram.tdf                                                                              ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                        ;             ;
; memmodes.inc                                                                              ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                      ;             ;
; a_hdffe.inc                                                                               ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                         ;             ;
; alt_le_rden_reg.inc                                                                       ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                 ;             ;
; altsyncram.inc                                                                            ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                      ;             ;
; lpm_mux.tdf                                                                               ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                         ;             ;
; muxlut.inc                                                                                ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                          ;             ;
; bypassff.inc                                                                              ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                        ;             ;
; altshift.inc                                                                              ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                        ;             ;
; db/mux_glc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/mux_glc.tdf                                                          ;             ;
; lpm_decode.tdf                                                                            ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                      ;             ;
; declut.inc                                                                                ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                                          ;             ;
; lpm_compare.inc                                                                           ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                     ;             ;
; db/decode_vnf.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/decode_vnf.tdf                                                       ;             ;
; lpm_counter.tdf                                                                           ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                     ;             ;
; lpm_add_sub.inc                                                                           ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                     ;             ;
; cmpconst.inc                                                                              ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                        ;             ;
; lpm_counter.inc                                                                           ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                     ;             ;
; alt_counter_stratix.inc                                                                   ; yes             ; Megafunction                                          ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                             ;             ;
; db/cntr_59i.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cntr_59i.tdf                                                         ;             ;
; db/cmpr_d9c.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cmpr_d9c.tdf                                                         ;             ;
; db/cntr_85j.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cntr_85j.tdf                                                         ;             ;
; db/cntr_49i.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cntr_49i.tdf                                                         ;             ;
; db/cmpr_e9c.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cmpr_e9c.tdf                                                         ;             ;
; db/cntr_kri.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cntr_kri.tdf                                                         ;             ;
; db/cmpr_99c.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cmpr_99c.tdf                                                         ;             ;
; sld_rom_sr.vhd                                                                            ; yes             ; Encrypted Megafunction                                ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                                             ; yes             ; Encrypted Megafunction                                ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                         ; yes             ; Encrypted Megafunction                                ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                   ;             ;
; sld_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                                ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                         ; altera_sld  ;
; db/ip/sld7b46bd50/alt_sld_fab.v                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/alt_sld_fab.v                                         ; alt_sld_fab ;
; db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab.v                  ; alt_sld_fab ;
; db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_ident.sv           ; alt_sld_fab ;
; db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv        ; alt_sld_fab ;
; db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; yes             ; Encrypted Auto-Found VHDL File                        ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd      ; alt_sld_fab ;
; db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                          ; yes             ; Encrypted Megafunction                                ; /home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                    ;             ;
; db/altsyncram_hre1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/altsyncram_hre1.tdf                                                  ;             ;
; db/ProcACUMULADOR.ram0_memoriaSCAN_ASCII_89f2a144.hdl.mif                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ProcACUMULADOR.ram0_memoriaSCAN_ASCII_89f2a144.hdl.mif               ;             ;
; db/altsyncram_e5r1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/altsyncram_e5r1.tdf                                                  ;             ;
; db/ProcACUMULADOR.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ProcACUMULADOR.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif ;             ;
+-------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1475           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1671           ;
;     -- 7 input functions                    ; 68             ;
;     -- 6 input functions                    ; 664            ;
;     -- 5 input functions                    ; 251            ;
;     -- 4 input functions                    ; 249            ;
;     -- <=3 input functions                  ; 439            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1935           ;
;                                             ;                ;
; I/O pins                                    ; 117            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2496512        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1616           ;
; Total fan-out                               ; 23607          ;
; Average fan-out                             ; 5.66           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ProcACUMULADOR                                                                                                                         ; 1671 (30)           ; 1935 (0)                  ; 2496512           ; 0          ; 117  ; 0            ; |ProcACUMULADOR                                                                                                                                                                                                                                                                                                                                                           ; ProcACUMULADOR                    ; work         ;
;    |CPU:CPU|                                                                                                                            ; 93 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|CPU:CPU                                                                                                                                                                                                                                                                                                                                                   ; CPU                               ; work         ;
;       |ULASomaSub:ULA|                                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|CPU:CPU|ULASomaSub:ULA                                                                                                                                                                                                                                                                                                                                    ; ULASomaSub                        ; work         ;
;       |decoderInstru:DECODER|                                                                                                           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|CPU:CPU|decoderInstru:DECODER                                                                                                                                                                                                                                                                                                                             ; decoderInstru                     ; work         ;
;       |flipFlop:FLAG_EQ|                                                                                                                ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|CPU:CPU|flipFlop:FLAG_EQ                                                                                                                                                                                                                                                                                                                                  ; flipFlop                          ; work         ;
;       |jumpLogic:JMP_LOGIC|                                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|CPU:CPU|jumpLogic:JMP_LOGIC                                                                                                                                                                                                                                                                                                                               ; jumpLogic                         ; work         ;
;       |muxGenerico2x1:MUX_ULA|                                                                                                          ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|CPU:CPU|muxGenerico2x1:MUX_ULA                                                                                                                                                                                                                                                                                                                            ; muxGenerico2x1                    ; work         ;
;       |muxGenerico4x1:MUX_PC|                                                                                                           ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|CPU:CPU|muxGenerico4x1:MUX_PC                                                                                                                                                                                                                                                                                                                             ; muxGenerico4x1                    ; work         ;
;       |registradorGenerico:PC|                                                                                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|CPU:CPU|registradorGenerico:PC                                                                                                                                                                                                                                                                                                                            ; registradorGenerico               ; work         ;
;       |registradorGenerico:REGA|                                                                                                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|CPU:CPU|registradorGenerico:REGA                                                                                                                                                                                                                                                                                                                          ; registradorGenerico               ; work         ;
;       |registradorGenerico:REG_RET|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|CPU:CPU|registradorGenerico:REG_RET                                                                                                                                                                                                                                                                                                                       ; registradorGenerico               ; work         ;
;       |somaConstante:INCREMENTA_PC|                                                                                                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|CPU:CPU|somaConstante:INCREMENTA_PC                                                                                                                                                                                                                                                                                                                       ; somaConstante                     ; work         ;
;    |HexReg:HEXREG0|                                                                                                                     ; 7 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG0                                                                                                                                                                                                                                                                                                                                            ; HexReg                            ; work         ;
;       |conversorHex7Seg:HEX_SEG|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG0|conversorHex7Seg:HEX_SEG                                                                                                                                                                                                                                                                                                                   ; conversorHex7Seg                  ; work         ;
;       |registradorGenerico:REG|                                                                                                         ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG0|registradorGenerico:REG                                                                                                                                                                                                                                                                                                                    ; registradorGenerico               ; work         ;
;    |HexReg:HEXREG1|                                                                                                                     ; 7 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG1                                                                                                                                                                                                                                                                                                                                            ; HexReg                            ; work         ;
;       |conversorHex7Seg:HEX_SEG|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG1|conversorHex7Seg:HEX_SEG                                                                                                                                                                                                                                                                                                                   ; conversorHex7Seg                  ; work         ;
;       |registradorGenerico:REG|                                                                                                         ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG1|registradorGenerico:REG                                                                                                                                                                                                                                                                                                                    ; registradorGenerico               ; work         ;
;    |HexReg:HEXREG2|                                                                                                                     ; 7 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG2                                                                                                                                                                                                                                                                                                                                            ; HexReg                            ; work         ;
;       |conversorHex7Seg:HEX_SEG|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG2|conversorHex7Seg:HEX_SEG                                                                                                                                                                                                                                                                                                                   ; conversorHex7Seg                  ; work         ;
;       |registradorGenerico:REG|                                                                                                         ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG2|registradorGenerico:REG                                                                                                                                                                                                                                                                                                                    ; registradorGenerico               ; work         ;
;    |HexReg:HEXREG3|                                                                                                                     ; 7 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG3                                                                                                                                                                                                                                                                                                                                            ; HexReg                            ; work         ;
;       |conversorHex7Seg:HEX_SEG|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG3|conversorHex7Seg:HEX_SEG                                                                                                                                                                                                                                                                                                                   ; conversorHex7Seg                  ; work         ;
;       |registradorGenerico:REG|                                                                                                         ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG3|registradorGenerico:REG                                                                                                                                                                                                                                                                                                                    ; registradorGenerico               ; work         ;
;    |HexReg:HEXREG4|                                                                                                                     ; 7 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG4                                                                                                                                                                                                                                                                                                                                            ; HexReg                            ; work         ;
;       |conversorHex7Seg:HEX_SEG|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG4|conversorHex7Seg:HEX_SEG                                                                                                                                                                                                                                                                                                                   ; conversorHex7Seg                  ; work         ;
;       |registradorGenerico:REG|                                                                                                         ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG4|registradorGenerico:REG                                                                                                                                                                                                                                                                                                                    ; registradorGenerico               ; work         ;
;    |HexReg:HEXREG5|                                                                                                                     ; 7 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG5                                                                                                                                                                                                                                                                                                                                            ; HexReg                            ; work         ;
;       |conversorHex7Seg:HEX_SEG|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG5|conversorHex7Seg:HEX_SEG                                                                                                                                                                                                                                                                                                                   ; conversorHex7Seg                  ; work         ;
;       |registradorGenerico:REG|                                                                                                         ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|HexReg:HEXREG5|registradorGenerico:REG                                                                                                                                                                                                                                                                                                                    ; registradorGenerico               ; work         ;
;    |PS2_Keyboard_Interface:PS2_Keyboard|                                                                                                ; 56 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|PS2_Keyboard_Interface:PS2_Keyboard                                                                                                                                                                                                                                                                                                                       ; PS2_Keyboard_Interface            ; work         ;
;       |Flip_Flop:FF1|                                                                                                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|PS2_Keyboard_Interface:PS2_Keyboard|Flip_Flop:FF1                                                                                                                                                                                                                                                                                                         ; Flip_Flop                         ; work         ;
;       |Flip_Flop:FF2|                                                                                                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|PS2_Keyboard_Interface:PS2_Keyboard|Flip_Flop:FF2                                                                                                                                                                                                                                                                                                         ; Flip_Flop                         ; work         ;
;       |divisorGenerico_e_Interface:interfaceBaseTempo|                                                                                  ; 56 (0)              ; 44 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|PS2_Keyboard_Interface:PS2_Keyboard|divisorGenerico_e_Interface:interfaceBaseTempo                                                                                                                                                                                                                                                                        ; divisorGenerico_e_Interface       ; work         ;
;          |divisorGenericoComRESET:baseTempo52ms|                                                                                        ; 28 (28)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|PS2_Keyboard_Interface:PS2_Keyboard|divisorGenerico_e_Interface:interfaceBaseTempo|divisorGenericoComRESET:baseTempo52ms                                                                                                                                                                                                                                  ; divisorGenericoComRESET           ; work         ;
;          |divisorGenericoComRESET:baseTempo55ms|                                                                                        ; 28 (28)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|PS2_Keyboard_Interface:PS2_Keyboard|divisorGenerico_e_Interface:interfaceBaseTempo|divisorGenericoComRESET:baseTempo55ms                                                                                                                                                                                                                                  ; divisorGenericoComRESET           ; work         ;
;       |registradorGenerico:paridadeTEST|                                                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|PS2_Keyboard_Interface:PS2_Keyboard|registradorGenerico:paridadeTEST                                                                                                                                                                                                                                                                                      ; registradorGenerico               ; work         ;
;       |serial_parallel_shift:shiftRegisterA|                                                                                            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA                                                                                                                                                                                                                                                                                  ; serial_parallel_shift             ; work         ;
;    |divisorGenerico:divisor|                                                                                                            ; 29 (29)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|divisorGenerico:divisor                                                                                                                                                                                                                                                                                                                                   ; divisorGenerico                   ; work         ;
;    |driverVGA:driverVGA|                                                                                                                ; 496 (1)             ; 58 (1)                    ; 4096              ; 0          ; 0    ; 0            ; |ProcACUMULADOR|driverVGA:driverVGA                                                                                                                                                                                                                                                                                                                                       ; driverVGA                         ; work         ;
;       |calcMemAddr:CalcMemAddr|                                                                                                         ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|driverVGA:driverVGA|calcMemAddr:CalcMemAddr                                                                                                                                                                                                                                                                                                               ; calcMemAddr                       ; work         ;
;          |somadorGenerico:CalcPosVIDEO_A|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|driverVGA:driverVGA|calcMemAddr:CalcMemAddr|somadorGenerico:CalcPosVIDEO_A                                                                                                                                                                                                                                                                                ; somadorGenerico                   ; work         ;
;          |somadorGenerico:CalcPosVIDEO_B|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|driverVGA:driverVGA|calcMemAddr:CalcMemAddr|somadorGenerico:CalcPosVIDEO_B                                                                                                                                                                                                                                                                                ; somadorGenerico                   ; work         ;
;       |interfaceVGA:interface|                                                                                                          ; 483 (0)             ; 57 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface                                                                                                                                                                                                                                                                                                                ; interfaceVGA                      ; work         ;
;          |controladorVGA:ctrl|                                                                                                          ; 111 (111)           ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl                                                                                                                                                                                                                                                                                            ; controladorVGA                    ; work         ;
;          |geradorCaracteres:charGen|                                                                                                    ; 372 (13)            ; 12 (12)                   ; 4096              ; 0          ; 0    ; 0            ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen                                                                                                                                                                                                                                                                                      ; geradorCaracteres                 ; work         ;
;             |ROMcaracteres:\tipoROM:caracROM|                                                                                           ; 351 (351)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|ROMcaracteres:\tipoROM:caracROM                                                                                                                                                                                                                                                      ; ROMcaracteres                     ; work         ;
;             |muxGenerico:muxPixel|                                                                                                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|muxGenerico:muxPixel                                                                                                                                                                                                                                                                 ; muxGenerico                       ; work         ;
;             |simple_dual_port_ram_dual_clock:caracRAM|                                                                                  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM                                                                                                                                                                                                                                             ; simple_dual_port_ram_dual_clock   ; work         ;
;                |altsyncram:ram_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|altsyncram:ram_rtl_0                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                   |altsyncram_e5r1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|altsyncram:ram_rtl_0|altsyncram_e5r1:auto_generated                                                                                                                                                                                         ; altsyncram_e5r1                   ; work         ;
;    |edgeDetector:DETECTOR_KEY0|                                                                                                         ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|edgeDetector:DETECTOR_KEY0                                                                                                                                                                                                                                                                                                                                ; edgeDetector                      ; work         ;
;    |edgeDetector:DETECTOR_KEY1|                                                                                                         ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|edgeDetector:DETECTOR_KEY1                                                                                                                                                                                                                                                                                                                                ; edgeDetector                      ; work         ;
;    |flipFlop:FF_clock1s|                                                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|flipFlop:FF_clock1s                                                                                                                                                                                                                                                                                                                                       ; flipFlop                          ; work         ;
;    |flipFlop:FLIPFLOP_KEY0|                                                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|flipFlop:FLIPFLOP_KEY0                                                                                                                                                                                                                                                                                                                                    ; flipFlop                          ; work         ;
;    |flipFlop:FLIPFLOP_KEY1|                                                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|flipFlop:FLIPFLOP_KEY1                                                                                                                                                                                                                                                                                                                                    ; flipFlop                          ; work         ;
;    |memoria:ROM|                                                                                                                        ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|memoria:ROM                                                                                                                                                                                                                                                                                                                                               ; memoria                           ; work         ;
;    |memoriaRAM:RAM|                                                                                                                     ; 299 (299)           ; 512 (512)                 ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|memoriaRAM:RAM                                                                                                                                                                                                                                                                                                                                            ; memoriaRAM                        ; work         ;
;    |memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|                                                                                                ; 0 (0)               ; 1 (1)                     ; 2048              ; 0          ; 0    ; 0            ; |ProcACUMULADOR|memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII                                                                                                                                                                                                                                                                                                                       ; memoriaSCAN_ASCII                 ; work         ;
;       |altsyncram:memROM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ProcACUMULADOR|memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|altsyncram:memROM_rtl_0                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_hre1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ProcACUMULADOR|memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|altsyncram:memROM_rtl_0|altsyncram_hre1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_hre1                   ; work         ;
;    |registradorGenerico:REG_COL_VGA|                                                                                                    ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|registradorGenerico:REG_COL_VGA                                                                                                                                                                                                                                                                                                                           ; registradorGenerico               ; work         ;
;    |registradorGenerico:REG_DATA_VGA|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|registradorGenerico:REG_DATA_VGA                                                                                                                                                                                                                                                                                                                          ; registradorGenerico               ; work         ;
;    |registradorGenerico:REG_LIN_VGA|                                                                                                    ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|registradorGenerico:REG_LIN_VGA                                                                                                                                                                                                                                                                                                                           ; registradorGenerico               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                          ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                       ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                   ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                          ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                  ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 441 (2)             ; 1086 (37)                 ; 2490368           ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                            ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 439 (0)             ; 1049 (0)                  ; 2490368           ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                      ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 439 (67)            ; 1049 (394)                ; 2490368           ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                               ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                            ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                  ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 21 (0)              ; 4 (0)                     ; 2490368           ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_2o84:auto_generated|                                                                                         ; 21 (0)              ; 4 (4)                     ; 2490368           ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2o84:auto_generated                                                                                                                                                                ; altsyncram_2o84                   ; work         ;
;                   |decode_tma:decode2|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2o84:auto_generated|decode_tma:decode2                                                                                                                                             ; decode_tma                        ; work         ;
;                   |mux_vib:mux3|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2o84:auto_generated|mux_vib:mux3                                                                                                                                                   ; mux_vib                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                  ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                       ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 97 (97)             ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                    ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 72 (3)              ; 276 (4)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                   ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                           ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 18 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                            ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                 ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 18 (0)              ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                             ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                       ; sld_sbpmg                         ; work         ;
;                |sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|            ; 36 (0)              ; 162 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic                                                                                                       ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 108 (108)                 ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize                                                            ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 18 (0)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; sld_sbpmg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:1:trigger_match|                                                                      ; 18 (0)              ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                        ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 4 (4)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                     ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                             ; lpm_shiftreg                      ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                                 ; sld_mbpmg                         ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                           ; sld_sbpmg                         ; work         ;
;                |sld_start_stop:\storage_start_stop:start_stop|                                                                          ; 10 (10)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_start_stop:\storage_start_stop:start_stop                                                                                                                                                                     ; sld_start_stop                    ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                             ; sld_gap_detector                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 138 (11)            ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                              ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_59i:auto_generated                                                                            ; cntr_59i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 17 (0)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                             ; lpm_counter                       ; work         ;
;                   |cntr_85j:auto_generated|                                                                                             ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                                                     ; cntr_85j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                   ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                                           ; cntr_49i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                      ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                              ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                             ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 91 (91)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                           ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------------------------+
; driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|altsyncram:ram_rtl_0|altsyncram_e5r1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096    ; db/ProcACUMULADOR.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif ;
; memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|altsyncram:memROM_rtl_0|altsyncram_hre1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048    ; db/ProcACUMULADOR.ram0_memoriaSCAN_ASCII_89f2a144.hdl.mif               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2o84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 19           ; 131072       ; 19           ; 2490368 ; None                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_Active_Window_Line_Count[0]                                                                                                                                                                                                                                                                  ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|row[0]                                                                                                                                                                                                                                                                                            ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|column[9]                                                                                                                                                                                                                                                                                         ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|hor_Active_Window_Pixel_Count[9]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|column[8]                                                                                                                                                                                                                                                                                         ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|hor_Active_Window_Pixel_Count[8]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|column[7]                                                                                                                                                                                                                                                                                         ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|hor_Active_Window_Pixel_Count[7]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|column[6]                                                                                                                                                                                                                                                                                         ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|hor_Active_Window_Pixel_Count[6]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|column[5]                                                                                                                                                                                                                                                                                         ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|hor_Active_Window_Pixel_Count[5]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|column[4]                                                                                                                                                                                                                                                                                         ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|hor_Active_Window_Pixel_Count[4]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|column[3]                                                                                                                                                                                                                                                                                         ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|hor_Active_Window_Pixel_Count[3]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|column[2]                                                                                                                                                                                                                                                                                         ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|hor_Active_Window_Pixel_Count[2]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|column[1]                                                                                                                                                                                                                                                                                         ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|hor_Active_Window_Pixel_Count[1]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|column[0]                                                                                                                                                                                                                                                                                         ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|hor_Active_Window_Pixel_Count[0]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|row[9]                                                                                                                                                                                                                                                                                            ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_Active_Window_Line_Count[9]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|row[8]                                                                                                                                                                                                                                                                                            ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_Active_Window_Line_Count[8]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|row[7]                                                                                                                                                                                                                                                                                            ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_Active_Window_Line_Count[7]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|row[6]                                                                                                                                                                                                                                                                                            ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_Active_Window_Line_Count[6]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|row[5]                                                                                                                                                                                                                                                                                            ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_Active_Window_Line_Count[5]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|row[4]                                                                                                                                                                                                                                                                                            ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_Active_Window_Line_Count[4]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|row[3]                                                                                                                                                                                                                                                                                            ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_Active_Window_Line_Count[3]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|row[2]                                                                                                                                                                                                                                                                                            ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_Active_Window_Line_Count[2]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|row[1]                                                                                                                                                                                                                                                                                            ; Merged with driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_Active_Window_Line_Count[1]                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|hor_Active_Window_Pixel_Count[10]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                  ;
; driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_Active_Window_Line_Count[10]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 22                                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_processed                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[0]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[1]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[2]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[3]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[4]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[5]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[6]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[7]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[8]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[8]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[9]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[9]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[10]                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[10]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[11]                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[11]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[12]                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[13]                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[13]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[14]                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[14]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[15]                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[15]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[16]                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[16]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_start_stop:start_stop_qualifier_basic:start_stop_qualifier_basic|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][18]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][0]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][18]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][0]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][18]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][0]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][18]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]                                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[1]                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[1]                                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[2]                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[2]                                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[3]                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[3]                                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[14]                                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[15]                                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[16]                                                                                                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[16]                                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][19]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][20]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][21]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][22]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][23]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][6]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][24]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][7]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][25]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][8]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][26]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][9]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][27]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][10]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][28]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][11]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][29]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][12]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][30]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][13]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][31]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][14]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][32]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][15]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][33]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][16]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][34]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][1]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][19]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][2]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][20]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][3]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][21]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][4]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][22]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][5]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][23]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][6]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][24]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][7]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][25]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][8]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][26]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][9]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][27]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][10]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][28]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][11]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][29]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][12]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][30]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][13]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][31]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][14]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][32]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][15]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][33]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][16]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][34]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][1]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][19]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][2]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][20]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][3]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][21]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][4]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][22]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][5]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][23]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][6]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][24]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][7]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][25]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][8]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][26]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][9]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][27]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][10]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][28]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][11]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][29]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][12]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][30]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][13]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][31]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][14]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][32]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][15]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][33]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][16]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][34]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][1]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][19]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][2]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][20]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][3]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][21]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][4]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][22]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][5]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][23]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][6]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][24]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][7]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][25]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][8]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][26]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][9]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][27]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][10]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][28]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][11]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][29]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][12]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][30]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][13]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][31]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][14]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][32]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][15]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][33]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][16]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][34]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[17]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                                         ;
; Total Number of Removed Registers = 130                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1935  ;
; Number of registers using Synchronous Clear  ; 207   ;
; Number of registers using Synchronous Load   ; 197   ;
; Number of registers using Asynchronous Clear ; 488   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1161  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 19                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                         ; Megafunction                                                                                                            ; Type ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+
; registradorGenerico:REG_signalPS2_Code|DOUT[0..7]                                                                     ; memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|memROM_rtl_0                                                                        ; RAM  ;
; driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|q[0..7] ; driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|ram_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ProcACUMULADOR|CPU:CPU|registradorGenerico:PC|DOUT[4]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_count[0]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|hor_Active_Window_Pixel_Count[10]                                                                                                                                                                                                                                                         ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_Active_Window_Line_Count[1]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl|vert_count                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ProcACUMULADOR|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|blue                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ProcACUMULADOR|CPU:CPU|ULASomaSub:ULA|saida[6]                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ProcACUMULADOR|CPU:CPU|decoderInstru:DECODER|saida[3]                                                                                                                                                                                                                                                                                                                   ;
; 11:1               ; 7 bits    ; 49 LEs        ; 49 LEs               ; 0 LEs                  ; No         ; |ProcACUMULADOR|CPU:CPU|muxGenerico2x1:MUX_ULA|saida_MUX[6]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[15]                                                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 17:1               ; 18 bits   ; 198 LEs       ; 180 LEs              ; 18 LEs                 ; Yes        ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[1]                                                                                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ProcACUMULADOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |ProcACUMULADOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|altsyncram:memROM_rtl_0|altsyncram_hre1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|altsyncram:ram_rtl_0|altsyncram_e5r1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ProcACUMULADOR ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; simulacao      ; false ; Enumerated                                            ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU|muxGenerico2x1:MUX_ULA ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU|muxGenerico4x1:MUX_PC ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; larguradados   ; 9     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU|registradorGenerico:REGA ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU|registradorGenerico:REG_RET ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; larguradados   ; 9     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU|registradorGenerico:PC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; larguradados   ; 9     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU|somaConstante:INCREMENTA_PC ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; larguradados   ; 9     ; Signed Integer                                          ;
; constante      ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU|ULASomaSub:ULA ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoriaRAM:RAM ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; datawidth      ; 8     ; Signed Integer                     ;
; addrwidth      ; 6     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:ROM ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; datawidth      ; 13    ; Signed Integer                  ;
; addrwidth      ; 9     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:REG_LED ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HexReg:HEXREG0|registradorGenerico:REG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HexReg:HEXREG1|registradorGenerico:REG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HexReg:HEXREG2|registradorGenerico:REG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HexReg:HEXREG3|registradorGenerico:REG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HexReg:HEXREG4|registradorGenerico:REG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HexReg:HEXREG5|registradorGenerico:REG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisorGenerico:divisor ;
+----------------+---------+-------------------------------------------+
; Parameter Name ; Value   ; Type                                      ;
+----------------+---------+-------------------------------------------+
; divisor        ; 3125000 ; Signed Integer                            ;
+----------------+---------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:REG_LIN_VGA ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:REG_COL_VGA ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:REG_DATA_VGA ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: driverVGA:driverVGA ;
+------------------+-------+---------------------------------------+
; Parameter Name   ; Value ; Type                                  ;
+------------------+-------+---------------------------------------+
; charperline      ; 20    ; Signed Integer                        ;
; charramaddrwidth ; 9     ; Signed Integer                        ;
; charsize         ; 32    ; Signed Integer                        ;
; charsizelog      ; 5     ; Signed Integer                        ;
+------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface ;
+------------------+-------+--------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                         ;
+------------------+-------+--------------------------------------------------------------+
; charperline      ; 20    ; Signed Integer                                               ;
; charramaddrwidth ; 9     ; Signed Integer                                               ;
; charsize         ; 32    ; Signed Integer                                               ;
; charsizelog      ; 5     ; Signed Integer                                               ;
+------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl ;
+---------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------+
; h_pulse_width       ; 96    ; Signed Integer                                                                ;
; h_back_porch_width  ; 48    ; Signed Integer                                                                ;
; h_pixels_size       ; 640   ; Signed Integer                                                                ;
; h_front_porch_width ; 16    ; Signed Integer                                                                ;
; h_pulse_polarity    ; '0'   ; Enumerated                                                                    ;
; v_pulse_width       ; 2     ; Signed Integer                                                                ;
; v_back_porch_width  ; 33    ; Signed Integer                                                                ;
; v_pixels_size       ; 480   ; Signed Integer                                                                ;
; v_front_porch_width ; 10    ; Signed Integer                                                                ;
; v_pulse_polarity    ; '0'   ; Enumerated                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; charramaddrwidth ; 9     ; Signed Integer                                                                         ;
; charsize         ; 32    ; Signed Integer                                                                         ;
; charsizelog      ; 5     ; Signed Integer                                                                         ;
; charperline      ; 20    ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                    ;
; addr_width     ; 9     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|memoriaROMVGA:colorRAM ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; datawidth      ; 12    ; Signed Integer                                                                                                  ;
; addrwidth      ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|ROMcaracteres:\tipoROM:caracROM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|muxGenerico:muxPixel ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; inputsize      ; 32    ; Signed Integer                                                                                                ;
; selsize        ; 5     ; Signed Integer                                                                                                ;
; invertido      ; true  ; Enumerated                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: driverVGA:driverVGA|calcMemAddr:CalcMemAddr|somadorGenerico:CalcPosVIDEO_A ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; larguradados   ; 9     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: driverVGA:driverVGA|calcMemAddr:CalcMemAddr|somadorGenerico:CalcPosVIDEO_B ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; larguradados   ; 9     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Keyboard_Interface:PS2_Keyboard ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; num_stages     ; 88    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Keyboard_Interface:PS2_Keyboard|divisorGenerico_e_Interface:interfaceBaseTempo|divisorGenericoComRESET:baseTempo52ms ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                       ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+
; divisor        ; 1375000 ; Signed Integer                                                                                                                             ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Keyboard_Interface:PS2_Keyboard|divisorGenerico_e_Interface:interfaceBaseTempo|divisorGenericoComRESET:baseTempo55ms ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                       ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+
; divisor        ; 1500000 ; Signed Integer                                                                                                                             ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; num_stages     ; 88    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Keyboard_Interface:PS2_Keyboard|registradorGenerico:paridadeTEST ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; datawidth      ; 8     ; Signed Integer                                          ;
; addrwidth      ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:REG_signalPS2_Code ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                       ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 18                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 18                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 131072                                                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 131072                                                                                                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 4                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 194                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 18                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_mode                      ; START_STOP                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_enable_advanced_condition ; 0                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_inversion_mask_length     ; 109                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_advanced_condition_entity ; basic,1,basic,1,                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_pipeline                  ; 1                                                                                                                                                                                                  ; Untyped        ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|altsyncram:memROM_rtl_0    ;
+------------------------------------+-----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                     ; Type           ;
+------------------------------------+-----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                       ; Untyped        ;
; WIDTH_A                            ; 8                                                         ; Untyped        ;
; WIDTHAD_A                          ; 8                                                         ; Untyped        ;
; NUMWORDS_A                         ; 256                                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped        ;
; WIDTH_B                            ; 1                                                         ; Untyped        ;
; WIDTHAD_B                          ; 1                                                         ; Untyped        ;
; NUMWORDS_B                         ; 1                                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped        ;
; INIT_FILE                          ; db/ProcACUMULADOR.ram0_memoriaSCAN_ASCII_89f2a144.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_hre1                                           ; Untyped        ;
+------------------------------------+-----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|altsyncram:ram_rtl_0 ;
+------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                                                   ; Type                                                                 ;
+------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                       ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                                      ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                     ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                                      ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                     ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                                                       ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                                               ; Untyped                                                              ;
; WIDTH_A                            ; 8                                                                       ; Untyped                                                              ;
; WIDTHAD_A                          ; 9                                                                       ; Untyped                                                              ;
; NUMWORDS_A                         ; 512                                                                     ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                            ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                                                    ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                                                    ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                                    ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                                                    ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                                                    ; Untyped                                                              ;
; WIDTH_B                            ; 8                                                                       ; Untyped                                                              ;
; WIDTHAD_B                          ; 9                                                                       ; Untyped                                                              ;
; NUMWORDS_B                         ; 512                                                                     ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                                                  ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                  ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                  ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                                                                  ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                            ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                                                  ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                                                    ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                                    ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                                                    ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                                                    ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                                    ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                                                    ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                                                       ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                                                       ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                    ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                    ; Untyped                                                              ;
; INIT_FILE                          ; db/ProcACUMULADOR.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                  ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                                                       ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                  ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                  ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                  ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                  ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                         ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                                                   ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                   ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                                                       ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                                               ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_e5r1                                                         ; Untyped                                                              ;
+------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                  ;
; Entity Instance                           ; memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|altsyncram:memROM_rtl_0                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "registradorGenerico:REG_signalPS2_Code" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                           ;
+--------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Keyboard_Interface:PS2_Keyboard|registradorGenerico:paridadeTEST" ;
+--------+-------+----------+----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                              ;
+--------+-------+----------+----------------------------------------------------------------------+
; din    ; Input ; Info     ; Stuck at VCC                                                         ;
; enable ; Input ; Info     ; Stuck at VCC                                                         ;
+--------+-------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Keyboard_Interface:PS2_Keyboard|Flip_Flop:FF2" ;
+-------+-------+----------+----------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                            ;
+-------+-------+----------+----------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                       ;
+-------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Keyboard_Interface:PS2_Keyboard|Flip_Flop:FF1" ;
+-------+-------+----------+----------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                            ;
+-------+-------+----------+----------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                       ;
+-------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA"                           ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; serial_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_out[78..76] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_out[67..65] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_out[56..54] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_out[45..43] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_out[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_out[23..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_out[12..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_out[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parallel_out[87]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Keyboard_Interface:PS2_Keyboard"                                                            ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_code[63..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "driverVGA:driverVGA|calcMemAddr:CalcMemAddr|somadorGenerico:CalcPosVIDEO_A" ;
+----------------+-------+----------+--------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                            ;
+----------------+-------+----------+--------------------------------------------------------------------+
; entradaa[3..0] ; Input ; Info     ; Stuck at GND                                                       ;
; entradab[1..0] ; Input ; Info     ; Stuck at GND                                                       ;
+----------------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "driverVGA:driverVGA|calcMemAddr:CalcMemAddr" ;
+-----------+-------+----------+------------------------------------------+
; Port      ; Type  ; Severity ; Details                                  ;
+-----------+-------+----------+------------------------------------------+
; poslin[8] ; Input ; Info     ; Stuck at GND                             ;
; poscol[8] ; Input ; Info     ; Stuck at GND                             ;
+-----------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "driverVGA:driverVGA|interfaceVGA:interface" ;
+---------+-------+----------+-------------------------------------------+
; Port    ; Type  ; Severity ; Details                                   ;
+---------+-------+----------+-------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                              ;
+---------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "registradorGenerico:REG_DATA_VGA" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "registradorGenerico:REG_COL_VGA" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "registradorGenerico:REG_LIN_VGA" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "flipFlop:FF_clock1s" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; din    ; Input ; Info     ; Stuck at VCC        ;
; enable ; Input ; Info     ; Stuck at VCC        ;
+--------+-------+----------+---------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "flipFlop:FLIPFLOP_KEY1" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; din    ; Input ; Info     ; Stuck at VCC           ;
; enable ; Input ; Info     ; Stuck at VCC           ;
+--------+-------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "flipFlop:FLIPFLOP_KEY0" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; din    ; Input ; Info     ; Stuck at VCC           ;
; enable ; Input ; Info     ; Stuck at VCC           ;
+--------+-------+----------+------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "HexReg:HEXREG0|conversorHex7Seg:HEX_SEG" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                          ;
; negativo ; Input ; Info     ; Stuck at GND                          ;
; overflow ; Input ; Info     ; Stuck at GND                          ;
+----------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "HexReg:HEXREG0|registradorGenerico:REG" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipFlop:FF_LED9"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rst  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipFlop:FF_LED8"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rst  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registradorGenerico:REG_LED"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rst  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder3x8:DECODER_LED"                                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; saida[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder3x8:DECODER_BLOCO"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; saida[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; saida[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|registradorGenerico:PC" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                   ;
+--------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|muxGenerico4x1:MUX_PC" ;
+--------------+-------+----------+-------------------------+
; Port         ; Type  ; Severity ; Details                 ;
+--------------+-------+----------+-------------------------+
; entradad_mux ; Input ; Info     ; Stuck at GND            ;
+--------------+-------+----------+-------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "CPU:CPU"     ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; reset ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 18                  ; 18               ; 131072       ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 759                         ;
;     CLR               ; 44                          ;
;     CLR SCLR          ; 42                          ;
;     ENA               ; 589                         ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 32                          ;
;     plain             ; 44                          ;
; arriav_lcell_comb     ; 1140                        ;
;     arith             ; 141                         ;
;         1 data inputs ; 115                         ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 8                           ;
;     extend            ; 67                          ;
;         7 data inputs ; 67                          ;
;     normal            ; 932                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 82                          ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 198                         ;
;         5 data inputs ; 118                         ;
;         6 data inputs ; 484                         ;
; boundary_port         ; 117                         ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 11.20                       ;
; Average LUT depth     ; 5.76                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 1086                                                   ;
;     CLR               ; 8                                                      ;
;     CLR SLD           ; 87                                                     ;
;     ENA               ; 104                                                    ;
;     ENA CLR           ; 235                                                    ;
;     ENA CLR SCLR      ; 35                                                     ;
;     ENA SCLR          ; 47                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 48                                                     ;
;     SCLR SLD          ; 11                                                     ;
;     plain             ; 478                                                    ;
; arriav_lcell_comb     ; 441                                                    ;
;     arith             ; 99                                                     ;
;         0 data inputs ; 3                                                      ;
;         1 data inputs ; 96                                                     ;
;     normal            ; 342                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 18                                                     ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 12                                                     ;
;         4 data inputs ; 32                                                     ;
;         5 data inputs ; 101                                                    ;
;         6 data inputs ; 168                                                    ;
; boundary_port         ; 174                                                    ;
; stratixv_ram_block    ; 304                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.40                                                   ;
; Average LUT depth     ; 1.38                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 90                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:02     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                   ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                              ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------+---------+
; teste_PS2_CODE[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[9]  ; N/A     ;
; teste_PS2_CODE[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[9]  ; N/A     ;
; teste_PS2_CODE[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[9]  ; N/A     ;
; teste_PS2_CODE[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[18] ; N/A     ;
; teste_PS2_CODE[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[18] ; N/A     ;
; teste_PS2_CODE[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[18] ; N/A     ;
; teste_PS2_CODE[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[17] ; N/A     ;
; teste_PS2_CODE[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[17] ; N/A     ;
; teste_PS2_CODE[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[17] ; N/A     ;
; teste_PS2_CODE[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[16] ; N/A     ;
; teste_PS2_CODE[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[16] ; N/A     ;
; teste_PS2_CODE[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[16] ; N/A     ;
; teste_PS2_CODE[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[15] ; N/A     ;
; teste_PS2_CODE[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[15] ; N/A     ;
; teste_PS2_CODE[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[15] ; N/A     ;
; teste_PS2_CODE[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[14] ; N/A     ;
; teste_PS2_CODE[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[14] ; N/A     ;
; teste_PS2_CODE[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[14] ; N/A     ;
; teste_PS2_CODE[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[13] ; N/A     ;
; teste_PS2_CODE[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[13] ; N/A     ;
; teste_PS2_CODE[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[13] ; N/A     ;
; teste_PS2_CODE[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[8]  ; N/A     ;
; teste_PS2_CODE[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[8]  ; N/A     ;
; teste_PS2_CODE[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[8]  ; N/A     ;
; teste_PS2_CODE[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[7]  ; N/A     ;
; teste_PS2_CODE[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[7]  ; N/A     ;
; teste_PS2_CODE[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[7]  ; N/A     ;
; teste_PS2_CODE[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[6]  ; N/A     ;
; teste_PS2_CODE[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[6]  ; N/A     ;
; teste_PS2_CODE[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[6]  ; N/A     ;
; teste_PS2_CODE[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[5]  ; N/A     ;
; teste_PS2_CODE[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[5]  ; N/A     ;
; teste_PS2_CODE[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[5]  ; N/A     ;
; teste_PS2_CODE[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[4]  ; N/A     ;
; teste_PS2_CODE[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[4]  ; N/A     ;
; teste_PS2_CODE[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[4]  ; N/A     ;
; teste_PS2_CODE[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[3]  ; N/A     ;
; teste_PS2_CODE[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[3]  ; N/A     ;
; teste_PS2_CODE[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[3]  ; N/A     ;
; teste_PS2_CODE[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[2]  ; N/A     ;
; teste_PS2_CODE[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[2]  ; N/A     ;
; teste_PS2_CODE[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[2]  ; N/A     ;
; teste_PS2_CODE[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[20] ; N/A     ;
; teste_PS2_CODE[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[20] ; N/A     ;
; teste_PS2_CODE[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[20] ; N/A     ;
; teste_PS2_CODE[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[19] ; N/A     ;
; teste_PS2_CODE[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[19] ; N/A     ;
; teste_PS2_CODE[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA|internal_register[19] ; N/A     ;
; CLOCK_50             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                       ; N/A     ;
; PS2_CLK              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; PS2_CLK                                                                                        ; N/A     ;
; PS2_CLK              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; PS2_CLK                                                                                        ; N/A     ;
; PS2_CLK              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; PS2_CLK                                                                                        ; N/A     ;
; PS2_DAT              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; PS2_DAT                                                                                        ; N/A     ;
; PS2_DAT              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; PS2_DAT                                                                                        ; N/A     ;
; PS2_DAT              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; PS2_DAT                                                                                        ; N/A     ;
; PS2_DAT              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; PS2_DAT                                                                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                            ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Dec 10 12:23:47 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcACUMULADOR -c ProcACUMULADOR
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd
    Info (12022): Found design unit 1: somadorGenerico-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd Line: 18
    Info (12023): Found entity 1: somadorGenerico File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd Line: 6
Info (12021): Found 4 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd
    Info (12022): Found design unit 1: ROMcaracteres-size8x8 File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd Line: 13
    Info (12022): Found design unit 2: ROMcaracteres-size16x16 File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd Line: 34
    Info (12022): Found design unit 3: ROMcaracteres-size32x32 File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd Line: 44
    Info (12023): Found entity 1: ROMcaracteres File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd
    Info (12022): Found design unit 1: muxGenerico-Behavioral File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd Line: 16
    Info (12023): Found entity 1: muxGenerico File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd
    Info (12022): Found design unit 1: memoriaRAMVGA-rtl File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd Line: 20
    Info (12023): Found entity 1: memoriaRAMVGA File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd
    Info (12022): Found design unit 1: interfaceVGA-behavior File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd Line: 25
    Info (12023): Found entity 1: interfaceVGA File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd
    Info (12022): Found design unit 1: geradorCaracteres-behavior File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd Line: 41
    Info (12023): Found entity 1: geradorCaracteres File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd
    Info (12022): Found design unit 1: dual_port_ram-rtl File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd Line: 24
    Info (12023): Found entity 1: dual_port_ram File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd
    Info (12022): Found design unit 1: driverVGA-arc File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd Line: 37
    Info (12023): Found entity 1: driverVGA File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd
    Info (12022): Found design unit 1: controladorVGA-behavior File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd Line: 31
    Info (12023): Found entity 1: controladorVGA File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd
    Info (12022): Found design unit 1: calcMemAddr-arc File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd Line: 15
    Info (12023): Found entity 1: calcMemAddr File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/Flip_Flop.vhd
    Info (12022): Found design unit 1: Flip_Flop-rtl File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/Flip_Flop.vhd Line: 13
    Info (12023): Found entity 1: Flip_Flop File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/Flip_Flop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/serial_parallel_shift.vhd
    Info (12022): Found design unit 1: serial_parallel_shift-rtl File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/serial_parallel_shift.vhd Line: 24
    Info (12023): Found entity 1: serial_parallel_shift File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/serial_parallel_shift.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/divisorGenericoComRESET.vhd
    Info (12022): Found design unit 1: divisorGenericoComRESET-arc File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/divisorGenericoComRESET.vhd Line: 16
    Info (12023): Found entity 1: divisorGenericoComRESET File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/divisorGenericoComRESET.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/divisorGenerico_e_Interface.vhd
    Info (12022): Found design unit 1: divisorGenerico_e_Interface-interface File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/divisorGenerico_e_Interface.vhd Line: 12
    Info (12023): Found entity 1: divisorGenerico_e_Interface File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/divisorGenerico_e_Interface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd
    Info (12022): Found design unit 1: PS2_Keyboard_Interface-rtl File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 32
    Info (12023): Found entity 1: PS2_Keyboard_Interface File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 13
Warning (12019): Can't analyze file -- file ../../Desktop/(MaquinaEstado)VGA_Tile_32x32_restored/somadorGenerico.vhd is missing
Warning (12019): Can't analyze file -- file ../../Desktop/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd is missing
Warning (12019): Can't analyze file -- file ../../Desktop/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd is missing
Warning (12019): Can't analyze file -- file ../../Desktop/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd is missing
Warning (12019): Can't analyze file -- file ../../Desktop/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd is missing
Warning (12019): Can't analyze file -- file ../../Desktop/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd is missing
Warning (12019): Can't analyze file -- file ../../Desktop/(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd is missing
Warning (12019): Can't analyze file -- file ../../Desktop/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd is missing
Warning (12019): Can't analyze file -- file ../../Desktop/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd is missing
Warning (12019): Can't analyze file -- file ../../Desktop/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file hexReg.vhd
    Info (12022): Found design unit 1: HexReg-arquitetura File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/hexReg.vhd Line: 15
    Info (12023): Found entity 1: HexReg File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/hexReg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULASomaSub.vhd
    Info (12022): Found design unit 1: ULASomaSub-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ULASomaSub.vhd Line: 17
    Info (12023): Found entity 1: ULASomaSub File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ULASomaSub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somaConstante.vhd
    Info (12022): Found design unit 1: somaConstante-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/somaConstante.vhd Line: 16
    Info (12023): Found entity 1: somaConstante File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/somaConstante.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registradorGenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/registradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd
    Info (12022): Found design unit 1: muxGenerico4x1-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico4x1.vhd Line: 16
    Info (12023): Found entity 1: muxGenerico4x1 File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico2x1.vhd Line: 16
    Info (12023): Found entity 1: muxGenerico2x1 File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoriaRAM.vhd
    Info (12022): Found design unit 1: memoriaRAM-rtl File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoriaRAM.vhd Line: 21
    Info (12023): Found entity 1: memoriaRAM File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoriaRAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoria.vhd
    Info (12022): Found design unit 1: memoria-assincrona File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoria.vhd Line: 16
    Info (12023): Found entity 1: memoria File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoria.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file jumpLogic.vhd
    Info (12022): Found design unit 1: jumpLogic-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/jumpLogic.vhd Line: 15
    Info (12023): Found entity 1: jumpLogic File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/jumpLogic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file flipFlop.vhd
    Info (12022): Found design unit 1: flipFlop-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/flipFlop.vhd Line: 13
    Info (12023): Found entity 1: flipFlop File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/flipFlop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Entrega4.vhd
    Info (12022): Found design unit 1: Entrega4-arquitetura File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/Entrega4.vhd Line: 29
    Info (12023): Found entity 1: Entrega4 File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/Entrega4.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file edgeDetector.vhd
    Info (12022): Found design unit 1: edgeDetector-bordaSubida File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/edgeDetector.vhd Line: 12
    Info (12022): Found design unit 2: edgeDetector-bordaDescida File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/edgeDetector.vhd Line: 25
    Info (12023): Found entity 1: edgeDetector File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/edgeDetector.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoderInstru.vhd
    Info (12022): Found design unit 1: decoderInstru-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/decoderInstru.vhd Line: 11
    Info (12023): Found entity 1: decoderInstru File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/decoderInstru.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file CPU.vhd
    Info (12022): Found design unit 1: CPU-arquitetura File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CPU.vhd Line: 20
    Info (12023): Found entity 1: CPU File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CPU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/conversorHex7Seg.vhd Line: 16
    Info (12023): Found entity 1: conversorHex7Seg File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/conversorHex7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder3x8.vhd
    Info (12022): Found design unit 1: decoder3x8-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/decoder3x8.vhd Line: 13
    Info (12023): Found entity 1: decoder3x8 File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/decoder3x8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd
    Info (12022): Found design unit 1: buffer_3_state_8portas-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/buffer_3_state_8portas.vhd Line: 12
    Info (12023): Found entity 1: buffer_3_state_8portas File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/buffer_3_state_8portas.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file buffer_3_state.vhd
    Info (12022): Found design unit 1: buffer_3_state-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/buffer_3_state.vhd Line: 12
    Info (12023): Found entity 1: buffer_3_state File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/buffer_3_state.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ProcACUMULADOR.vhd
    Info (12022): Found design unit 1: ProcACUMULADOR-arquitetura File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 43
    Info (12023): Found entity 1: ProcACUMULADOR File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file simple_dual_port_ram_dual_clock.vhd
    Info (12022): Found design unit 1: simple_dual_port_ram_dual_clock-rtl File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/simple_dual_port_ram_dual_clock.vhd Line: 30
    Info (12023): Found entity 1: simple_dual_port_ram_dual_clock File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/simple_dual_port_ram_dual_clock.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file divisorGenerico.vhd
    Info (12022): Found design unit 1: divisorGenerico-divInteiro File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/divisorGenerico.vhd Line: 15
    Info (12023): Found entity 1: divisorGenerico File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/divisorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file COLORsimple_dual_port_ram_dual_clock.vhd
    Info (12022): Found design unit 1: COLORsimple_dual_port_ram_dual_clock-rtl File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/COLORsimple_dual_port_ram_dual_clock.vhd Line: 30
    Info (12023): Found entity 1: COLORsimple_dual_port_ram_dual_clock File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/COLORsimple_dual_port_ram_dual_clock.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file memoriaROMVGA.vhd
    Info (12022): Found design unit 1: memoriaROMVGA-assincrona File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoriaROMVGA.vhd Line: 16
    Info (12023): Found entity 1: memoriaROMVGA File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoriaROMVGA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CODIGO_TESTE_ARQCOMPmemoria.vhd
    Info (12022): Found design unit 1: CODIGO_TESTE_ARQCOMPmemoria-assincrona File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CODIGO_TESTE_ARQCOMPmemoria.vhd Line: 16
    Info (12023): Found entity 1: CODIGO_TESTE_ARQCOMPmemoria File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CODIGO_TESTE_ARQCOMPmemoria.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registradorGenericoFORCE_WRITE.vhd
    Info (12022): Found design unit 1: registradorGenericoFORCE_WRITE-comportamento File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/registradorGenericoFORCE_WRITE.vhd Line: 15
    Info (12023): Found entity 1: registradorGenericoFORCE_WRITE File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/registradorGenericoFORCE_WRITE.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoriaSCAN_ASCII.vhd
    Info (12022): Found design unit 1: memoriaSCAN_ASCII-assincrona File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoriaSCAN_ASCII.vhd Line: 16
    Info (12023): Found entity 1: memoriaSCAN_ASCII File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoriaSCAN_ASCII.vhd Line: 5
Info (12127): Elaborating entity "ProcACUMULADOR" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ProcACUMULADOR.vhd(52): object "SIG_FF_LED_TO_LED8" assigned a value but never read File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at ProcACUMULADOR.vhd(53): object "SIG_FF_LED_TO_LED9" assigned a value but never read File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at ProcACUMULADOR.vhd(81): object "SIG_REG_LED_TO_LEDR" assigned a value but never read File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 81
Warning (10873): Using initial value X (don't care) for net "LEDR[9..8]" at ProcACUMULADOR.vhd(16) File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 16
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 129
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "CPU:CPU|muxGenerico2x1:MUX_ULA" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CPU.vhd Line: 40
Info (12128): Elaborating entity "muxGenerico4x1" for hierarchy "CPU:CPU|muxGenerico4x1:MUX_PC" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CPU.vhd Line: 48
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "CPU:CPU|registradorGenerico:REGA" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CPU.vhd Line: 60
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "CPU:CPU|registradorGenerico:REG_RET" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CPU.vhd Line: 63
Info (12128): Elaborating entity "flipFlop" for hierarchy "CPU:CPU|flipFlop:FLAG_EQ" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CPU.vhd Line: 66
Info (12128): Elaborating entity "jumpLogic" for hierarchy "CPU:CPU|jumpLogic:JMP_LOGIC" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CPU.vhd Line: 69
Info (12128): Elaborating entity "somaConstante" for hierarchy "CPU:CPU|somaConstante:INCREMENTA_PC" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CPU.vhd Line: 76
Info (12128): Elaborating entity "ULASomaSub" for hierarchy "CPU:CPU|ULASomaSub:ULA" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CPU.vhd Line: 81
Info (12128): Elaborating entity "decoderInstru" for hierarchy "CPU:CPU|decoderInstru:DECODER" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/CPU.vhd Line: 99
Info (12128): Elaborating entity "memoriaRAM" for hierarchy "memoriaRAM:RAM" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 142
Info (12128): Elaborating entity "memoria" for hierarchy "memoria:ROM" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 153
Info (12128): Elaborating entity "decoder3x8" for hierarchy "decoder3x8:DECODER_BLOCO" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 159
Info (12128): Elaborating entity "HexReg" for hierarchy "HexReg:HEXREG0" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 198
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "HexReg:HEXREG0|registradorGenerico:REG" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/hexReg.vhd Line: 22
Info (12128): Elaborating entity "conversorHex7Seg" for hierarchy "HexReg:HEXREG0|conversorHex7Seg:HEX_SEG" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/hexReg.vhd Line: 31
Info (12129): Elaborating entity "edgeDetector" using architecture "A:bordasubida" for hierarchy "edgeDetector:DETECTOR_KEY0" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 257
Info (12128): Elaborating entity "buffer_3_state" for hierarchy "buffer_3_state:TRI_STATE_KEY0" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 273
Info (12128): Elaborating entity "buffer_3_state_8portas" for hierarchy "buffer_3_state_8portas:TRI_STATE_SW0_TO_7" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 324
Info (12128): Elaborating entity "divisorGenerico" for hierarchy "divisorGenerico:divisor" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 394
Info (12128): Elaborating entity "driverVGA" for hierarchy "driverVGA:driverVGA" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 503
Info (12128): Elaborating entity "interfaceVGA" for hierarchy "driverVGA:driverVGA|interfaceVGA:interface" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd Line: 61
Info (12128): Elaborating entity "controladorVGA" for hierarchy "driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd Line: 31
Info (12128): Elaborating entity "geradorCaracteres" for hierarchy "driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd Line: 36
Info (12128): Elaborating entity "simple_dual_port_ram_dual_clock" for hierarchy "driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd Line: 82
Warning (10542): VHDL Variable Declaration warning at simple_dual_port_ram_dual_clock.vhd(37): used initial value expression for variable "tmp" because variable was never assigned a value File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/simple_dual_port_ram_dual_clock.vhd Line: 37
Info (12128): Elaborating entity "memoriaROMVGA" for hierarchy "driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|memoriaROMVGA:colorRAM" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd Line: 88
Info (12129): Elaborating entity "ROMcaracteres" using architecture "A:size32x32" for hierarchy "driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|ROMcaracteres:\tipoROM:caracROM" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd Line: 104
Warning (10541): VHDL Signal Declaration warning at ROMCaracteres.vhd(46): used implicit default value for signal "charRom" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd Line: 46
Info (12128): Elaborating entity "muxGenerico" for hierarchy "driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|muxGenerico:muxPixel" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd Line: 114
Info (12128): Elaborating entity "calcMemAddr" for hierarchy "driverVGA:driverVGA|calcMemAddr:CalcMemAddr" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd Line: 71
Info (12128): Elaborating entity "somadorGenerico" for hierarchy "driverVGA:driverVGA|calcMemAddr:CalcMemAddr|somadorGenerico:CalcPosVIDEO_A" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd Line: 41
Info (12128): Elaborating entity "PS2_Keyboard_Interface" for hierarchy "PS2_Keyboard_Interface:PS2_Keyboard" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 518
Warning (10036): Verilog HDL or VHDL warning at PS2_Keyboard_Interface.vhd(35): object "flagCodigo_A" assigned a value but never read File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at PS2_Keyboard_Interface.vhd(35): object "flagCodigo_B" assigned a value but never read File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at PS2_Keyboard_Interface.vhd(35): object "flagCodigo_C" assigned a value but never read File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at PS2_Keyboard_Interface.vhd(35): object "flagCodigo_D" assigned a value but never read File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at PS2_Keyboard_Interface.vhd(35): object "flagCodigo_E" assigned a value but never read File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at PS2_Keyboard_Interface.vhd(35): object "flagCodigo_F" assigned a value but never read File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at PS2_Keyboard_Interface.vhd(35): object "flagCodigo_G" assigned a value but never read File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at PS2_Keyboard_Interface.vhd(35): object "flagCodigo_H" assigned a value but never read File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 35
Info (12128): Elaborating entity "divisorGenerico_e_Interface" for hierarchy "PS2_Keyboard_Interface:PS2_Keyboard|divisorGenerico_e_Interface:interfaceBaseTempo" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 52
Info (12128): Elaborating entity "divisorGenericoComRESET" for hierarchy "PS2_Keyboard_Interface:PS2_Keyboard|divisorGenerico_e_Interface:interfaceBaseTempo|divisorGenericoComRESET:baseTempo52ms" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/divisorGenerico_e_Interface.vhd Line: 16
Info (12128): Elaborating entity "divisorGenericoComRESET" for hierarchy "PS2_Keyboard_Interface:PS2_Keyboard|divisorGenerico_e_Interface:interfaceBaseTempo|divisorGenericoComRESET:baseTempo55ms" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/divisorGenerico_e_Interface.vhd Line: 20
Info (12128): Elaborating entity "serial_parallel_shift" for hierarchy "PS2_Keyboard_Interface:PS2_Keyboard|serial_parallel_shift:shiftRegisterA" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 61
Info (12128): Elaborating entity "Flip_Flop" for hierarchy "PS2_Keyboard_Interface:PS2_Keyboard|Flip_Flop:FF1" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/PS2Keyboard-2022-11-16/PS2Keyboard-2022-10-28_restored/PS2_Keyboard_Interface.vhd Line: 72
Info (12128): Elaborating entity "memoriaSCAN_ASCII" for hierarchy "memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII" File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 533
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2o84.tdf
    Info (12023): Found entity 1: altsyncram_2o84 File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/altsyncram_2o84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/decode_tma.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vib.tdf
    Info (12023): Found entity 1: mux_vib File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/mux_vib.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/mux_glc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cntr_85j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.12.10.12:23:57 Progress: Loading sld7b46bd50/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7b46bd50/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/ip/sld7b46bd50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|memoriaROMVGA:colorRAM|memROM" is uninferred due to inappropriate RAM size File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoriaROMVGA.vhd Line: 31
    Info (276007): RAM logic "memoriaRAM:RAM|ram" is uninferred due to asynchronous read logic File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/memoriaRAM.vhd Line: 27
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "SIG_KEY_SW_OUT[7]" into a selector File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico2x1.vhd Line: 12
    Warning (13048): Converted tri-state node "SIG_KEY_SW_OUT[6]" into a selector File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico2x1.vhd Line: 12
    Warning (13048): Converted tri-state node "SIG_KEY_SW_OUT[5]" into a selector File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico2x1.vhd Line: 12
    Warning (13048): Converted tri-state node "SIG_KEY_SW_OUT[4]" into a selector File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico2x1.vhd Line: 12
    Warning (13048): Converted tri-state node "SIG_KEY_SW_OUT[3]" into a selector File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico2x1.vhd Line: 12
    Warning (13048): Converted tri-state node "SIG_KEY_SW_OUT[2]" into a selector File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico2x1.vhd Line: 12
    Warning (13048): Converted tri-state node "SIG_KEY_SW_OUT[1]" into a selector File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico2x1.vhd Line: 12
    Warning (13048): Converted tri-state node "SIG_KEY_SW_OUT[0]" into a selector File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/muxGenerico2x1.vhd Line: 12
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|memROM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ProcACUMULADOR.ram0_memoriaSCAN_ASCII_89f2a144.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ProcACUMULADOR.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif
Info (12130): Elaborated megafunction instantiation "memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|altsyncram:memROM_rtl_0"
Info (12133): Instantiated megafunction "memoriaSCAN_ASCII:ROM_SCAN_TO_ASCII|altsyncram:memROM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ProcACUMULADOR.ram0_memoriaSCAN_ASCII_89f2a144.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hre1.tdf
    Info (12023): Found entity 1: altsyncram_hre1 File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/altsyncram_hre1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ProcACUMULADOR.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e5r1.tdf
    Info (12023): Found entity 1: altsyncram_e5r1 File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/db/altsyncram_e5r1.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 16
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/borg/Documents/insper6Sem/DesComp/QuatusProjects/ProcACUMULADOR_restored/ProcessadorACUMULADOR(Full)/ProcACUMULADOR.vhd Line: 16
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 88 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3664 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 100 output pins
    Info (21061): Implemented 3222 logic cells
    Info (21064): Implemented 320 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 569 megabytes
    Info: Processing ended: Sat Dec 10 12:24:07 2022
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:35


