ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"init.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/init.c"
  20              		.section	.text.NVIC_EncodePriority,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NVIC_EncodePriority:
  27              	.LVL0:
  28              	.LFB113:
  29              		.file 2 "CMSIS/Include/../include/core_cm4.h"
   1:CMSIS/Include/../include/core_cm4.h **** /**************************************************************************//**
   2:CMSIS/Include/../include/core_cm4.h ****  * @file     core_cm4.h
   3:CMSIS/Include/../include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:CMSIS/Include/../include/core_cm4.h ****  * @version  V5.0.8
   5:CMSIS/Include/../include/core_cm4.h ****  * @date     04. June 2018
   6:CMSIS/Include/../include/core_cm4.h ****  ******************************************************************************/
   7:CMSIS/Include/../include/core_cm4.h **** /*
   8:CMSIS/Include/../include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:CMSIS/Include/../include/core_cm4.h ****  *
  10:CMSIS/Include/../include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:CMSIS/Include/../include/core_cm4.h ****  *
  12:CMSIS/Include/../include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:CMSIS/Include/../include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:CMSIS/Include/../include/core_cm4.h ****  * You may obtain a copy of the License at
  15:CMSIS/Include/../include/core_cm4.h ****  *
  16:CMSIS/Include/../include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:CMSIS/Include/../include/core_cm4.h ****  *
  18:CMSIS/Include/../include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:CMSIS/Include/../include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:CMSIS/Include/../include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:CMSIS/Include/../include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:CMSIS/Include/../include/core_cm4.h ****  * limitations under the License.
  23:CMSIS/Include/../include/core_cm4.h ****  */
  24:CMSIS/Include/../include/core_cm4.h **** 
  25:CMSIS/Include/../include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:CMSIS/Include/../include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:CMSIS/Include/../include/core_cm4.h **** #elif defined (__clang__)
  28:CMSIS/Include/../include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:CMSIS/Include/../include/core_cm4.h **** #endif
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 2


  30:CMSIS/Include/../include/core_cm4.h **** 
  31:CMSIS/Include/../include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:CMSIS/Include/../include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:CMSIS/Include/../include/core_cm4.h **** 
  34:CMSIS/Include/../include/core_cm4.h **** #include <stdint.h>
  35:CMSIS/Include/../include/core_cm4.h **** 
  36:CMSIS/Include/../include/core_cm4.h **** #ifdef __cplusplus
  37:CMSIS/Include/../include/core_cm4.h ****  extern "C" {
  38:CMSIS/Include/../include/core_cm4.h **** #endif
  39:CMSIS/Include/../include/core_cm4.h **** 
  40:CMSIS/Include/../include/core_cm4.h **** /**
  41:CMSIS/Include/../include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:CMSIS/Include/../include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:CMSIS/Include/../include/core_cm4.h **** 
  44:CMSIS/Include/../include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:CMSIS/Include/../include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:CMSIS/Include/../include/core_cm4.h **** 
  47:CMSIS/Include/../include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:CMSIS/Include/../include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:CMSIS/Include/../include/core_cm4.h **** 
  50:CMSIS/Include/../include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:CMSIS/Include/../include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:CMSIS/Include/../include/core_cm4.h ****  */
  53:CMSIS/Include/../include/core_cm4.h **** 
  54:CMSIS/Include/../include/core_cm4.h **** 
  55:CMSIS/Include/../include/core_cm4.h **** /*******************************************************************************
  56:CMSIS/Include/../include/core_cm4.h ****  *                 CMSIS definitions
  57:CMSIS/Include/../include/core_cm4.h ****  ******************************************************************************/
  58:CMSIS/Include/../include/core_cm4.h **** /**
  59:CMSIS/Include/../include/core_cm4.h ****   \ingroup Cortex_M4
  60:CMSIS/Include/../include/core_cm4.h ****   @{
  61:CMSIS/Include/../include/core_cm4.h ****  */
  62:CMSIS/Include/../include/core_cm4.h **** 
  63:CMSIS/Include/../include/core_cm4.h **** #include "cmsis_version.h"
  64:CMSIS/Include/../include/core_cm4.h **** 
  65:CMSIS/Include/../include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:CMSIS/Include/../include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:CMSIS/Include/../include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:CMSIS/Include/../include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:CMSIS/Include/../include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:CMSIS/Include/../include/core_cm4.h **** 
  71:CMSIS/Include/../include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:CMSIS/Include/../include/core_cm4.h **** 
  73:CMSIS/Include/../include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:CMSIS/Include/../include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:CMSIS/Include/../include/core_cm4.h **** */
  76:CMSIS/Include/../include/core_cm4.h **** #if defined ( __CC_ARM )
  77:CMSIS/Include/../include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:CMSIS/Include/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       1U
  80:CMSIS/Include/../include/core_cm4.h ****     #else
  81:CMSIS/Include/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       0U
  83:CMSIS/Include/../include/core_cm4.h ****     #endif
  84:CMSIS/Include/../include/core_cm4.h ****   #else
  85:CMSIS/Include/../include/core_cm4.h ****     #define __FPU_USED         0U
  86:CMSIS/Include/../include/core_cm4.h ****   #endif
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 3


  87:CMSIS/Include/../include/core_cm4.h **** 
  88:CMSIS/Include/../include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:CMSIS/Include/../include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:CMSIS/Include/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       1U
  92:CMSIS/Include/../include/core_cm4.h ****     #else
  93:CMSIS/Include/../include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       0U
  95:CMSIS/Include/../include/core_cm4.h ****     #endif
  96:CMSIS/Include/../include/core_cm4.h ****   #else
  97:CMSIS/Include/../include/core_cm4.h ****     #define __FPU_USED         0U
  98:CMSIS/Include/../include/core_cm4.h ****   #endif
  99:CMSIS/Include/../include/core_cm4.h **** 
 100:CMSIS/Include/../include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:CMSIS/Include/../include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:CMSIS/Include/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       1U
 104:CMSIS/Include/../include/core_cm4.h ****     #else
 105:CMSIS/Include/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       0U
 107:CMSIS/Include/../include/core_cm4.h ****     #endif
 108:CMSIS/Include/../include/core_cm4.h ****   #else
 109:CMSIS/Include/../include/core_cm4.h ****     #define __FPU_USED         0U
 110:CMSIS/Include/../include/core_cm4.h ****   #endif
 111:CMSIS/Include/../include/core_cm4.h **** 
 112:CMSIS/Include/../include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:CMSIS/Include/../include/core_cm4.h ****   #if defined __ARMVFP__
 114:CMSIS/Include/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       1U
 116:CMSIS/Include/../include/core_cm4.h ****     #else
 117:CMSIS/Include/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       0U
 119:CMSIS/Include/../include/core_cm4.h ****     #endif
 120:CMSIS/Include/../include/core_cm4.h ****   #else
 121:CMSIS/Include/../include/core_cm4.h ****     #define __FPU_USED         0U
 122:CMSIS/Include/../include/core_cm4.h ****   #endif
 123:CMSIS/Include/../include/core_cm4.h **** 
 124:CMSIS/Include/../include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:CMSIS/Include/../include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:CMSIS/Include/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       1U
 128:CMSIS/Include/../include/core_cm4.h ****     #else
 129:CMSIS/Include/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       0U
 131:CMSIS/Include/../include/core_cm4.h ****     #endif
 132:CMSIS/Include/../include/core_cm4.h ****   #else
 133:CMSIS/Include/../include/core_cm4.h ****     #define __FPU_USED         0U
 134:CMSIS/Include/../include/core_cm4.h ****   #endif
 135:CMSIS/Include/../include/core_cm4.h **** 
 136:CMSIS/Include/../include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:CMSIS/Include/../include/core_cm4.h ****   #if defined __FPU_VFP__
 138:CMSIS/Include/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       1U
 140:CMSIS/Include/../include/core_cm4.h ****     #else
 141:CMSIS/Include/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       0U
 143:CMSIS/Include/../include/core_cm4.h ****     #endif
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 4


 144:CMSIS/Include/../include/core_cm4.h ****   #else
 145:CMSIS/Include/../include/core_cm4.h ****     #define __FPU_USED         0U
 146:CMSIS/Include/../include/core_cm4.h ****   #endif
 147:CMSIS/Include/../include/core_cm4.h **** 
 148:CMSIS/Include/../include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:CMSIS/Include/../include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:CMSIS/Include/../include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       1U
 152:CMSIS/Include/../include/core_cm4.h ****     #else
 153:CMSIS/Include/../include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:CMSIS/Include/../include/core_cm4.h ****       #define __FPU_USED       0U
 155:CMSIS/Include/../include/core_cm4.h ****     #endif
 156:CMSIS/Include/../include/core_cm4.h ****   #else
 157:CMSIS/Include/../include/core_cm4.h ****     #define __FPU_USED         0U
 158:CMSIS/Include/../include/core_cm4.h ****   #endif
 159:CMSIS/Include/../include/core_cm4.h **** 
 160:CMSIS/Include/../include/core_cm4.h **** #endif
 161:CMSIS/Include/../include/core_cm4.h **** 
 162:CMSIS/Include/../include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:CMSIS/Include/../include/core_cm4.h **** 
 164:CMSIS/Include/../include/core_cm4.h **** 
 165:CMSIS/Include/../include/core_cm4.h **** #ifdef __cplusplus
 166:CMSIS/Include/../include/core_cm4.h **** }
 167:CMSIS/Include/../include/core_cm4.h **** #endif
 168:CMSIS/Include/../include/core_cm4.h **** 
 169:CMSIS/Include/../include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:CMSIS/Include/../include/core_cm4.h **** 
 171:CMSIS/Include/../include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:CMSIS/Include/../include/core_cm4.h **** 
 173:CMSIS/Include/../include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:CMSIS/Include/../include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:CMSIS/Include/../include/core_cm4.h **** 
 176:CMSIS/Include/../include/core_cm4.h **** #ifdef __cplusplus
 177:CMSIS/Include/../include/core_cm4.h ****  extern "C" {
 178:CMSIS/Include/../include/core_cm4.h **** #endif
 179:CMSIS/Include/../include/core_cm4.h **** 
 180:CMSIS/Include/../include/core_cm4.h **** /* check device defines and use defaults */
 181:CMSIS/Include/../include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:CMSIS/Include/../include/core_cm4.h ****   #ifndef __CM4_REV
 183:CMSIS/Include/../include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:CMSIS/Include/../include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:CMSIS/Include/../include/core_cm4.h ****   #endif
 186:CMSIS/Include/../include/core_cm4.h **** 
 187:CMSIS/Include/../include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:CMSIS/Include/../include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:CMSIS/Include/../include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:CMSIS/Include/../include/core_cm4.h ****   #endif
 191:CMSIS/Include/../include/core_cm4.h **** 
 192:CMSIS/Include/../include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:CMSIS/Include/../include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:CMSIS/Include/../include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:CMSIS/Include/../include/core_cm4.h ****   #endif
 196:CMSIS/Include/../include/core_cm4.h **** 
 197:CMSIS/Include/../include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:CMSIS/Include/../include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:CMSIS/Include/../include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:CMSIS/Include/../include/core_cm4.h ****   #endif
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 5


 201:CMSIS/Include/../include/core_cm4.h **** 
 202:CMSIS/Include/../include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:CMSIS/Include/../include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:CMSIS/Include/../include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:CMSIS/Include/../include/core_cm4.h ****   #endif
 206:CMSIS/Include/../include/core_cm4.h **** #endif
 207:CMSIS/Include/../include/core_cm4.h **** 
 208:CMSIS/Include/../include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:CMSIS/Include/../include/core_cm4.h **** /**
 210:CMSIS/Include/../include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:CMSIS/Include/../include/core_cm4.h **** 
 212:CMSIS/Include/../include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:CMSIS/Include/../include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:CMSIS/Include/../include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:CMSIS/Include/../include/core_cm4.h **** */
 216:CMSIS/Include/../include/core_cm4.h **** #ifdef __cplusplus
 217:CMSIS/Include/../include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:CMSIS/Include/../include/core_cm4.h **** #else
 219:CMSIS/Include/../include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:CMSIS/Include/../include/core_cm4.h **** #endif
 221:CMSIS/Include/../include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:CMSIS/Include/../include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:CMSIS/Include/../include/core_cm4.h **** 
 224:CMSIS/Include/../include/core_cm4.h **** /* following defines should be used for structure members */
 225:CMSIS/Include/../include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:CMSIS/Include/../include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:CMSIS/Include/../include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:CMSIS/Include/../include/core_cm4.h **** 
 229:CMSIS/Include/../include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:CMSIS/Include/../include/core_cm4.h **** 
 231:CMSIS/Include/../include/core_cm4.h **** 
 232:CMSIS/Include/../include/core_cm4.h **** 
 233:CMSIS/Include/../include/core_cm4.h **** /*******************************************************************************
 234:CMSIS/Include/../include/core_cm4.h ****  *                 Register Abstraction
 235:CMSIS/Include/../include/core_cm4.h ****   Core Register contain:
 236:CMSIS/Include/../include/core_cm4.h ****   - Core Register
 237:CMSIS/Include/../include/core_cm4.h ****   - Core NVIC Register
 238:CMSIS/Include/../include/core_cm4.h ****   - Core SCB Register
 239:CMSIS/Include/../include/core_cm4.h ****   - Core SysTick Register
 240:CMSIS/Include/../include/core_cm4.h ****   - Core Debug Register
 241:CMSIS/Include/../include/core_cm4.h ****   - Core MPU Register
 242:CMSIS/Include/../include/core_cm4.h ****   - Core FPU Register
 243:CMSIS/Include/../include/core_cm4.h ****  ******************************************************************************/
 244:CMSIS/Include/../include/core_cm4.h **** /**
 245:CMSIS/Include/../include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:CMSIS/Include/../include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:CMSIS/Include/../include/core_cm4.h **** */
 248:CMSIS/Include/../include/core_cm4.h **** 
 249:CMSIS/Include/../include/core_cm4.h **** /**
 250:CMSIS/Include/../include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:CMSIS/Include/../include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:CMSIS/Include/../include/core_cm4.h ****   \brief      Core Register type definitions.
 253:CMSIS/Include/../include/core_cm4.h ****   @{
 254:CMSIS/Include/../include/core_cm4.h ****  */
 255:CMSIS/Include/../include/core_cm4.h **** 
 256:CMSIS/Include/../include/core_cm4.h **** /**
 257:CMSIS/Include/../include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 6


 258:CMSIS/Include/../include/core_cm4.h ****  */
 259:CMSIS/Include/../include/core_cm4.h **** typedef union
 260:CMSIS/Include/../include/core_cm4.h **** {
 261:CMSIS/Include/../include/core_cm4.h ****   struct
 262:CMSIS/Include/../include/core_cm4.h ****   {
 263:CMSIS/Include/../include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:CMSIS/Include/../include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:CMSIS/Include/../include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:CMSIS/Include/../include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:CMSIS/Include/../include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:CMSIS/Include/../include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:CMSIS/Include/../include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:CMSIS/Include/../include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:CMSIS/Include/../include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:CMSIS/Include/../include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:CMSIS/Include/../include/core_cm4.h **** } APSR_Type;
 274:CMSIS/Include/../include/core_cm4.h **** 
 275:CMSIS/Include/../include/core_cm4.h **** /* APSR Register Definitions */
 276:CMSIS/Include/../include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:CMSIS/Include/../include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:CMSIS/Include/../include/core_cm4.h **** 
 279:CMSIS/Include/../include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:CMSIS/Include/../include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:CMSIS/Include/../include/core_cm4.h **** 
 282:CMSIS/Include/../include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:CMSIS/Include/../include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:CMSIS/Include/../include/core_cm4.h **** 
 285:CMSIS/Include/../include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:CMSIS/Include/../include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:CMSIS/Include/../include/core_cm4.h **** 
 288:CMSIS/Include/../include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:CMSIS/Include/../include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:CMSIS/Include/../include/core_cm4.h **** 
 291:CMSIS/Include/../include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:CMSIS/Include/../include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:CMSIS/Include/../include/core_cm4.h **** 
 294:CMSIS/Include/../include/core_cm4.h **** 
 295:CMSIS/Include/../include/core_cm4.h **** /**
 296:CMSIS/Include/../include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:CMSIS/Include/../include/core_cm4.h ****  */
 298:CMSIS/Include/../include/core_cm4.h **** typedef union
 299:CMSIS/Include/../include/core_cm4.h **** {
 300:CMSIS/Include/../include/core_cm4.h ****   struct
 301:CMSIS/Include/../include/core_cm4.h ****   {
 302:CMSIS/Include/../include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:CMSIS/Include/../include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:CMSIS/Include/../include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:CMSIS/Include/../include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:CMSIS/Include/../include/core_cm4.h **** } IPSR_Type;
 307:CMSIS/Include/../include/core_cm4.h **** 
 308:CMSIS/Include/../include/core_cm4.h **** /* IPSR Register Definitions */
 309:CMSIS/Include/../include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:CMSIS/Include/../include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:CMSIS/Include/../include/core_cm4.h **** 
 312:CMSIS/Include/../include/core_cm4.h **** 
 313:CMSIS/Include/../include/core_cm4.h **** /**
 314:CMSIS/Include/../include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 7


 315:CMSIS/Include/../include/core_cm4.h ****  */
 316:CMSIS/Include/../include/core_cm4.h **** typedef union
 317:CMSIS/Include/../include/core_cm4.h **** {
 318:CMSIS/Include/../include/core_cm4.h ****   struct
 319:CMSIS/Include/../include/core_cm4.h ****   {
 320:CMSIS/Include/../include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:CMSIS/Include/../include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:CMSIS/Include/../include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:CMSIS/Include/../include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:CMSIS/Include/../include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:CMSIS/Include/../include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:CMSIS/Include/../include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:CMSIS/Include/../include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:CMSIS/Include/../include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:CMSIS/Include/../include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:CMSIS/Include/../include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:CMSIS/Include/../include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:CMSIS/Include/../include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:CMSIS/Include/../include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:CMSIS/Include/../include/core_cm4.h **** } xPSR_Type;
 335:CMSIS/Include/../include/core_cm4.h **** 
 336:CMSIS/Include/../include/core_cm4.h **** /* xPSR Register Definitions */
 337:CMSIS/Include/../include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:CMSIS/Include/../include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:CMSIS/Include/../include/core_cm4.h **** 
 340:CMSIS/Include/../include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:CMSIS/Include/../include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:CMSIS/Include/../include/core_cm4.h **** 
 343:CMSIS/Include/../include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:CMSIS/Include/../include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:CMSIS/Include/../include/core_cm4.h **** 
 346:CMSIS/Include/../include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:CMSIS/Include/../include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:CMSIS/Include/../include/core_cm4.h **** 
 349:CMSIS/Include/../include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:CMSIS/Include/../include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:CMSIS/Include/../include/core_cm4.h **** 
 352:CMSIS/Include/../include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:CMSIS/Include/../include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:CMSIS/Include/../include/core_cm4.h **** 
 355:CMSIS/Include/../include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:CMSIS/Include/../include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:CMSIS/Include/../include/core_cm4.h **** 
 358:CMSIS/Include/../include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:CMSIS/Include/../include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:CMSIS/Include/../include/core_cm4.h **** 
 361:CMSIS/Include/../include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:CMSIS/Include/../include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:CMSIS/Include/../include/core_cm4.h **** 
 364:CMSIS/Include/../include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:CMSIS/Include/../include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:CMSIS/Include/../include/core_cm4.h **** 
 367:CMSIS/Include/../include/core_cm4.h **** 
 368:CMSIS/Include/../include/core_cm4.h **** /**
 369:CMSIS/Include/../include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:CMSIS/Include/../include/core_cm4.h ****  */
 371:CMSIS/Include/../include/core_cm4.h **** typedef union
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 8


 372:CMSIS/Include/../include/core_cm4.h **** {
 373:CMSIS/Include/../include/core_cm4.h ****   struct
 374:CMSIS/Include/../include/core_cm4.h ****   {
 375:CMSIS/Include/../include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:CMSIS/Include/../include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:CMSIS/Include/../include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:CMSIS/Include/../include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:CMSIS/Include/../include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:CMSIS/Include/../include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:CMSIS/Include/../include/core_cm4.h **** } CONTROL_Type;
 382:CMSIS/Include/../include/core_cm4.h **** 
 383:CMSIS/Include/../include/core_cm4.h **** /* CONTROL Register Definitions */
 384:CMSIS/Include/../include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:CMSIS/Include/../include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:CMSIS/Include/../include/core_cm4.h **** 
 387:CMSIS/Include/../include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:CMSIS/Include/../include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:CMSIS/Include/../include/core_cm4.h **** 
 390:CMSIS/Include/../include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:CMSIS/Include/../include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:CMSIS/Include/../include/core_cm4.h **** 
 393:CMSIS/Include/../include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:CMSIS/Include/../include/core_cm4.h **** 
 395:CMSIS/Include/../include/core_cm4.h **** 
 396:CMSIS/Include/../include/core_cm4.h **** /**
 397:CMSIS/Include/../include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:CMSIS/Include/../include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:CMSIS/Include/../include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:CMSIS/Include/../include/core_cm4.h ****   @{
 401:CMSIS/Include/../include/core_cm4.h ****  */
 402:CMSIS/Include/../include/core_cm4.h **** 
 403:CMSIS/Include/../include/core_cm4.h **** /**
 404:CMSIS/Include/../include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:CMSIS/Include/../include/core_cm4.h ****  */
 406:CMSIS/Include/../include/core_cm4.h **** typedef struct
 407:CMSIS/Include/../include/core_cm4.h **** {
 408:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:CMSIS/Include/../include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:CMSIS/Include/../include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:CMSIS/Include/../include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:CMSIS/Include/../include/core_cm4.h **** }  NVIC_Type;
 422:CMSIS/Include/../include/core_cm4.h **** 
 423:CMSIS/Include/../include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:CMSIS/Include/../include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:CMSIS/Include/../include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:CMSIS/Include/../include/core_cm4.h **** 
 427:CMSIS/Include/../include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:CMSIS/Include/../include/core_cm4.h **** 
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 9


 429:CMSIS/Include/../include/core_cm4.h **** 
 430:CMSIS/Include/../include/core_cm4.h **** /**
 431:CMSIS/Include/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:CMSIS/Include/../include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:CMSIS/Include/../include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:CMSIS/Include/../include/core_cm4.h ****   @{
 435:CMSIS/Include/../include/core_cm4.h ****  */
 436:CMSIS/Include/../include/core_cm4.h **** 
 437:CMSIS/Include/../include/core_cm4.h **** /**
 438:CMSIS/Include/../include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:CMSIS/Include/../include/core_cm4.h ****  */
 440:CMSIS/Include/../include/core_cm4.h **** typedef struct
 441:CMSIS/Include/../include/core_cm4.h **** {
 442:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:CMSIS/Include/../include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:CMSIS/Include/../include/core_cm4.h **** } SCB_Type;
 464:CMSIS/Include/../include/core_cm4.h **** 
 465:CMSIS/Include/../include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:CMSIS/Include/../include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:CMSIS/Include/../include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:CMSIS/Include/../include/core_cm4.h **** 
 469:CMSIS/Include/../include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:CMSIS/Include/../include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:CMSIS/Include/../include/core_cm4.h **** 
 472:CMSIS/Include/../include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:CMSIS/Include/../include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:CMSIS/Include/../include/core_cm4.h **** 
 475:CMSIS/Include/../include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:CMSIS/Include/../include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:CMSIS/Include/../include/core_cm4.h **** 
 478:CMSIS/Include/../include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:CMSIS/Include/../include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:CMSIS/Include/../include/core_cm4.h **** 
 481:CMSIS/Include/../include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:CMSIS/Include/../include/core_cm4.h **** 
 485:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 10


 486:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:CMSIS/Include/../include/core_cm4.h **** 
 488:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:CMSIS/Include/../include/core_cm4.h **** 
 491:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:CMSIS/Include/../include/core_cm4.h **** 
 494:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:CMSIS/Include/../include/core_cm4.h **** 
 497:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:CMSIS/Include/../include/core_cm4.h **** 
 500:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:CMSIS/Include/../include/core_cm4.h **** 
 503:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:CMSIS/Include/../include/core_cm4.h **** 
 506:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:CMSIS/Include/../include/core_cm4.h **** 
 509:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:CMSIS/Include/../include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:CMSIS/Include/../include/core_cm4.h **** 
 512:CMSIS/Include/../include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:CMSIS/Include/../include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:CMSIS/Include/../include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:CMSIS/Include/../include/core_cm4.h **** 
 516:CMSIS/Include/../include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:CMSIS/Include/../include/core_cm4.h **** 
 520:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:CMSIS/Include/../include/core_cm4.h **** 
 523:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:CMSIS/Include/../include/core_cm4.h **** 
 526:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:CMSIS/Include/../include/core_cm4.h **** 
 529:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:CMSIS/Include/../include/core_cm4.h **** 
 532:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:CMSIS/Include/../include/core_cm4.h **** 
 535:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:CMSIS/Include/../include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:CMSIS/Include/../include/core_cm4.h **** 
 538:CMSIS/Include/../include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:CMSIS/Include/../include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:CMSIS/Include/../include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:CMSIS/Include/../include/core_cm4.h **** 
 542:CMSIS/Include/../include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 11


 543:CMSIS/Include/../include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:CMSIS/Include/../include/core_cm4.h **** 
 545:CMSIS/Include/../include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:CMSIS/Include/../include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:CMSIS/Include/../include/core_cm4.h **** 
 548:CMSIS/Include/../include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:CMSIS/Include/../include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:CMSIS/Include/../include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:CMSIS/Include/../include/core_cm4.h **** 
 552:CMSIS/Include/../include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:CMSIS/Include/../include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:CMSIS/Include/../include/core_cm4.h **** 
 555:CMSIS/Include/../include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:CMSIS/Include/../include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:CMSIS/Include/../include/core_cm4.h **** 
 558:CMSIS/Include/../include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:CMSIS/Include/../include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:CMSIS/Include/../include/core_cm4.h **** 
 561:CMSIS/Include/../include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:CMSIS/Include/../include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:CMSIS/Include/../include/core_cm4.h **** 
 564:CMSIS/Include/../include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:CMSIS/Include/../include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:CMSIS/Include/../include/core_cm4.h **** 
 567:CMSIS/Include/../include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:CMSIS/Include/../include/core_cm4.h **** 
 571:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:CMSIS/Include/../include/core_cm4.h **** 
 574:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:CMSIS/Include/../include/core_cm4.h **** 
 577:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:CMSIS/Include/../include/core_cm4.h **** 
 580:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:CMSIS/Include/../include/core_cm4.h **** 
 583:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:CMSIS/Include/../include/core_cm4.h **** 
 586:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:CMSIS/Include/../include/core_cm4.h **** 
 589:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:CMSIS/Include/../include/core_cm4.h **** 
 592:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:CMSIS/Include/../include/core_cm4.h **** 
 595:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:CMSIS/Include/../include/core_cm4.h **** 
 598:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 12


 600:CMSIS/Include/../include/core_cm4.h **** 
 601:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:CMSIS/Include/../include/core_cm4.h **** 
 604:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:CMSIS/Include/../include/core_cm4.h **** 
 607:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:CMSIS/Include/../include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:CMSIS/Include/../include/core_cm4.h **** 
 610:CMSIS/Include/../include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:CMSIS/Include/../include/core_cm4.h **** 
 614:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:CMSIS/Include/../include/core_cm4.h **** 
 617:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:CMSIS/Include/../include/core_cm4.h **** 
 620:CMSIS/Include/../include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:CMSIS/Include/../include/core_cm4.h **** 
 624:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:CMSIS/Include/../include/core_cm4.h **** 
 627:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:CMSIS/Include/../include/core_cm4.h **** 
 630:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:CMSIS/Include/../include/core_cm4.h **** 
 633:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:CMSIS/Include/../include/core_cm4.h **** 
 636:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:CMSIS/Include/../include/core_cm4.h **** 
 639:CMSIS/Include/../include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:CMSIS/Include/../include/core_cm4.h **** 
 643:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:CMSIS/Include/../include/core_cm4.h **** 
 646:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:CMSIS/Include/../include/core_cm4.h **** 
 649:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:CMSIS/Include/../include/core_cm4.h **** 
 652:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:CMSIS/Include/../include/core_cm4.h **** 
 655:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 13


 657:CMSIS/Include/../include/core_cm4.h **** 
 658:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:CMSIS/Include/../include/core_cm4.h **** 
 661:CMSIS/Include/../include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:CMSIS/Include/../include/core_cm4.h **** 
 665:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:CMSIS/Include/../include/core_cm4.h **** 
 668:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:CMSIS/Include/../include/core_cm4.h **** 
 671:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:CMSIS/Include/../include/core_cm4.h **** 
 674:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:CMSIS/Include/../include/core_cm4.h **** 
 677:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:CMSIS/Include/../include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:CMSIS/Include/../include/core_cm4.h **** 
 680:CMSIS/Include/../include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:CMSIS/Include/../include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:CMSIS/Include/../include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:CMSIS/Include/../include/core_cm4.h **** 
 684:CMSIS/Include/../include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:CMSIS/Include/../include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:CMSIS/Include/../include/core_cm4.h **** 
 687:CMSIS/Include/../include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:CMSIS/Include/../include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:CMSIS/Include/../include/core_cm4.h **** 
 690:CMSIS/Include/../include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:CMSIS/Include/../include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:CMSIS/Include/../include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:CMSIS/Include/../include/core_cm4.h **** 
 694:CMSIS/Include/../include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:CMSIS/Include/../include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:CMSIS/Include/../include/core_cm4.h **** 
 697:CMSIS/Include/../include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:CMSIS/Include/../include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:CMSIS/Include/../include/core_cm4.h **** 
 700:CMSIS/Include/../include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:CMSIS/Include/../include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:CMSIS/Include/../include/core_cm4.h **** 
 703:CMSIS/Include/../include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:CMSIS/Include/../include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:CMSIS/Include/../include/core_cm4.h **** 
 706:CMSIS/Include/../include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:CMSIS/Include/../include/core_cm4.h **** 
 708:CMSIS/Include/../include/core_cm4.h **** 
 709:CMSIS/Include/../include/core_cm4.h **** /**
 710:CMSIS/Include/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:CMSIS/Include/../include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:CMSIS/Include/../include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:CMSIS/Include/../include/core_cm4.h ****   @{
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 14


 714:CMSIS/Include/../include/core_cm4.h ****  */
 715:CMSIS/Include/../include/core_cm4.h **** 
 716:CMSIS/Include/../include/core_cm4.h **** /**
 717:CMSIS/Include/../include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:CMSIS/Include/../include/core_cm4.h ****  */
 719:CMSIS/Include/../include/core_cm4.h **** typedef struct
 720:CMSIS/Include/../include/core_cm4.h **** {
 721:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:CMSIS/Include/../include/core_cm4.h **** } SCnSCB_Type;
 725:CMSIS/Include/../include/core_cm4.h **** 
 726:CMSIS/Include/../include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:CMSIS/Include/../include/core_cm4.h **** 
 730:CMSIS/Include/../include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:CMSIS/Include/../include/core_cm4.h **** 
 734:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:CMSIS/Include/../include/core_cm4.h **** 
 737:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:CMSIS/Include/../include/core_cm4.h **** 
 740:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:CMSIS/Include/../include/core_cm4.h **** 
 743:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:CMSIS/Include/../include/core_cm4.h **** 
 746:CMSIS/Include/../include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:CMSIS/Include/../include/core_cm4.h **** 
 748:CMSIS/Include/../include/core_cm4.h **** 
 749:CMSIS/Include/../include/core_cm4.h **** /**
 750:CMSIS/Include/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:CMSIS/Include/../include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:CMSIS/Include/../include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:CMSIS/Include/../include/core_cm4.h ****   @{
 754:CMSIS/Include/../include/core_cm4.h ****  */
 755:CMSIS/Include/../include/core_cm4.h **** 
 756:CMSIS/Include/../include/core_cm4.h **** /**
 757:CMSIS/Include/../include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:CMSIS/Include/../include/core_cm4.h ****  */
 759:CMSIS/Include/../include/core_cm4.h **** typedef struct
 760:CMSIS/Include/../include/core_cm4.h **** {
 761:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:CMSIS/Include/../include/core_cm4.h **** } SysTick_Type;
 766:CMSIS/Include/../include/core_cm4.h **** 
 767:CMSIS/Include/../include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:CMSIS/Include/../include/core_cm4.h **** 
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 15


 771:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:CMSIS/Include/../include/core_cm4.h **** 
 774:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:CMSIS/Include/../include/core_cm4.h **** 
 777:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:CMSIS/Include/../include/core_cm4.h **** 
 780:CMSIS/Include/../include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:CMSIS/Include/../include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:CMSIS/Include/../include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:CMSIS/Include/../include/core_cm4.h **** 
 784:CMSIS/Include/../include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:CMSIS/Include/../include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:CMSIS/Include/../include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:CMSIS/Include/../include/core_cm4.h **** 
 788:CMSIS/Include/../include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:CMSIS/Include/../include/core_cm4.h **** 
 792:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:CMSIS/Include/../include/core_cm4.h **** 
 795:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:CMSIS/Include/../include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:CMSIS/Include/../include/core_cm4.h **** 
 798:CMSIS/Include/../include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:CMSIS/Include/../include/core_cm4.h **** 
 800:CMSIS/Include/../include/core_cm4.h **** 
 801:CMSIS/Include/../include/core_cm4.h **** /**
 802:CMSIS/Include/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:CMSIS/Include/../include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:CMSIS/Include/../include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:CMSIS/Include/../include/core_cm4.h ****   @{
 806:CMSIS/Include/../include/core_cm4.h ****  */
 807:CMSIS/Include/../include/core_cm4.h **** 
 808:CMSIS/Include/../include/core_cm4.h **** /**
 809:CMSIS/Include/../include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:CMSIS/Include/../include/core_cm4.h ****  */
 811:CMSIS/Include/../include/core_cm4.h **** typedef struct
 812:CMSIS/Include/../include/core_cm4.h **** {
 813:CMSIS/Include/../include/core_cm4.h ****   __OM  union
 814:CMSIS/Include/../include/core_cm4.h ****   {
 815:CMSIS/Include/../include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:CMSIS/Include/../include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:CMSIS/Include/../include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:CMSIS/Include/../include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:CMSIS/Include/../include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 16


 828:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:CMSIS/Include/../include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:CMSIS/Include/../include/core_cm4.h **** } ITM_Type;
 846:CMSIS/Include/../include/core_cm4.h **** 
 847:CMSIS/Include/../include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:CMSIS/Include/../include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:CMSIS/Include/../include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:CMSIS/Include/../include/core_cm4.h **** 
 851:CMSIS/Include/../include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:CMSIS/Include/../include/core_cm4.h **** 
 855:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:CMSIS/Include/../include/core_cm4.h **** 
 858:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:CMSIS/Include/../include/core_cm4.h **** 
 861:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:CMSIS/Include/../include/core_cm4.h **** 
 864:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:CMSIS/Include/../include/core_cm4.h **** 
 867:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:CMSIS/Include/../include/core_cm4.h **** 
 870:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:CMSIS/Include/../include/core_cm4.h **** 
 873:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:CMSIS/Include/../include/core_cm4.h **** 
 876:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:CMSIS/Include/../include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:CMSIS/Include/../include/core_cm4.h **** 
 879:CMSIS/Include/../include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:CMSIS/Include/../include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:CMSIS/Include/../include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:CMSIS/Include/../include/core_cm4.h **** 
 883:CMSIS/Include/../include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:CMSIS/Include/../include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 17


 885:CMSIS/Include/../include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:CMSIS/Include/../include/core_cm4.h **** 
 887:CMSIS/Include/../include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:CMSIS/Include/../include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:CMSIS/Include/../include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:CMSIS/Include/../include/core_cm4.h **** 
 891:CMSIS/Include/../include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:CMSIS/Include/../include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:CMSIS/Include/../include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:CMSIS/Include/../include/core_cm4.h **** 
 895:CMSIS/Include/../include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:CMSIS/Include/../include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:CMSIS/Include/../include/core_cm4.h **** 
 898:CMSIS/Include/../include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:CMSIS/Include/../include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:CMSIS/Include/../include/core_cm4.h **** 
 901:CMSIS/Include/../include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:CMSIS/Include/../include/core_cm4.h **** 
 903:CMSIS/Include/../include/core_cm4.h **** 
 904:CMSIS/Include/../include/core_cm4.h **** /**
 905:CMSIS/Include/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:CMSIS/Include/../include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:CMSIS/Include/../include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:CMSIS/Include/../include/core_cm4.h ****   @{
 909:CMSIS/Include/../include/core_cm4.h ****  */
 910:CMSIS/Include/../include/core_cm4.h **** 
 911:CMSIS/Include/../include/core_cm4.h **** /**
 912:CMSIS/Include/../include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:CMSIS/Include/../include/core_cm4.h ****  */
 914:CMSIS/Include/../include/core_cm4.h **** typedef struct
 915:CMSIS/Include/../include/core_cm4.h **** {
 916:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:CMSIS/Include/../include/core_cm4.h **** } DWT_Type;
 940:CMSIS/Include/../include/core_cm4.h **** 
 941:CMSIS/Include/../include/core_cm4.h **** /* DWT Control Register Definitions */
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 18


 942:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:CMSIS/Include/../include/core_cm4.h **** 
 945:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:CMSIS/Include/../include/core_cm4.h **** 
 948:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:CMSIS/Include/../include/core_cm4.h **** 
 951:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:CMSIS/Include/../include/core_cm4.h **** 
 954:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:CMSIS/Include/../include/core_cm4.h **** 
 957:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:CMSIS/Include/../include/core_cm4.h **** 
 960:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:CMSIS/Include/../include/core_cm4.h **** 
 963:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:CMSIS/Include/../include/core_cm4.h **** 
 966:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:CMSIS/Include/../include/core_cm4.h **** 
 969:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:CMSIS/Include/../include/core_cm4.h **** 
 972:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:CMSIS/Include/../include/core_cm4.h **** 
 975:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:CMSIS/Include/../include/core_cm4.h **** 
 978:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:CMSIS/Include/../include/core_cm4.h **** 
 981:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:CMSIS/Include/../include/core_cm4.h **** 
 984:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:CMSIS/Include/../include/core_cm4.h **** 
 987:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:CMSIS/Include/../include/core_cm4.h **** 
 990:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:CMSIS/Include/../include/core_cm4.h **** 
 993:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:CMSIS/Include/../include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:CMSIS/Include/../include/core_cm4.h **** 
 996:CMSIS/Include/../include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:CMSIS/Include/../include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:CMSIS/Include/../include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 19


 999:CMSIS/Include/../include/core_cm4.h **** 
1000:CMSIS/Include/../include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:CMSIS/Include/../include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:CMSIS/Include/../include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:CMSIS/Include/../include/core_cm4.h **** 
1004:CMSIS/Include/../include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:CMSIS/Include/../include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:CMSIS/Include/../include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:CMSIS/Include/../include/core_cm4.h **** 
1008:CMSIS/Include/../include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:CMSIS/Include/../include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:CMSIS/Include/../include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:CMSIS/Include/../include/core_cm4.h **** 
1012:CMSIS/Include/../include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:CMSIS/Include/../include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:CMSIS/Include/../include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:CMSIS/Include/../include/core_cm4.h **** 
1016:CMSIS/Include/../include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:CMSIS/Include/../include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:CMSIS/Include/../include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:CMSIS/Include/../include/core_cm4.h **** 
1020:CMSIS/Include/../include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:CMSIS/Include/../include/core_cm4.h **** 
1024:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:CMSIS/Include/../include/core_cm4.h **** 
1027:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:CMSIS/Include/../include/core_cm4.h **** 
1030:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:CMSIS/Include/../include/core_cm4.h **** 
1033:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:CMSIS/Include/../include/core_cm4.h **** 
1036:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:CMSIS/Include/../include/core_cm4.h **** 
1039:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:CMSIS/Include/../include/core_cm4.h **** 
1042:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:CMSIS/Include/../include/core_cm4.h **** 
1045:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:CMSIS/Include/../include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:CMSIS/Include/../include/core_cm4.h **** 
1048:CMSIS/Include/../include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:CMSIS/Include/../include/core_cm4.h **** 
1050:CMSIS/Include/../include/core_cm4.h **** 
1051:CMSIS/Include/../include/core_cm4.h **** /**
1052:CMSIS/Include/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:CMSIS/Include/../include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:CMSIS/Include/../include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:CMSIS/Include/../include/core_cm4.h ****   @{
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 20


1056:CMSIS/Include/../include/core_cm4.h ****  */
1057:CMSIS/Include/../include/core_cm4.h **** 
1058:CMSIS/Include/../include/core_cm4.h **** /**
1059:CMSIS/Include/../include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:CMSIS/Include/../include/core_cm4.h ****  */
1061:CMSIS/Include/../include/core_cm4.h **** typedef struct
1062:CMSIS/Include/../include/core_cm4.h **** {
1063:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:CMSIS/Include/../include/core_cm4.h **** } TPI_Type;
1088:CMSIS/Include/../include/core_cm4.h **** 
1089:CMSIS/Include/../include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:CMSIS/Include/../include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:CMSIS/Include/../include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:CMSIS/Include/../include/core_cm4.h **** 
1093:CMSIS/Include/../include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:CMSIS/Include/../include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:CMSIS/Include/../include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:CMSIS/Include/../include/core_cm4.h **** 
1097:CMSIS/Include/../include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:CMSIS/Include/../include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:CMSIS/Include/../include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:CMSIS/Include/../include/core_cm4.h **** 
1101:CMSIS/Include/../include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:CMSIS/Include/../include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:CMSIS/Include/../include/core_cm4.h **** 
1104:CMSIS/Include/../include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:CMSIS/Include/../include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:CMSIS/Include/../include/core_cm4.h **** 
1107:CMSIS/Include/../include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:CMSIS/Include/../include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:CMSIS/Include/../include/core_cm4.h **** 
1110:CMSIS/Include/../include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:CMSIS/Include/../include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:CMSIS/Include/../include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 21


1113:CMSIS/Include/../include/core_cm4.h **** 
1114:CMSIS/Include/../include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:CMSIS/Include/../include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:CMSIS/Include/../include/core_cm4.h **** 
1117:CMSIS/Include/../include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:CMSIS/Include/../include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:CMSIS/Include/../include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:CMSIS/Include/../include/core_cm4.h **** 
1121:CMSIS/Include/../include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:CMSIS/Include/../include/core_cm4.h **** 
1125:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:CMSIS/Include/../include/core_cm4.h **** 
1128:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:CMSIS/Include/../include/core_cm4.h **** 
1131:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:CMSIS/Include/../include/core_cm4.h **** 
1134:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:CMSIS/Include/../include/core_cm4.h **** 
1137:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:CMSIS/Include/../include/core_cm4.h **** 
1140:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:CMSIS/Include/../include/core_cm4.h **** 
1143:CMSIS/Include/../include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:CMSIS/Include/../include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:CMSIS/Include/../include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:CMSIS/Include/../include/core_cm4.h **** 
1147:CMSIS/Include/../include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:CMSIS/Include/../include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:CMSIS/Include/../include/core_cm4.h **** 
1150:CMSIS/Include/../include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:CMSIS/Include/../include/core_cm4.h **** 
1154:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:CMSIS/Include/../include/core_cm4.h **** 
1157:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:CMSIS/Include/../include/core_cm4.h **** 
1160:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:CMSIS/Include/../include/core_cm4.h **** 
1163:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:CMSIS/Include/../include/core_cm4.h **** 
1166:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:CMSIS/Include/../include/core_cm4.h **** 
1169:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 22


1170:CMSIS/Include/../include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:CMSIS/Include/../include/core_cm4.h **** 
1172:CMSIS/Include/../include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:CMSIS/Include/../include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:CMSIS/Include/../include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:CMSIS/Include/../include/core_cm4.h **** 
1176:CMSIS/Include/../include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:CMSIS/Include/../include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:CMSIS/Include/../include/core_cm4.h **** 
1179:CMSIS/Include/../include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:CMSIS/Include/../include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:CMSIS/Include/../include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:CMSIS/Include/../include/core_cm4.h **** 
1183:CMSIS/Include/../include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:CMSIS/Include/../include/core_cm4.h **** 
1187:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:CMSIS/Include/../include/core_cm4.h **** 
1190:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:CMSIS/Include/../include/core_cm4.h **** 
1193:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:CMSIS/Include/../include/core_cm4.h **** 
1196:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:CMSIS/Include/../include/core_cm4.h **** 
1199:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:CMSIS/Include/../include/core_cm4.h **** 
1202:CMSIS/Include/../include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:CMSIS/Include/../include/core_cm4.h **** 
1206:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:CMSIS/Include/../include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:CMSIS/Include/../include/core_cm4.h **** 
1209:CMSIS/Include/../include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:CMSIS/Include/../include/core_cm4.h **** 
1211:CMSIS/Include/../include/core_cm4.h **** 
1212:CMSIS/Include/../include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:CMSIS/Include/../include/core_cm4.h **** /**
1214:CMSIS/Include/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:CMSIS/Include/../include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:CMSIS/Include/../include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:CMSIS/Include/../include/core_cm4.h ****   @{
1218:CMSIS/Include/../include/core_cm4.h ****  */
1219:CMSIS/Include/../include/core_cm4.h **** 
1220:CMSIS/Include/../include/core_cm4.h **** /**
1221:CMSIS/Include/../include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:CMSIS/Include/../include/core_cm4.h ****  */
1223:CMSIS/Include/../include/core_cm4.h **** typedef struct
1224:CMSIS/Include/../include/core_cm4.h **** {
1225:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 23


1227:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:CMSIS/Include/../include/core_cm4.h **** } MPU_Type;
1237:CMSIS/Include/../include/core_cm4.h **** 
1238:CMSIS/Include/../include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:CMSIS/Include/../include/core_cm4.h **** 
1240:CMSIS/Include/../include/core_cm4.h **** /* MPU Type Register Definitions */
1241:CMSIS/Include/../include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:CMSIS/Include/../include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:CMSIS/Include/../include/core_cm4.h **** 
1244:CMSIS/Include/../include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:CMSIS/Include/../include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:CMSIS/Include/../include/core_cm4.h **** 
1247:CMSIS/Include/../include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:CMSIS/Include/../include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:CMSIS/Include/../include/core_cm4.h **** 
1250:CMSIS/Include/../include/core_cm4.h **** /* MPU Control Register Definitions */
1251:CMSIS/Include/../include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:CMSIS/Include/../include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:CMSIS/Include/../include/core_cm4.h **** 
1254:CMSIS/Include/../include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:CMSIS/Include/../include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:CMSIS/Include/../include/core_cm4.h **** 
1257:CMSIS/Include/../include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:CMSIS/Include/../include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:CMSIS/Include/../include/core_cm4.h **** 
1260:CMSIS/Include/../include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:CMSIS/Include/../include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:CMSIS/Include/../include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:CMSIS/Include/../include/core_cm4.h **** 
1264:CMSIS/Include/../include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:CMSIS/Include/../include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:CMSIS/Include/../include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:CMSIS/Include/../include/core_cm4.h **** 
1268:CMSIS/Include/../include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:CMSIS/Include/../include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:CMSIS/Include/../include/core_cm4.h **** 
1271:CMSIS/Include/../include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:CMSIS/Include/../include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:CMSIS/Include/../include/core_cm4.h **** 
1274:CMSIS/Include/../include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:CMSIS/Include/../include/core_cm4.h **** 
1278:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:CMSIS/Include/../include/core_cm4.h **** 
1281:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:CMSIS/Include/../include/core_cm4.h **** 
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 24


1284:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:CMSIS/Include/../include/core_cm4.h **** 
1287:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:CMSIS/Include/../include/core_cm4.h **** 
1290:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:CMSIS/Include/../include/core_cm4.h **** 
1293:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:CMSIS/Include/../include/core_cm4.h **** 
1296:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:CMSIS/Include/../include/core_cm4.h **** 
1299:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:CMSIS/Include/../include/core_cm4.h **** 
1302:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:CMSIS/Include/../include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:CMSIS/Include/../include/core_cm4.h **** 
1305:CMSIS/Include/../include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:CMSIS/Include/../include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:CMSIS/Include/../include/core_cm4.h **** 
1308:CMSIS/Include/../include/core_cm4.h **** 
1309:CMSIS/Include/../include/core_cm4.h **** /**
1310:CMSIS/Include/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:CMSIS/Include/../include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:CMSIS/Include/../include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:CMSIS/Include/../include/core_cm4.h ****   @{
1314:CMSIS/Include/../include/core_cm4.h ****  */
1315:CMSIS/Include/../include/core_cm4.h **** 
1316:CMSIS/Include/../include/core_cm4.h **** /**
1317:CMSIS/Include/../include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:CMSIS/Include/../include/core_cm4.h ****  */
1319:CMSIS/Include/../include/core_cm4.h **** typedef struct
1320:CMSIS/Include/../include/core_cm4.h **** {
1321:CMSIS/Include/../include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:CMSIS/Include/../include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:CMSIS/Include/../include/core_cm4.h **** } FPU_Type;
1328:CMSIS/Include/../include/core_cm4.h **** 
1329:CMSIS/Include/../include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:CMSIS/Include/../include/core_cm4.h **** 
1333:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:CMSIS/Include/../include/core_cm4.h **** 
1336:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:CMSIS/Include/../include/core_cm4.h **** 
1339:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 25


1341:CMSIS/Include/../include/core_cm4.h **** 
1342:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:CMSIS/Include/../include/core_cm4.h **** 
1345:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:CMSIS/Include/../include/core_cm4.h **** 
1348:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:CMSIS/Include/../include/core_cm4.h **** 
1351:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:CMSIS/Include/../include/core_cm4.h **** 
1354:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:CMSIS/Include/../include/core_cm4.h **** 
1357:CMSIS/Include/../include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:CMSIS/Include/../include/core_cm4.h **** 
1361:CMSIS/Include/../include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:CMSIS/Include/../include/core_cm4.h **** 
1365:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:CMSIS/Include/../include/core_cm4.h **** 
1368:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:CMSIS/Include/../include/core_cm4.h **** 
1371:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:CMSIS/Include/../include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:CMSIS/Include/../include/core_cm4.h **** 
1374:CMSIS/Include/../include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:CMSIS/Include/../include/core_cm4.h **** 
1378:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:CMSIS/Include/../include/core_cm4.h **** 
1381:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:CMSIS/Include/../include/core_cm4.h **** 
1384:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:CMSIS/Include/../include/core_cm4.h **** 
1387:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:CMSIS/Include/../include/core_cm4.h **** 
1390:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:CMSIS/Include/../include/core_cm4.h **** 
1393:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:CMSIS/Include/../include/core_cm4.h **** 
1396:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 26


1398:CMSIS/Include/../include/core_cm4.h **** 
1399:CMSIS/Include/../include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:CMSIS/Include/../include/core_cm4.h **** 
1403:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:CMSIS/Include/../include/core_cm4.h **** 
1406:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:CMSIS/Include/../include/core_cm4.h **** 
1409:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:CMSIS/Include/../include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:CMSIS/Include/../include/core_cm4.h **** 
1412:CMSIS/Include/../include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:CMSIS/Include/../include/core_cm4.h **** 
1414:CMSIS/Include/../include/core_cm4.h **** 
1415:CMSIS/Include/../include/core_cm4.h **** /**
1416:CMSIS/Include/../include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:CMSIS/Include/../include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:CMSIS/Include/../include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:CMSIS/Include/../include/core_cm4.h ****   @{
1420:CMSIS/Include/../include/core_cm4.h ****  */
1421:CMSIS/Include/../include/core_cm4.h **** 
1422:CMSIS/Include/../include/core_cm4.h **** /**
1423:CMSIS/Include/../include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:CMSIS/Include/../include/core_cm4.h ****  */
1425:CMSIS/Include/../include/core_cm4.h **** typedef struct
1426:CMSIS/Include/../include/core_cm4.h **** {
1427:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:CMSIS/Include/../include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:CMSIS/Include/../include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:CMSIS/Include/../include/core_cm4.h **** } CoreDebug_Type;
1432:CMSIS/Include/../include/core_cm4.h **** 
1433:CMSIS/Include/../include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:CMSIS/Include/../include/core_cm4.h **** 
1437:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:CMSIS/Include/../include/core_cm4.h **** 
1440:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:CMSIS/Include/../include/core_cm4.h **** 
1443:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:CMSIS/Include/../include/core_cm4.h **** 
1446:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:CMSIS/Include/../include/core_cm4.h **** 
1449:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:CMSIS/Include/../include/core_cm4.h **** 
1452:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:CMSIS/Include/../include/core_cm4.h **** 
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 27


1455:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:CMSIS/Include/../include/core_cm4.h **** 
1458:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:CMSIS/Include/../include/core_cm4.h **** 
1461:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:CMSIS/Include/../include/core_cm4.h **** 
1464:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:CMSIS/Include/../include/core_cm4.h **** 
1467:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:CMSIS/Include/../include/core_cm4.h **** 
1470:CMSIS/Include/../include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:CMSIS/Include/../include/core_cm4.h **** 
1474:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:CMSIS/Include/../include/core_cm4.h **** 
1477:CMSIS/Include/../include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:CMSIS/Include/../include/core_cm4.h **** 
1481:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:CMSIS/Include/../include/core_cm4.h **** 
1484:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:CMSIS/Include/../include/core_cm4.h **** 
1487:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:CMSIS/Include/../include/core_cm4.h **** 
1490:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:CMSIS/Include/../include/core_cm4.h **** 
1493:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:CMSIS/Include/../include/core_cm4.h **** 
1496:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:CMSIS/Include/../include/core_cm4.h **** 
1499:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:CMSIS/Include/../include/core_cm4.h **** 
1502:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:CMSIS/Include/../include/core_cm4.h **** 
1505:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:CMSIS/Include/../include/core_cm4.h **** 
1508:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:CMSIS/Include/../include/core_cm4.h **** 
1511:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 28


1512:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:CMSIS/Include/../include/core_cm4.h **** 
1514:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:CMSIS/Include/../include/core_cm4.h **** 
1517:CMSIS/Include/../include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:CMSIS/Include/../include/core_cm4.h **** 
1519:CMSIS/Include/../include/core_cm4.h **** 
1520:CMSIS/Include/../include/core_cm4.h **** /**
1521:CMSIS/Include/../include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:CMSIS/Include/../include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:CMSIS/Include/../include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:CMSIS/Include/../include/core_cm4.h ****   @{
1525:CMSIS/Include/../include/core_cm4.h ****  */
1526:CMSIS/Include/../include/core_cm4.h **** 
1527:CMSIS/Include/../include/core_cm4.h **** /**
1528:CMSIS/Include/../include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:CMSIS/Include/../include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:CMSIS/Include/../include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:CMSIS/Include/../include/core_cm4.h ****   \return           Masked and shifted value.
1532:CMSIS/Include/../include/core_cm4.h **** */
1533:CMSIS/Include/../include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:CMSIS/Include/../include/core_cm4.h **** 
1535:CMSIS/Include/../include/core_cm4.h **** /**
1536:CMSIS/Include/../include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:CMSIS/Include/../include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:CMSIS/Include/../include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:CMSIS/Include/../include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:CMSIS/Include/../include/core_cm4.h **** */
1541:CMSIS/Include/../include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:CMSIS/Include/../include/core_cm4.h **** 
1543:CMSIS/Include/../include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:CMSIS/Include/../include/core_cm4.h **** 
1545:CMSIS/Include/../include/core_cm4.h **** 
1546:CMSIS/Include/../include/core_cm4.h **** /**
1547:CMSIS/Include/../include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:CMSIS/Include/../include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:CMSIS/Include/../include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:CMSIS/Include/../include/core_cm4.h ****   @{
1551:CMSIS/Include/../include/core_cm4.h ****  */
1552:CMSIS/Include/../include/core_cm4.h **** 
1553:CMSIS/Include/../include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:CMSIS/Include/../include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:CMSIS/Include/../include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:CMSIS/Include/../include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:CMSIS/Include/../include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:CMSIS/Include/../include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:CMSIS/Include/../include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:CMSIS/Include/../include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:CMSIS/Include/../include/core_cm4.h **** 
1563:CMSIS/Include/../include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:CMSIS/Include/../include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:CMSIS/Include/../include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:CMSIS/Include/../include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:CMSIS/Include/../include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:CMSIS/Include/../include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 29


1569:CMSIS/Include/../include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:CMSIS/Include/../include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:CMSIS/Include/../include/core_cm4.h **** 
1572:CMSIS/Include/../include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:CMSIS/Include/../include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:CMSIS/Include/../include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:CMSIS/Include/../include/core_cm4.h **** #endif
1576:CMSIS/Include/../include/core_cm4.h **** 
1577:CMSIS/Include/../include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:CMSIS/Include/../include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:CMSIS/Include/../include/core_cm4.h **** 
1580:CMSIS/Include/../include/core_cm4.h **** /*@} */
1581:CMSIS/Include/../include/core_cm4.h **** 
1582:CMSIS/Include/../include/core_cm4.h **** 
1583:CMSIS/Include/../include/core_cm4.h **** 
1584:CMSIS/Include/../include/core_cm4.h **** /*******************************************************************************
1585:CMSIS/Include/../include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:CMSIS/Include/../include/core_cm4.h ****   Core Function Interface contains:
1587:CMSIS/Include/../include/core_cm4.h ****   - Core NVIC Functions
1588:CMSIS/Include/../include/core_cm4.h ****   - Core SysTick Functions
1589:CMSIS/Include/../include/core_cm4.h ****   - Core Debug Functions
1590:CMSIS/Include/../include/core_cm4.h ****   - Core Register Access Functions
1591:CMSIS/Include/../include/core_cm4.h ****  ******************************************************************************/
1592:CMSIS/Include/../include/core_cm4.h **** /**
1593:CMSIS/Include/../include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:CMSIS/Include/../include/core_cm4.h **** */
1595:CMSIS/Include/../include/core_cm4.h **** 
1596:CMSIS/Include/../include/core_cm4.h **** 
1597:CMSIS/Include/../include/core_cm4.h **** 
1598:CMSIS/Include/../include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:CMSIS/Include/../include/core_cm4.h **** /**
1600:CMSIS/Include/../include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:CMSIS/Include/../include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:CMSIS/Include/../include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:CMSIS/Include/../include/core_cm4.h ****   @{
1604:CMSIS/Include/../include/core_cm4.h ****  */
1605:CMSIS/Include/../include/core_cm4.h **** 
1606:CMSIS/Include/../include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:CMSIS/Include/../include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:CMSIS/Include/../include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:CMSIS/Include/../include/core_cm4.h ****   #endif
1610:CMSIS/Include/../include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:CMSIS/Include/../include/core_cm4.h **** #else
1612:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:CMSIS/Include/../include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:CMSIS/Include/../include/core_cm4.h **** 
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 30


1626:CMSIS/Include/../include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:CMSIS/Include/../include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:CMSIS/Include/../include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:CMSIS/Include/../include/core_cm4.h ****   #endif
1630:CMSIS/Include/../include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:CMSIS/Include/../include/core_cm4.h **** #else
1632:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:CMSIS/Include/../include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:CMSIS/Include/../include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:CMSIS/Include/../include/core_cm4.h **** 
1636:CMSIS/Include/../include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:CMSIS/Include/../include/core_cm4.h **** 
1638:CMSIS/Include/../include/core_cm4.h **** 
1639:CMSIS/Include/../include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:CMSIS/Include/../include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:CMSIS/Include/../include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:CMSIS/Include/../include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:CMSIS/Include/../include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:CMSIS/Include/../include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:CMSIS/Include/../include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:CMSIS/Include/../include/core_cm4.h **** 
1647:CMSIS/Include/../include/core_cm4.h **** 
1648:CMSIS/Include/../include/core_cm4.h **** /**
1649:CMSIS/Include/../include/core_cm4.h ****   \brief   Set Priority Grouping
1650:CMSIS/Include/../include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:CMSIS/Include/../include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:CMSIS/Include/../include/core_cm4.h ****            Only values from 0..7 are used.
1653:CMSIS/Include/../include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:CMSIS/Include/../include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:CMSIS/Include/../include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:CMSIS/Include/../include/core_cm4.h ****  */
1657:CMSIS/Include/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:CMSIS/Include/../include/core_cm4.h **** {
1659:CMSIS/Include/../include/core_cm4.h ****   uint32_t reg_value;
1660:CMSIS/Include/../include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:CMSIS/Include/../include/core_cm4.h **** 
1662:CMSIS/Include/../include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:CMSIS/Include/../include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:CMSIS/Include/../include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:CMSIS/Include/../include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:CMSIS/Include/../include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:CMSIS/Include/../include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:CMSIS/Include/../include/core_cm4.h **** }
1669:CMSIS/Include/../include/core_cm4.h **** 
1670:CMSIS/Include/../include/core_cm4.h **** 
1671:CMSIS/Include/../include/core_cm4.h **** /**
1672:CMSIS/Include/../include/core_cm4.h ****   \brief   Get Priority Grouping
1673:CMSIS/Include/../include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:CMSIS/Include/../include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:CMSIS/Include/../include/core_cm4.h ****  */
1676:CMSIS/Include/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:CMSIS/Include/../include/core_cm4.h **** {
1678:CMSIS/Include/../include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:CMSIS/Include/../include/core_cm4.h **** }
1680:CMSIS/Include/../include/core_cm4.h **** 
1681:CMSIS/Include/../include/core_cm4.h **** 
1682:CMSIS/Include/../include/core_cm4.h **** /**
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 31


1683:CMSIS/Include/../include/core_cm4.h ****   \brief   Enable Interrupt
1684:CMSIS/Include/../include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:CMSIS/Include/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:CMSIS/Include/../include/core_cm4.h ****   \note    IRQn must not be negative.
1687:CMSIS/Include/../include/core_cm4.h ****  */
1688:CMSIS/Include/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:CMSIS/Include/../include/core_cm4.h **** {
1690:CMSIS/Include/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:CMSIS/Include/../include/core_cm4.h ****   {
1692:CMSIS/Include/../include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:CMSIS/Include/../include/core_cm4.h ****   }
1694:CMSIS/Include/../include/core_cm4.h **** }
1695:CMSIS/Include/../include/core_cm4.h **** 
1696:CMSIS/Include/../include/core_cm4.h **** 
1697:CMSIS/Include/../include/core_cm4.h **** /**
1698:CMSIS/Include/../include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:CMSIS/Include/../include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:CMSIS/Include/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:CMSIS/Include/../include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:CMSIS/Include/../include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:CMSIS/Include/../include/core_cm4.h ****   \note    IRQn must not be negative.
1704:CMSIS/Include/../include/core_cm4.h ****  */
1705:CMSIS/Include/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:CMSIS/Include/../include/core_cm4.h **** {
1707:CMSIS/Include/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:CMSIS/Include/../include/core_cm4.h ****   {
1709:CMSIS/Include/../include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:CMSIS/Include/../include/core_cm4.h ****   }
1711:CMSIS/Include/../include/core_cm4.h ****   else
1712:CMSIS/Include/../include/core_cm4.h ****   {
1713:CMSIS/Include/../include/core_cm4.h ****     return(0U);
1714:CMSIS/Include/../include/core_cm4.h ****   }
1715:CMSIS/Include/../include/core_cm4.h **** }
1716:CMSIS/Include/../include/core_cm4.h **** 
1717:CMSIS/Include/../include/core_cm4.h **** 
1718:CMSIS/Include/../include/core_cm4.h **** /**
1719:CMSIS/Include/../include/core_cm4.h ****   \brief   Disable Interrupt
1720:CMSIS/Include/../include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:CMSIS/Include/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:CMSIS/Include/../include/core_cm4.h ****   \note    IRQn must not be negative.
1723:CMSIS/Include/../include/core_cm4.h ****  */
1724:CMSIS/Include/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:CMSIS/Include/../include/core_cm4.h **** {
1726:CMSIS/Include/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:CMSIS/Include/../include/core_cm4.h ****   {
1728:CMSIS/Include/../include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:CMSIS/Include/../include/core_cm4.h ****     __DSB();
1730:CMSIS/Include/../include/core_cm4.h ****     __ISB();
1731:CMSIS/Include/../include/core_cm4.h ****   }
1732:CMSIS/Include/../include/core_cm4.h **** }
1733:CMSIS/Include/../include/core_cm4.h **** 
1734:CMSIS/Include/../include/core_cm4.h **** 
1735:CMSIS/Include/../include/core_cm4.h **** /**
1736:CMSIS/Include/../include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:CMSIS/Include/../include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:CMSIS/Include/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:CMSIS/Include/../include/core_cm4.h ****   \return             0  Interrupt status is not pending.
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 32


1740:CMSIS/Include/../include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:CMSIS/Include/../include/core_cm4.h ****   \note    IRQn must not be negative.
1742:CMSIS/Include/../include/core_cm4.h ****  */
1743:CMSIS/Include/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:CMSIS/Include/../include/core_cm4.h **** {
1745:CMSIS/Include/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:CMSIS/Include/../include/core_cm4.h ****   {
1747:CMSIS/Include/../include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:CMSIS/Include/../include/core_cm4.h ****   }
1749:CMSIS/Include/../include/core_cm4.h ****   else
1750:CMSIS/Include/../include/core_cm4.h ****   {
1751:CMSIS/Include/../include/core_cm4.h ****     return(0U);
1752:CMSIS/Include/../include/core_cm4.h ****   }
1753:CMSIS/Include/../include/core_cm4.h **** }
1754:CMSIS/Include/../include/core_cm4.h **** 
1755:CMSIS/Include/../include/core_cm4.h **** 
1756:CMSIS/Include/../include/core_cm4.h **** /**
1757:CMSIS/Include/../include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:CMSIS/Include/../include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:CMSIS/Include/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:CMSIS/Include/../include/core_cm4.h ****   \note    IRQn must not be negative.
1761:CMSIS/Include/../include/core_cm4.h ****  */
1762:CMSIS/Include/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:CMSIS/Include/../include/core_cm4.h **** {
1764:CMSIS/Include/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:CMSIS/Include/../include/core_cm4.h ****   {
1766:CMSIS/Include/../include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:CMSIS/Include/../include/core_cm4.h ****   }
1768:CMSIS/Include/../include/core_cm4.h **** }
1769:CMSIS/Include/../include/core_cm4.h **** 
1770:CMSIS/Include/../include/core_cm4.h **** 
1771:CMSIS/Include/../include/core_cm4.h **** /**
1772:CMSIS/Include/../include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:CMSIS/Include/../include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:CMSIS/Include/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:CMSIS/Include/../include/core_cm4.h ****   \note    IRQn must not be negative.
1776:CMSIS/Include/../include/core_cm4.h ****  */
1777:CMSIS/Include/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:CMSIS/Include/../include/core_cm4.h **** {
1779:CMSIS/Include/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:CMSIS/Include/../include/core_cm4.h ****   {
1781:CMSIS/Include/../include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:CMSIS/Include/../include/core_cm4.h ****   }
1783:CMSIS/Include/../include/core_cm4.h **** }
1784:CMSIS/Include/../include/core_cm4.h **** 
1785:CMSIS/Include/../include/core_cm4.h **** 
1786:CMSIS/Include/../include/core_cm4.h **** /**
1787:CMSIS/Include/../include/core_cm4.h ****   \brief   Get Active Interrupt
1788:CMSIS/Include/../include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:CMSIS/Include/../include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:CMSIS/Include/../include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:CMSIS/Include/../include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:CMSIS/Include/../include/core_cm4.h ****   \note    IRQn must not be negative.
1793:CMSIS/Include/../include/core_cm4.h ****  */
1794:CMSIS/Include/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:CMSIS/Include/../include/core_cm4.h **** {
1796:CMSIS/Include/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 33


1797:CMSIS/Include/../include/core_cm4.h ****   {
1798:CMSIS/Include/../include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:CMSIS/Include/../include/core_cm4.h ****   }
1800:CMSIS/Include/../include/core_cm4.h ****   else
1801:CMSIS/Include/../include/core_cm4.h ****   {
1802:CMSIS/Include/../include/core_cm4.h ****     return(0U);
1803:CMSIS/Include/../include/core_cm4.h ****   }
1804:CMSIS/Include/../include/core_cm4.h **** }
1805:CMSIS/Include/../include/core_cm4.h **** 
1806:CMSIS/Include/../include/core_cm4.h **** 
1807:CMSIS/Include/../include/core_cm4.h **** /**
1808:CMSIS/Include/../include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:CMSIS/Include/../include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:CMSIS/Include/../include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:CMSIS/Include/../include/core_cm4.h ****            or negative to specify a processor exception.
1812:CMSIS/Include/../include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:CMSIS/Include/../include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:CMSIS/Include/../include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:CMSIS/Include/../include/core_cm4.h ****  */
1816:CMSIS/Include/../include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:CMSIS/Include/../include/core_cm4.h **** {
1818:CMSIS/Include/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:CMSIS/Include/../include/core_cm4.h ****   {
1820:CMSIS/Include/../include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:CMSIS/Include/../include/core_cm4.h ****   }
1822:CMSIS/Include/../include/core_cm4.h ****   else
1823:CMSIS/Include/../include/core_cm4.h ****   {
1824:CMSIS/Include/../include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:CMSIS/Include/../include/core_cm4.h ****   }
1826:CMSIS/Include/../include/core_cm4.h **** }
1827:CMSIS/Include/../include/core_cm4.h **** 
1828:CMSIS/Include/../include/core_cm4.h **** 
1829:CMSIS/Include/../include/core_cm4.h **** /**
1830:CMSIS/Include/../include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:CMSIS/Include/../include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:CMSIS/Include/../include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:CMSIS/Include/../include/core_cm4.h ****            or negative to specify a processor exception.
1834:CMSIS/Include/../include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:CMSIS/Include/../include/core_cm4.h ****   \return             Interrupt Priority.
1836:CMSIS/Include/../include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:CMSIS/Include/../include/core_cm4.h ****  */
1838:CMSIS/Include/../include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:CMSIS/Include/../include/core_cm4.h **** {
1840:CMSIS/Include/../include/core_cm4.h **** 
1841:CMSIS/Include/../include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:CMSIS/Include/../include/core_cm4.h ****   {
1843:CMSIS/Include/../include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:CMSIS/Include/../include/core_cm4.h ****   }
1845:CMSIS/Include/../include/core_cm4.h ****   else
1846:CMSIS/Include/../include/core_cm4.h ****   {
1847:CMSIS/Include/../include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:CMSIS/Include/../include/core_cm4.h ****   }
1849:CMSIS/Include/../include/core_cm4.h **** }
1850:CMSIS/Include/../include/core_cm4.h **** 
1851:CMSIS/Include/../include/core_cm4.h **** 
1852:CMSIS/Include/../include/core_cm4.h **** /**
1853:CMSIS/Include/../include/core_cm4.h ****   \brief   Encode Priority
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 34


1854:CMSIS/Include/../include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:CMSIS/Include/../include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:CMSIS/Include/../include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:CMSIS/Include/../include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:CMSIS/Include/../include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:CMSIS/Include/../include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:CMSIS/Include/../include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:CMSIS/Include/../include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:CMSIS/Include/../include/core_cm4.h ****  */
1863:CMSIS/Include/../include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:CMSIS/Include/../include/core_cm4.h **** {
  30              		.loc 2 1864 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 2 1864 1 is_stmt 0 view .LVU1
  35 0000 00B5     		push	{lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 14, -4
1865:CMSIS/Include/../include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
  39              		.loc 2 1865 3 is_stmt 1 view .LVU2
  40              		.loc 2 1865 12 is_stmt 0 view .LVU3
  41 0002 00F00700 		and	r0, r0, #7
  42              	.LVL1:
1866:CMSIS/Include/../include/core_cm4.h ****   uint32_t PreemptPriorityBits;
  43              		.loc 2 1866 3 is_stmt 1 view .LVU4
1867:CMSIS/Include/../include/core_cm4.h ****   uint32_t SubPriorityBits;
  44              		.loc 2 1867 3 view .LVU5
1868:CMSIS/Include/../include/core_cm4.h **** 
1869:CMSIS/Include/../include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
  45              		.loc 2 1869 3 view .LVU6
  46              		.loc 2 1869 31 is_stmt 0 view .LVU7
  47 0006 C0F1070C 		rsb	ip, r0, #7
  48              		.loc 2 1869 23 view .LVU8
  49 000a BCF1040F 		cmp	ip, #4
  50 000e 28BF     		it	cs
  51 0010 4FF0040C 		movcs	ip, #4
  52              	.LVL2:
1870:CMSIS/Include/../include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
  53              		.loc 2 1870 3 is_stmt 1 view .LVU9
  54              		.loc 2 1870 44 is_stmt 0 view .LVU10
  55 0014 031D     		adds	r3, r0, #4
  56              		.loc 2 1870 109 view .LVU11
  57 0016 062B     		cmp	r3, #6
  58 0018 0FD9     		bls	.L3
  59              		.loc 2 1870 109 discriminator 1 view .LVU12
  60 001a C31E     		subs	r3, r0, #3
  61              	.L2:
  62              	.LVL3:
1871:CMSIS/Include/../include/core_cm4.h **** 
1872:CMSIS/Include/../include/core_cm4.h ****   return (
  63              		.loc 2 1872 3 is_stmt 1 view .LVU13
1873:CMSIS/Include/../include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  64              		.loc 2 1873 30 is_stmt 0 view .LVU14
  65 001c 4FF0FF3E 		mov	lr, #-1
  66 0020 0EFA0CF0 		lsl	r0, lr, ip
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 35


  67              	.LVL4:
  68              		.loc 2 1873 30 view .LVU15
  69 0024 21EA0001 		bic	r1, r1, r0
  70              	.LVL5:
  71              		.loc 2 1873 82 view .LVU16
  72 0028 9940     		lsls	r1, r1, r3
1874:CMSIS/Include/../include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
  73              		.loc 2 1874 30 view .LVU17
  74 002a 0EFA03FE 		lsl	lr, lr, r3
  75 002e 22EA0E02 		bic	r2, r2, lr
  76              	.LVL6:
1875:CMSIS/Include/../include/core_cm4.h ****          );
1876:CMSIS/Include/../include/core_cm4.h **** }
  77              		.loc 2 1876 1 view .LVU18
  78 0032 41EA0200 		orr	r0, r1, r2
  79 0036 5DF804FB 		ldr	pc, [sp], #4
  80              	.LVL7:
  81              	.L3:
1870:CMSIS/Include/../include/core_cm4.h **** 
  82              		.loc 2 1870 109 discriminator 2 view .LVU19
  83 003a 0023     		movs	r3, #0
  84 003c EEE7     		b	.L2
  85              		.cfi_endproc
  86              	.LFE113:
  88              		.section	.text.GPIO_Init,"ax",%progbits
  89              		.align	1
  90              		.global	GPIO_Init
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	GPIO_Init:
  96              	.LFB130:
   1:Core/Src/init.c **** #include "../Inc/init.h"
   2:Core/Src/init.c **** 
   3:Core/Src/init.c **** 
   4:Core/Src/init.c **** void GPIO_Init (void)
   5:Core/Src/init.c **** {
  97              		.loc 1 5 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
   6:Core/Src/init.c **** 
   7:Core/Src/init.c ****     SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN|RCC_AHB1ENR_GPIOCEN);
 102              		.loc 1 7 5 view .LVU21
 103 0000 4B4B     		ldr	r3, .L6
 104 0002 1A6B     		ldr	r2, [r3, #48]
 105 0004 42F00602 		orr	r2, r2, #6
 106 0008 1A63     		str	r2, [r3, #48]
   8:Core/Src/init.c ****     (void)RCC->AHB1ENR;
 107              		.loc 1 8 5 view .LVU22
 108 000a 1B6B     		ldr	r3, [r3, #48]
   9:Core/Src/init.c ****     //PB0 - out
  10:Core/Src/init.c ****     MODIFY_REG(GPIOB->MODER, GPIO_MODER_MODE0, (0x1u << GPIO_MODER_MODE0_Pos));
 109              		.loc 1 10 5 view .LVU23
 110 000c 494B     		ldr	r3, .L6+4
 111 000e 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 36


 112 0010 22F00302 		bic	r2, r2, #3
 113 0014 42F00102 		orr	r2, r2, #1
 114 0018 1A60     		str	r2, [r3]
  11:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_0);
 115              		.loc 1 11 5 view .LVU24
 116 001a 5A68     		ldr	r2, [r3, #4]
 117 001c 22F00102 		bic	r2, r2, #1
 118 0020 5A60     		str	r2, [r3, #4]
  12:Core/Src/init.c ****     MODIFY_REG(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED0, (0x1u << GPIO_OSPEEDR_OSPEED0_Pos));
 119              		.loc 1 12 5 view .LVU25
 120 0022 9A68     		ldr	r2, [r3, #8]
 121 0024 22F00302 		bic	r2, r2, #3
 122 0028 42F00102 		orr	r2, r2, #1
 123 002c 9A60     		str	r2, [r3, #8]
  13:Core/Src/init.c ****     CLEAR_BIT(GPIOB->BSRR, GPIO_BSRR_BR0);
 124              		.loc 1 13 5 view .LVU26
 125 002e 9A69     		ldr	r2, [r3, #24]
 126 0030 22F48032 		bic	r2, r2, #65536
 127 0034 9A61     		str	r2, [r3, #24]
  14:Core/Src/init.c ****     MODIFY_REG(GPIOB->PUPDR, GPIO_PUPDR_PUPD0, (0x0u << GPIO_PUPDR_PUPD0_Pos));
 128              		.loc 1 14 5 view .LVU27
 129 0036 DA68     		ldr	r2, [r3, #12]
 130 0038 22F00302 		bic	r2, r2, #3
 131 003c DA60     		str	r2, [r3, #12]
  15:Core/Src/init.c **** 
  16:Core/Src/init.c ****     //PB7 - out
  17:Core/Src/init.c ****     MODIFY_REG(GPIOB->MODER, GPIO_MODER_MODE7, (0x1u << GPIO_MODER_MODE7_Pos));
 132              		.loc 1 17 5 view .LVU28
 133 003e 1A68     		ldr	r2, [r3]
 134 0040 22F44042 		bic	r2, r2, #49152
 135 0044 42F48042 		orr	r2, r2, #16384
 136 0048 1A60     		str	r2, [r3]
  18:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_7);
 137              		.loc 1 18 5 view .LVU29
 138 004a 5A68     		ldr	r2, [r3, #4]
 139 004c 22F08002 		bic	r2, r2, #128
 140 0050 5A60     		str	r2, [r3, #4]
  19:Core/Src/init.c ****     MODIFY_REG(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED7, (0x1u << GPIO_OSPEEDR_OSPEED7_Pos));
 141              		.loc 1 19 5 view .LVU30
 142 0052 9A68     		ldr	r2, [r3, #8]
 143 0054 22F44042 		bic	r2, r2, #49152
 144 0058 42F48042 		orr	r2, r2, #16384
 145 005c 9A60     		str	r2, [r3, #8]
  20:Core/Src/init.c ****     CLEAR_BIT(GPIOB->BSRR, GPIO_BSRR_BR7);
 146              		.loc 1 20 5 view .LVU31
 147 005e 9A69     		ldr	r2, [r3, #24]
 148 0060 22F40002 		bic	r2, r2, #8388608
 149 0064 9A61     		str	r2, [r3, #24]
  21:Core/Src/init.c ****     MODIFY_REG(GPIOB->PUPDR, GPIO_PUPDR_PUPD7, (0x0u << GPIO_PUPDR_PUPD7_Pos));
 150              		.loc 1 21 5 view .LVU32
 151 0066 DA68     		ldr	r2, [r3, #12]
 152 0068 22F44042 		bic	r2, r2, #49152
 153 006c DA60     		str	r2, [r3, #12]
  22:Core/Src/init.c ****     //PB14 - out
  23:Core/Src/init.c ****     MODIFY_REG(GPIOB->MODER, GPIO_MODER_MODE14, (0x1u << GPIO_MODER_MODE14_Pos));
 154              		.loc 1 23 5 view .LVU33
 155 006e 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 37


 156 0070 22F04052 		bic	r2, r2, #805306368
 157 0074 42F08052 		orr	r2, r2, #268435456
 158 0078 1A60     		str	r2, [r3]
  24:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_14);
 159              		.loc 1 24 5 view .LVU34
 160 007a 5A68     		ldr	r2, [r3, #4]
 161 007c 22F48042 		bic	r2, r2, #16384
 162 0080 5A60     		str	r2, [r3, #4]
  25:Core/Src/init.c ****     MODIFY_REG(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED14, (0x1u << GPIO_OSPEEDR_OSPEED14_Pos));
 163              		.loc 1 25 5 view .LVU35
 164 0082 9A68     		ldr	r2, [r3, #8]
 165 0084 22F04052 		bic	r2, r2, #805306368
 166 0088 42F08052 		orr	r2, r2, #268435456
 167 008c 9A60     		str	r2, [r3, #8]
  26:Core/Src/init.c ****     CLEAR_BIT(GPIOB->BSRR, GPIO_BSRR_BR14);
 168              		.loc 1 26 5 view .LVU36
 169 008e 9A69     		ldr	r2, [r3, #24]
 170 0090 22F08042 		bic	r2, r2, #1073741824
 171 0094 9A61     		str	r2, [r3, #24]
  27:Core/Src/init.c ****     MODIFY_REG(GPIOB->PUPDR, GPIO_PUPDR_PUPD14, (0x0u << GPIO_PUPDR_PUPD14_Pos));
 172              		.loc 1 27 5 view .LVU37
 173 0096 DA68     		ldr	r2, [r3, #12]
 174 0098 22F04052 		bic	r2, r2, #805306368
 175 009c DA60     		str	r2, [r3, #12]
  28:Core/Src/init.c **** 
  29:Core/Src/init.c ****     //PB8 - out
  30:Core/Src/init.c ****     MODIFY_REG(GPIOB->MODER, GPIO_MODER_MODE8, (0x1u << GPIO_MODER_MODE8_Pos));
 176              		.loc 1 30 5 view .LVU38
 177 009e 1A68     		ldr	r2, [r3]
 178 00a0 22F44032 		bic	r2, r2, #196608
 179 00a4 42F48032 		orr	r2, r2, #65536
 180 00a8 1A60     		str	r2, [r3]
  31:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_8);
 181              		.loc 1 31 5 view .LVU39
 182 00aa 5A68     		ldr	r2, [r3, #4]
 183 00ac 22F48072 		bic	r2, r2, #256
 184 00b0 5A60     		str	r2, [r3, #4]
  32:Core/Src/init.c ****     MODIFY_REG(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED8, (0x1u << GPIO_OSPEEDR_OSPEED8_Pos));
 185              		.loc 1 32 5 view .LVU40
 186 00b2 9A68     		ldr	r2, [r3, #8]
 187 00b4 22F44032 		bic	r2, r2, #196608
 188 00b8 42F48032 		orr	r2, r2, #65536
 189 00bc 9A60     		str	r2, [r3, #8]
  33:Core/Src/init.c ****     CLEAR_BIT(GPIOB->BSRR, GPIO_BSRR_BR8);
 190              		.loc 1 33 5 view .LVU41
 191 00be 9A69     		ldr	r2, [r3, #24]
 192 00c0 22F08072 		bic	r2, r2, #16777216
 193 00c4 9A61     		str	r2, [r3, #24]
  34:Core/Src/init.c ****     MODIFY_REG(GPIOB->PUPDR, GPIO_PUPDR_PUPD8, (0x0u << GPIO_PUPDR_PUPD8_Pos));
 194              		.loc 1 34 5 view .LVU42
 195 00c6 DA68     		ldr	r2, [r3, #12]
 196 00c8 22F44032 		bic	r2, r2, #196608
 197 00cc DA60     		str	r2, [r3, #12]
  35:Core/Src/init.c **** 
  36:Core/Src/init.c ****     //PB11 - out
  37:Core/Src/init.c ****     MODIFY_REG(GPIOB->MODER, GPIO_MODER_MODE11, (0x1u << GPIO_MODER_MODE11_Pos));
 198              		.loc 1 37 5 view .LVU43
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 38


 199 00ce 1A68     		ldr	r2, [r3]
 200 00d0 22F44002 		bic	r2, r2, #12582912
 201 00d4 42F48002 		orr	r2, r2, #4194304
 202 00d8 1A60     		str	r2, [r3]
  38:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_11);
 203              		.loc 1 38 5 view .LVU44
 204 00da 5A68     		ldr	r2, [r3, #4]
 205 00dc 22F40062 		bic	r2, r2, #2048
 206 00e0 5A60     		str	r2, [r3, #4]
  39:Core/Src/init.c ****     MODIFY_REG(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED11, (0x1u << GPIO_OSPEEDR_OSPEED11_Pos));
 207              		.loc 1 39 5 view .LVU45
 208 00e2 9A68     		ldr	r2, [r3, #8]
 209 00e4 22F44002 		bic	r2, r2, #12582912
 210 00e8 42F48002 		orr	r2, r2, #4194304
 211 00ec 9A60     		str	r2, [r3, #8]
  40:Core/Src/init.c ****     CLEAR_BIT(GPIOB->BSRR, GPIO_BSRR_BR11);
 212              		.loc 1 40 5 view .LVU46
 213 00ee 9A69     		ldr	r2, [r3, #24]
 214 00f0 22F00062 		bic	r2, r2, #134217728
 215 00f4 9A61     		str	r2, [r3, #24]
  41:Core/Src/init.c ****     MODIFY_REG(GPIOB->PUPDR, GPIO_PUPDR_PUPD11, (0x0u << GPIO_PUPDR_PUPD11_Pos));
 216              		.loc 1 41 5 view .LVU47
 217 00f6 DA68     		ldr	r2, [r3, #12]
 218 00f8 22F44002 		bic	r2, r2, #12582912
 219 00fc DA60     		str	r2, [r3, #12]
  42:Core/Src/init.c **** 
  43:Core/Src/init.c ****     //PB10 - out
  44:Core/Src/init.c ****     MODIFY_REG(GPIOB->MODER, GPIO_MODER_MODE10, (0x1u << GPIO_MODER_MODE10_Pos));
 220              		.loc 1 44 5 view .LVU48
 221 00fe 1A68     		ldr	r2, [r3]
 222 0100 22F44012 		bic	r2, r2, #3145728
 223 0104 42F48012 		orr	r2, r2, #1048576
 224 0108 1A60     		str	r2, [r3]
  45:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_10);
 225              		.loc 1 45 5 view .LVU49
 226 010a 5A68     		ldr	r2, [r3, #4]
 227 010c 22F48062 		bic	r2, r2, #1024
 228 0110 5A60     		str	r2, [r3, #4]
  46:Core/Src/init.c ****     MODIFY_REG(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED10, (0x1u << GPIO_OSPEEDR_OSPEED10_Pos));
 229              		.loc 1 46 5 view .LVU50
 230 0112 9A68     		ldr	r2, [r3, #8]
 231 0114 22F44012 		bic	r2, r2, #3145728
 232 0118 42F48012 		orr	r2, r2, #1048576
 233 011c 9A60     		str	r2, [r3, #8]
  47:Core/Src/init.c ****     CLEAR_BIT(GPIOB->BSRR, GPIO_BSRR_BR10);
 234              		.loc 1 47 5 view .LVU51
 235 011e 9A69     		ldr	r2, [r3, #24]
 236 0120 22F08062 		bic	r2, r2, #67108864
 237 0124 9A61     		str	r2, [r3, #24]
  48:Core/Src/init.c ****     MODIFY_REG(GPIOB->PUPDR, GPIO_PUPDR_PUPD10, (0x0u << GPIO_PUPDR_PUPD10_Pos));
 238              		.loc 1 48 5 view .LVU52
 239 0126 DA68     		ldr	r2, [r3, #12]
 240 0128 22F44012 		bic	r2, r2, #3145728
 241 012c DA60     		str	r2, [r3, #12]
  49:Core/Src/init.c **** }
 242              		.loc 1 49 1 is_stmt 0 view .LVU53
 243 012e 7047     		bx	lr
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 39


 244              	.L7:
 245              		.align	2
 246              	.L6:
 247 0130 00380240 		.word	1073887232
 248 0134 00040240 		.word	1073873920
 249              		.cfi_endproc
 250              	.LFE130:
 252              		.section	.text.CLK_CLEAR,"ax",%progbits
 253              		.align	1
 254              		.global	CLK_CLEAR
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 259              	CLK_CLEAR:
 260              	.LFB131:
  50:Core/Src/init.c **** 
  51:Core/Src/init.c ****    
  52:Core/Src/init.c **** 
  53:Core/Src/init.c **** void CLK_CLEAR(void)
  54:Core/Src/init.c **** {
 261              		.loc 1 54 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		@ link register save eliminated.
  55:Core/Src/init.c ****  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, 0x80U); 
 266              		.loc 1 55 2 view .LVU55
 267 0000 134A     		ldr	r2, .L12
 268 0002 1368     		ldr	r3, [r2]
 269 0004 23F0F803 		bic	r3, r3, #248
 270 0008 43F08003 		orr	r3, r3, #128
 271 000c 1360     		str	r3, [r2]
  56:Core/Src/init.c ****  CLEAR_REG(RCC->CFGR); 
 272              		.loc 1 56 2 view .LVU56
 273 000e 0023     		movs	r3, #0
 274 0010 9360     		str	r3, [r2, #8]
  57:Core/Src/init.c ****  while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET); 
 275              		.loc 1 57 2 view .LVU57
 276              	.L9:
 277              		.loc 1 57 42 discriminator 1 view .LVU58
 278              		.loc 1 57 8 is_stmt 0 discriminator 1 view .LVU59
 279 0012 0F4B     		ldr	r3, .L12
 280 0014 9B68     		ldr	r3, [r3, #8]
 281              		.loc 1 57 42 discriminator 1 view .LVU60
 282 0016 13F00C0F 		tst	r3, #12
 283 001a FAD1     		bne	.L9
  58:Core/Src/init.c ****  CLEAR_BIT(RCC->CR, RCC_CR_PLLON); 
 284              		.loc 1 58 2 is_stmt 1 view .LVU61
 285 001c 0C4A     		ldr	r2, .L12
 286 001e 1368     		ldr	r3, [r2]
 287 0020 23F08073 		bic	r3, r3, #16777216
 288 0024 1360     		str	r3, [r2]
  59:Core/Src/init.c ****  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET); 
 289              		.loc 1 59 2 view .LVU62
 290              	.L10:
 291              		.loc 1 59 42 discriminator 1 view .LVU63
 292              		.loc 1 59 9 is_stmt 0 discriminator 1 view .LVU64
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 40


 293 0026 0A4B     		ldr	r3, .L12
 294 0028 1B68     		ldr	r3, [r3]
 295              		.loc 1 59 42 discriminator 1 view .LVU65
 296 002a 13F0007F 		tst	r3, #33554432
 297 002e FAD1     		bne	.L10
  60:Core/Src/init.c ****  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON); 
 298              		.loc 1 60 2 is_stmt 1 view .LVU66
 299 0030 074A     		ldr	r2, .L12
 300 0032 1368     		ldr	r3, [r2]
 301 0034 23F41023 		bic	r3, r3, #589824
 302 0038 1360     		str	r3, [r2]
  61:Core/Src/init.c ****  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET); 
 303              		.loc 1 61 2 view .LVU67
 304              	.L11:
 305              		.loc 1 61 42 discriminator 1 view .LVU68
 306              		.loc 1 61 9 is_stmt 0 discriminator 1 view .LVU69
 307 003a 054B     		ldr	r3, .L12
 308 003c 1B68     		ldr	r3, [r3]
 309              		.loc 1 61 42 discriminator 1 view .LVU70
 310 003e 13F4003F 		tst	r3, #131072
 311 0042 FAD1     		bne	.L11
  62:Core/Src/init.c ****  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);   
 312              		.loc 1 62 2 is_stmt 1 view .LVU71
 313 0044 024A     		ldr	r2, .L12
 314 0046 1368     		ldr	r3, [r2]
 315 0048 23F48023 		bic	r3, r3, #262144
 316 004c 1360     		str	r3, [r2]
  63:Core/Src/init.c **** }
 317              		.loc 1 63 1 is_stmt 0 view .LVU72
 318 004e 7047     		bx	lr
 319              	.L13:
 320              		.align	2
 321              	.L12:
 322 0050 00380240 		.word	1073887232
 323              		.cfi_endproc
 324              	.LFE131:
 326              		.section	.text.ITR_init,"ax",%progbits
 327              		.align	1
 328              		.global	ITR_init
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 333              	ITR_init:
 334              	.LFB132:
  64:Core/Src/init.c **** 
  65:Core/Src/init.c **** // void RCC_Init(void)
  66:Core/Src/init.c **** // {
  67:Core/Src/init.c **** //     //RCC_CR_init
  68:Core/Src/init.c **** //     SET_BIT(RCC->CR, RCC_CR_HSEON); //   
  69:Core/Src/init.c **** //     while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET); //   
  70:Core/Src/init.c **** //     CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); //    0,  
  71:Core/Src/init.c **** //     SET_BIT(RCC->CR, RCC_CR_CSSON); // Clock detector
  72:Core/Src/init.c **** 
  73:Core/Src/init.c **** //     //RCC_PLLCFGR
  74:Core/Src/init.c **** //     CLEAR_REG(RCC->PLLCFGR); 
  75:Core/Src/init.c **** //     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC_HSE); 
  76:Core/Src/init.c **** //     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, RCC_PLLCFGR_PLLM_2); // 
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 41


  77:Core/Src/init.c **** //     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_Msk, RCC_PLLCFGR_PLLN_2 | RCC_PLLCFGR_PLLN_4 | RCC
  78:Core/Src/init.c **** //     CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP_Msk); // 
  79:Core/Src/init.c **** //     SET_BIT(RCC->CR, RCC_CR_PLLON); // PLL 
  80:Core/Src/init.c **** //     while(READ_BIT(RCC->CR, RCC_CR_PLLRDY)); //  PLL
  81:Core/Src/init.c **** 
  82:Core/Src/init.c **** //     //RCC_CFGR
  83:Core/Src/init.c **** //     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL); // PLL  
  84:Core/Src/init.c **** 
  85:Core/Src/init.c **** //     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_CFGR_HPRE_DIV1); // AHB, 
  86:Core/Src/init.c **** //     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_CFGR_PPRE1_DIV4); // AP1
  87:Core/Src/init.c **** //     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_CFGR_PPRE2_DIV2); // AP2
  88:Core/Src/init.c **** //     MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO2PRE, RCC_CFGR_MCO2PRE_Msk); // 
  89:Core/Src/init.c **** //     CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO2); //   MCO2 - System 
  90:Core/Src/init.c **** //     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_5WS);
  91:Core/Src/init.c **** 
  92:Core/Src/init.c **** // }
  93:Core/Src/init.c **** 
  94:Core/Src/init.c **** void ITR_init(void)
  95:Core/Src/init.c **** { 
 335              		.loc 1 95 1 is_stmt 1 view -0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339 0000 08B5     		push	{r3, lr}
 340              	.LCFI1:
 341              		.cfi_def_cfa_offset 8
 342              		.cfi_offset 3, -8
 343              		.cfi_offset 14, -4
  96:Core/Src/init.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); //  
 344              		.loc 1 96 5 view .LVU74
 345 0002 154A     		ldr	r2, .L16
 346 0004 536C     		ldr	r3, [r2, #68]
 347 0006 43F48043 		orr	r3, r3, #16384
 348 000a 5364     		str	r3, [r2, #68]
  97:Core/Src/init.c ****     MODIFY_REG(SYSCFG->EXTICR[3], SYSCFG_EXTICR4_EXTI13_Msk, SYSCFG_EXTICR4_EXTI13_PC); //
 349              		.loc 1 97 5 view .LVU75
 350 000c A2F58032 		sub	r2, r2, #65536
 351 0010 5369     		ldr	r3, [r2, #20]
 352 0012 23F0F003 		bic	r3, r3, #240
 353 0016 43F02003 		orr	r3, r3, #32
 354 001a 5361     		str	r3, [r2, #20]
  98:Core/Src/init.c ****     SET_BIT(EXTI->IMR, EXTI_IMR_MR13); //  13  
 355              		.loc 1 98 5 view .LVU76
 356 001c 0F4B     		ldr	r3, .L16+4
 357 001e 1A68     		ldr	r2, [r3]
 358 0020 42F40052 		orr	r2, r2, #8192
 359 0024 1A60     		str	r2, [r3]
  99:Core/Src/init.c ****     SET_BIT(EXTI->RTSR, EXTI_RTSR_TR13); //  
 360              		.loc 1 99 5 view .LVU77
 361 0026 9A68     		ldr	r2, [r3, #8]
 362 0028 42F40052 		orr	r2, r2, #8192
 363 002c 9A60     		str	r2, [r3, #8]
 100:Core/Src/init.c ****     SET_BIT(EXTI->FTSR, EXTI_FTSR_TR13); //  
 364              		.loc 1 100 5 view .LVU78
 365 002e DA68     		ldr	r2, [r3, #12]
 366 0030 42F40052 		orr	r2, r2, #8192
 367 0034 DA60     		str	r2, [r3, #12]
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 42


 101:Core/Src/init.c ****     NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0)); //
 368              		.loc 1 101 5 view .LVU79
 369              	.LBB8:
 370              	.LBI8:
1676:CMSIS/Include/../include/core_cm4.h **** {
 371              		.loc 2 1676 26 view .LVU80
 372              	.LBB9:
1678:CMSIS/Include/../include/core_cm4.h **** }
 373              		.loc 2 1678 3 view .LVU81
1678:CMSIS/Include/../include/core_cm4.h **** }
 374              		.loc 2 1678 26 is_stmt 0 view .LVU82
 375 0036 0A4B     		ldr	r3, .L16+8
 376 0038 D868     		ldr	r0, [r3, #12]
 377              	.LBE9:
 378              	.LBE8:
 379              		.loc 1 101 5 discriminator 1 view .LVU83
 380 003a 0022     		movs	r2, #0
 381 003c 1146     		mov	r1, r2
 382 003e C0F30220 		ubfx	r0, r0, #8, #3
 383 0042 FFF7FEFF 		bl	NVIC_EncodePriority
 384              	.LVL8:
 385              	.LBB10:
 386              	.LBI10:
1816:CMSIS/Include/../include/core_cm4.h **** {
 387              		.loc 2 1816 22 is_stmt 1 view .LVU84
 388              	.LBB11:
1818:CMSIS/Include/../include/core_cm4.h ****   {
 389              		.loc 2 1818 3 view .LVU85
1820:CMSIS/Include/../include/core_cm4.h ****   }
 390              		.loc 2 1820 5 view .LVU86
1820:CMSIS/Include/../include/core_cm4.h ****   }
 391              		.loc 2 1820 48 is_stmt 0 view .LVU87
 392 0046 0001     		lsls	r0, r0, #4
 393              	.LVL9:
1820:CMSIS/Include/../include/core_cm4.h ****   }
 394              		.loc 2 1820 48 view .LVU88
 395 0048 C0B2     		uxtb	r0, r0
1820:CMSIS/Include/../include/core_cm4.h ****   }
 396              		.loc 2 1820 46 view .LVU89
 397 004a 064B     		ldr	r3, .L16+12
 398 004c 83F82803 		strb	r0, [r3, #808]
 399              	.LVL10:
1820:CMSIS/Include/../include/core_cm4.h ****   }
 400              		.loc 2 1820 46 view .LVU90
 401              	.LBE11:
 402              	.LBE10:
 102:Core/Src/init.c ****     NVIC_EnableIRQ(EXTI15_10_IRQn); //    E
 403              		.loc 1 102 5 is_stmt 1 view .LVU91
 404              	.LBB12:
 405              	.LBI12:
1688:CMSIS/Include/../include/core_cm4.h **** {
 406              		.loc 2 1688 22 view .LVU92
 407              	.LBB13:
1690:CMSIS/Include/../include/core_cm4.h ****   {
 408              		.loc 2 1690 3 view .LVU93
1692:CMSIS/Include/../include/core_cm4.h ****   }
 409              		.loc 2 1692 5 view .LVU94
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 43


1692:CMSIS/Include/../include/core_cm4.h ****   }
 410              		.loc 2 1692 43 is_stmt 0 view .LVU95
 411 0050 4FF48072 		mov	r2, #256
 412 0054 5A60     		str	r2, [r3, #4]
 413              	.LVL11:
1692:CMSIS/Include/../include/core_cm4.h ****   }
 414              		.loc 2 1692 43 view .LVU96
 415              	.LBE13:
 416              	.LBE12:
 103:Core/Src/init.c **** }
 417              		.loc 1 103 1 view .LVU97
 418 0056 08BD     		pop	{r3, pc}
 419              	.L17:
 420              		.align	2
 421              	.L16:
 422 0058 00380240 		.word	1073887232
 423 005c 003C0140 		.word	1073822720
 424 0060 00ED00E0 		.word	-536810240
 425 0064 00E100E0 		.word	-536813312
 426              		.cfi_endproc
 427              	.LFE132:
 429              		.section	.text.SysTick_Init,"ax",%progbits
 430              		.align	1
 431              		.global	SysTick_Init
 432              		.syntax unified
 433              		.thumb
 434              		.thumb_func
 436              	SysTick_Init:
 437              	.LFB133:
 104:Core/Src/init.c **** 
 105:Core/Src/init.c **** void SysTick_Init(void)
 106:Core/Src/init.c **** {
 438              		.loc 1 106 1 is_stmt 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 107:Core/Src/init.c ****     CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk); //  , 
 443              		.loc 1 107 5 view .LVU99
 444 0000 4FF0E023 		mov	r3, #-536813568
 445 0004 1A69     		ldr	r2, [r3, #16]
 446 0006 22F00102 		bic	r2, r2, #1
 447 000a 1A61     		str	r2, [r3, #16]
 108:Core/Src/init.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); //  
 448              		.loc 1 108 5 view .LVU100
 449 000c 1A69     		ldr	r2, [r3, #16]
 450 000e 42F00202 		orr	r2, r2, #2
 451 0012 1A61     		str	r2, [r3, #16]
 109:Core/Src/init.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk); // 
 452              		.loc 1 109 5 view .LVU101
 453 0014 1A69     		ldr	r2, [r3, #16]
 454 0016 42F00402 		orr	r2, r2, #4
 455 001a 1A61     		str	r2, [r3, #16]
 110:Core/Src/init.c ****     MODIFY_REG(SysTick->LOAD, SysTick_LOAD_RELOAD_Msk, (180000000 / 1000) - 1 << SysTick_LOAD_RELOA
 456              		.loc 1 110 5 view .LVU102
 457 001c 5969     		ldr	r1, [r3, #20]
 458 001e 01F07F41 		and	r1, r1, #-16777216
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 44


 459 0022 064A     		ldr	r2, .L19
 460 0024 0A43     		orrs	r2, r2, r1
 461 0026 5A61     		str	r2, [r3, #20]
 111:Core/Src/init.c ****     MODIFY_REG(SysTick->VAL, SysTick_VAL_CURRENT_Msk, 0 << SysTick_VAL_CURRENT_Pos); //
 462              		.loc 1 111 5 view .LVU103
 463 0028 9A69     		ldr	r2, [r3, #24]
 464 002a 02F07F42 		and	r2, r2, #-16777216
 465 002e 9A61     		str	r2, [r3, #24]
 112:Core/Src/init.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk); // 
 466              		.loc 1 112 5 view .LVU104
 467 0030 1A69     		ldr	r2, [r3, #16]
 468 0032 42F00102 		orr	r2, r2, #1
 469 0036 1A61     		str	r2, [r3, #16]
 113:Core/Src/init.c **** }
 470              		.loc 1 113 1 is_stmt 0 view .LVU105
 471 0038 7047     		bx	lr
 472              	.L20:
 473 003a 00BF     		.align	2
 474              	.L19:
 475 003c 1FBF0200 		.word	179999
 476              		.cfi_endproc
 477              	.LFE133:
 479              		.section	.text.RCC_Init,"ax",%progbits
 480              		.align	1
 481              		.global	RCC_Init
 482              		.syntax unified
 483              		.thumb
 484              		.thumb_func
 486              	RCC_Init:
 487              	.LFB134:
 114:Core/Src/init.c **** 
 115:Core/Src/init.c **** void RCC_Init(void){
 488              		.loc 1 115 20 is_stmt 1 view -0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 0
 491              		@ frame_needed = 0, uses_anonymous_args = 0
 492              		@ link register save eliminated.
 116:Core/Src/init.c ****     MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, 0x80U);
 493              		.loc 1 116 5 view .LVU107
 494 0000 3B4A     		ldr	r2, .L27
 495 0002 1368     		ldr	r3, [r2]
 496 0004 23F0F803 		bic	r3, r3, #248
 497 0008 43F08003 		orr	r3, r3, #128
 498 000c 1360     		str	r3, [r2]
 117:Core/Src/init.c ****     CLEAR_REG(RCC->CFGR);
 499              		.loc 1 117 5 view .LVU108
 500 000e 0023     		movs	r3, #0
 501 0010 9360     		str	r3, [r2, #8]
 118:Core/Src/init.c ****     while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET);
 502              		.loc 1 118 5 view .LVU109
 503              	.L22:
 504              		.loc 1 118 45 discriminator 1 view .LVU110
 505              		.loc 1 118 11 is_stmt 0 discriminator 1 view .LVU111
 506 0012 374B     		ldr	r3, .L27
 507 0014 9B68     		ldr	r3, [r3, #8]
 508              		.loc 1 118 45 discriminator 1 view .LVU112
 509 0016 13F00C0F 		tst	r3, #12
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 45


 510 001a FAD1     		bne	.L22
 119:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 511              		.loc 1 119 5 is_stmt 1 view .LVU113
 512 001c 344A     		ldr	r2, .L27
 513 001e 1368     		ldr	r3, [r2]
 514 0020 23F08073 		bic	r3, r3, #16777216
 515 0024 1360     		str	r3, [r2]
 120:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET);
 516              		.loc 1 120 5 view .LVU114
 517              	.L23:
 518              		.loc 1 120 45 discriminator 1 view .LVU115
 519              		.loc 1 120 12 is_stmt 0 discriminator 1 view .LVU116
 520 0026 324B     		ldr	r3, .L27
 521 0028 1B68     		ldr	r3, [r3]
 522              		.loc 1 120 45 discriminator 1 view .LVU117
 523 002a 13F0007F 		tst	r3, #33554432
 524 002e FAD1     		bne	.L23
 121:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 525              		.loc 1 121 5 is_stmt 1 view .LVU118
 526 0030 2F4A     		ldr	r2, .L27
 527 0032 1368     		ldr	r3, [r2]
 528 0034 23F41023 		bic	r3, r3, #589824
 529 0038 1360     		str	r3, [r2]
 122:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET);
 530              		.loc 1 122 5 view .LVU119
 531              	.L24:
 532              		.loc 1 122 45 discriminator 1 view .LVU120
 533              		.loc 1 122 12 is_stmt 0 discriminator 1 view .LVU121
 534 003a 2D4B     		ldr	r3, .L27
 535 003c 1B68     		ldr	r3, [r3]
 536              		.loc 1 122 45 discriminator 1 view .LVU122
 537 003e 13F4003F 		tst	r3, #131072
 538 0042 FAD1     		bne	.L24
 123:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); //    0,  
 539              		.loc 1 123 5 is_stmt 1 view .LVU123
 540 0044 2A4B     		ldr	r3, .L27
 541 0046 1A68     		ldr	r2, [r3]
 542 0048 22F48022 		bic	r2, r2, #262144
 543 004c 1A60     		str	r2, [r3]
 124:Core/Src/init.c **** 
 125:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_HSEON); //   
 544              		.loc 1 125 5 view .LVU124
 545 004e 1A68     		ldr	r2, [r3]
 546 0050 42F48032 		orr	r2, r2, #65536
 547 0054 1A60     		str	r2, [r3]
 126:Core/Src/init.c ****     while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET); //   
 548              		.loc 1 126 5 view .LVU125
 549              	.L25:
 550              		.loc 1 126 44 discriminator 1 view .LVU126
 551              		.loc 1 126 11 is_stmt 0 discriminator 1 view .LVU127
 552 0056 264B     		ldr	r3, .L27
 553 0058 1B68     		ldr	r3, [r3]
 554              		.loc 1 126 44 discriminator 1 view .LVU128
 555 005a 13F4003F 		tst	r3, #131072
 556 005e FAD0     		beq	.L25
 127:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_CSSON); // Clock detector
 557              		.loc 1 127 5 is_stmt 1 view .LVU129
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 46


 558 0060 234B     		ldr	r3, .L27
 559 0062 1A68     		ldr	r2, [r3]
 560 0064 42F40022 		orr	r2, r2, #524288
 561 0068 1A60     		str	r2, [r3]
 128:Core/Src/init.c ****     
 129:Core/Src/init.c **** 
 130:Core/Src/init.c ****     CLEAR_REG(RCC->PLLCFGR);
 562              		.loc 1 130 5 view .LVU130
 563 006a 0022     		movs	r2, #0
 564 006c 5A60     		str	r2, [r3, #4]
 131:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC_HSE);
 565              		.loc 1 131 5 view .LVU131
 566 006e 5A68     		ldr	r2, [r3, #4]
 567 0070 42F48002 		orr	r2, r2, #4194304
 568 0074 5A60     		str	r2, [r3, #4]
 132:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM_2);
 569              		.loc 1 132 5 view .LVU132
 570 0076 5A68     		ldr	r2, [r3, #4]
 571 0078 42F00402 		orr	r2, r2, #4
 572 007c 5A60     		str	r2, [r3, #4]
 133:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_3 | RCC_PLLCFGR_PLLN_6);
 573              		.loc 1 133 5 view .LVU133
 574 007e 5A68     		ldr	r2, [r3, #4]
 575 0080 42F49052 		orr	r2, r2, #4608
 576 0084 5A60     		str	r2, [r3, #4]
 134:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP_0);
 577              		.loc 1 134 5 view .LVU134
 578 0086 5A68     		ldr	r2, [r3, #4]
 579 0088 42F48032 		orr	r2, r2, #65536
 580 008c 5A60     		str	r2, [r3, #4]
 135:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFG
 581              		.loc 1 135 5 view .LVU135
 582 008e 5A68     		ldr	r2, [r3, #4]
 583 0090 42F07062 		orr	r2, r2, #251658240
 584 0094 5A60     		str	r2, [r3, #4]
 136:Core/Src/init.c **** 
 137:Core/Src/init.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_SW_PLL);
 585              		.loc 1 137 5 view .LVU136
 586 0096 9A68     		ldr	r2, [r3, #8]
 587 0098 42F00202 		orr	r2, r2, #2
 588 009c 9A60     		str	r2, [r3, #8]
 138:Core/Src/init.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_HPRE_DIV1);
 589              		.loc 1 138 5 view .LVU137
 590 009e 9A68     		ldr	r2, [r3, #8]
 591 00a0 9A60     		str	r2, [r3, #8]
 139:Core/Src/init.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_PPRE1_DIV4);
 592              		.loc 1 139 5 view .LVU138
 593 00a2 9A68     		ldr	r2, [r3, #8]
 594 00a4 42F4A052 		orr	r2, r2, #5120
 595 00a8 9A60     		str	r2, [r3, #8]
 140:Core/Src/init.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_PPRE2_DIV2);
 596              		.loc 1 140 5 view .LVU139
 597 00aa 9A68     		ldr	r2, [r3, #8]
 598 00ac 42F40042 		orr	r2, r2, #32768
 599 00b0 9A60     		str	r2, [r3, #8]
 141:Core/Src/init.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_MCO1);
 600              		.loc 1 141 5 view .LVU140
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 47


 601 00b2 9A68     		ldr	r2, [r3, #8]
 602 00b4 42F4C002 		orr	r2, r2, #6291456
 603 00b8 9A60     		str	r2, [r3, #8]
 142:Core/Src/init.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_MCO1PRE_2 | RCC_CFGR_MCO1PRE_1);
 604              		.loc 1 142 5 view .LVU141
 605 00ba 9A68     		ldr	r2, [r3, #8]
 606 00bc 42F0C062 		orr	r2, r2, #100663296
 607 00c0 9A60     		str	r2, [r3, #8]
 143:Core/Src/init.c ****     CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO2);
 608              		.loc 1 143 5 view .LVU142
 609 00c2 9A68     		ldr	r2, [r3, #8]
 610 00c4 22F04042 		bic	r2, r2, #-1073741824
 611 00c8 9A60     		str	r2, [r3, #8]
 144:Core/Src/init.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_1);
 612              		.loc 1 144 5 view .LVU143
 613 00ca 9A68     		ldr	r2, [r3, #8]
 614 00cc 42F04052 		orr	r2, r2, #805306368
 615 00d0 9A60     		str	r2, [r3, #8]
 145:Core/Src/init.c **** 
 146:Core/Src/init.c ****     SET_BIT(FLASH->ACR, FLASH_ACR_LATENCY_5WS);
 616              		.loc 1 146 5 view .LVU144
 617 00d2 0849     		ldr	r1, .L27+4
 618 00d4 0A68     		ldr	r2, [r1]
 619 00d6 42F00502 		orr	r2, r2, #5
 620 00da 0A60     		str	r2, [r1]
 147:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_PLLON); // PLL
 621              		.loc 1 147 5 view .LVU145
 622 00dc 1A68     		ldr	r2, [r3]
 623 00de 42F08072 		orr	r2, r2, #16777216
 624 00e2 1A60     		str	r2, [r3]
 148:Core/Src/init.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET); //  PLL
 625              		.loc 1 148 5 view .LVU146
 626              	.L26:
 627              		.loc 1 148 44 discriminator 1 view .LVU147
 628              		.loc 1 148 11 is_stmt 0 discriminator 1 view .LVU148
 629 00e4 024B     		ldr	r3, .L27
 630 00e6 1B68     		ldr	r3, [r3]
 631              		.loc 1 148 44 discriminator 1 view .LVU149
 632 00e8 13F0007F 		tst	r3, #33554432
 633 00ec FAD0     		beq	.L26
 149:Core/Src/init.c **** }
 634              		.loc 1 149 1 view .LVU150
 635 00ee 7047     		bx	lr
 636              	.L28:
 637              		.align	2
 638              	.L27:
 639 00f0 00380240 		.word	1073887232
 640 00f4 003C0240 		.word	1073888256
 641              		.cfi_endproc
 642              	.LFE134:
 644              		.section	.text.Led_init,"ax",%progbits
 645              		.align	1
 646              		.global	Led_init
 647              		.syntax unified
 648              		.thumb
 649              		.thumb_func
 651              	Led_init:
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 48


 652              	.LFB135:
 150:Core/Src/init.c **** 
 151:Core/Src/init.c **** // void ITR_Init(void){
 152:Core/Src/init.c **** //     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN);
 153:Core/Src/init.c **** 
 154:Core/Src/init.c **** //     SET_BIT(SYSCFG->EXTICR[3], SYSCFG_EXTICR4_EXTI13_PC);
 155:Core/Src/init.c **** //     SET_BIT(EXTI->IMR, EXTI_IMR_IM13);
 156:Core/Src/init.c **** //     SET_BIT(EXTI->RTSR, EXTI_RTSR_TR13);
 157:Core/Src/init.c **** //     CLEAR_BIT(EXTI->FTSR, EXTI_FTSR_TR13);
 158:Core/Src/init.c **** 
 159:Core/Src/init.c **** //     NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 160:Core/Src/init.c **** //     NVIC_EnableIRQ(EXTI15_10_IRQn);
 161:Core/Src/init.c **** // }
 162:Core/Src/init.c **** 
 163:Core/Src/init.c **** 
 164:Core/Src/init.c **** 
 165:Core/Src/init.c **** 
 166:Core/Src/init.c **** 
 167:Core/Src/init.c **** 
 168:Core/Src/init.c **** void Led_init(void)
 169:Core/Src/init.c **** {
 653              		.loc 1 169 1 is_stmt 1 view -0
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 0
 656              		@ frame_needed = 0, uses_anonymous_args = 0
 657              		@ link register save eliminated.
 658 0000 10B4     		push	{r4}
 659              	.LCFI2:
 660              		.cfi_def_cfa_offset 4
 661              		.cfi_offset 4, -4
 170:Core/Src/init.c ****     RCC_AHB1ENR |= RCC_GPIOD_EN;
 662              		.loc 1 170 5 view .LVU152
 663 0002 414A     		ldr	r2, .L31
 664 0004 D2F83038 		ldr	r3, [r2, #2096]
 665              		.loc 1 170 17 is_stmt 0 view .LVU153
 666 0008 43F00801 		orr	r1, r3, #8
 667 000c C2F83018 		str	r1, [r2, #2096]
 171:Core/Src/init.c ****     RCC_AHB1ENR |= RCC_GPIOB_EN;
 668              		.loc 1 171 5 is_stmt 1 view .LVU154
 669              		.loc 1 171 17 is_stmt 0 view .LVU155
 670 0010 43F00A03 		orr	r3, r3, #10
 671 0014 C2F83038 		str	r3, [r2, #2096]
 172:Core/Src/init.c ****     //PB0 - yelow
 173:Core/Src/init.c ****     BIT_SET(GPIOB_MODER, GPIO_PIN_OUT_0);
 672              		.loc 1 173 5 is_stmt 1 view .LVU156
 673 0018 3C4B     		ldr	r3, .L31+4
 674 001a D3F80014 		ldr	r1, [r3, #1024]
 675 001e 41F00101 		orr	r1, r1, #1
 676 0022 C3F80014 		str	r1, [r3, #1024]
 174:Core/Src/init.c ****     BIT_SET(GPIOB_OTYPER, GPIO_OFF);
 677              		.loc 1 174 5 view .LVU157
 175:Core/Src/init.c ****     BIT_SET(GPIOB_OSPEEDR, GPIO_PIN_MED_0);
 678              		.loc 1 175 5 view .LVU158
 679 0026 D3F80824 		ldr	r2, [r3, #1032]
 680 002a 42F00102 		orr	r2, r2, #1
 681 002e C3F80824 		str	r2, [r3, #1032]
 176:Core/Src/init.c ****     BIT_SET(GPIOB_BSRR, GPIO_PIN_RESET_0);
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 49


 682              		.loc 1 176 5 view .LVU159
 683 0032 D3F81804 		ldr	r0, [r3, #1048]
 684 0036 40F48034 		orr	r4, r0, #65536
 685 003a C3F81844 		str	r4, [r3, #1048]
 177:Core/Src/init.c ****     //PB7 - blue
 178:Core/Src/init.c ****     BIT_SET(GPIOB_MODER, GPIO_PIN_OUT_7);
 686              		.loc 1 178 5 view .LVU160
 687 003e 41F48041 		orr	r1, r1, #16384
 688 0042 C3F80014 		str	r1, [r3, #1024]
 179:Core/Src/init.c ****     BIT_SET(GPIOB_OTYPER, GPIO_OFF);
 689              		.loc 1 179 5 view .LVU161
 180:Core/Src/init.c ****     BIT_SET(GPIOB_OSPEEDR, GPIO_PIN_MED_7);
 690              		.loc 1 180 5 view .LVU162
 691 0046 42F48042 		orr	r2, r2, #16384
 692 004a C3F80824 		str	r2, [r3, #1032]
 181:Core/Src/init.c ****     BIT_SET(GPIOB_BSRR, GPIO_PIN_RESET_7);
 693              		.loc 1 181 5 view .LVU163
 694 004e 40F40100 		orr	r0, r0, #8454144
 695 0052 C3F81804 		str	r0, [r3, #1048]
 182:Core/Src/init.c ****     //PB14 - red
 183:Core/Src/init.c ****     BIT_SET(GPIOB_MODER, GPIO_PIN_OUT_14);
 696              		.loc 1 183 5 view .LVU164
 697 0056 41F08051 		orr	r1, r1, #268435456
 698 005a C3F80014 		str	r1, [r3, #1024]
 184:Core/Src/init.c ****     BIT_SET(GPIOB_OTYPER, GPIO_OFF);
 699              		.loc 1 184 5 view .LVU165
 185:Core/Src/init.c ****     BIT_SET(GPIOB_OSPEEDR, GPIO_PIN_MED_14);
 700              		.loc 1 185 5 view .LVU166
 701 005e 42F08052 		orr	r2, r2, #268435456
 702 0062 C3F80824 		str	r2, [r3, #1032]
 186:Core/Src/init.c ****     BIT_SET(GPIOB_BSRR, GPIO_PIN_RESET_14);
 703              		.loc 1 186 5 view .LVU167
 704 0066 40F08040 		orr	r0, r0, #1073741824
 705 006a C3F81804 		str	r0, [r3, #1048]
 187:Core/Src/init.c ****     //PD1 with my macros
 188:Core/Src/init.c ****     BIT_SET(GPIOD_MODER, GPIO_PIN_OUT_1);
 706              		.loc 1 188 5 view .LVU168
 707 006e D3F8000C 		ldr	r0, [r3, #3072]
 708 0072 40F00402 		orr	r2, r0, #4
 709 0076 C3F8002C 		str	r2, [r3, #3072]
 189:Core/Src/init.c ****     BIT_SET(GPIOD_OTYPER, GPIO_OFF);
 710              		.loc 1 189 5 view .LVU169
 190:Core/Src/init.c ****     BIT_SET(GPIOD_OSPEEDR, GPIO_PIN_MED_1);
 711              		.loc 1 190 5 view .LVU170
 712 007a D3F8081C 		ldr	r1, [r3, #3080]
 713 007e 41F00402 		orr	r2, r1, #4
 714 0082 C3F8082C 		str	r2, [r3, #3080]
 191:Core/Src/init.c ****     BIT_SET(GPIOD_BSRR, GPIO_PIN_RESET_1);
 715              		.loc 1 191 5 view .LVU171
 716 0086 D3F8182C 		ldr	r2, [r3, #3096]
 717 008a 42F40034 		orr	r4, r2, #131072
 718 008e C3F8184C 		str	r4, [r3, #3096]
 192:Core/Src/init.c ****     //PD3 with my macros
 193:Core/Src/init.c ****     BIT_SET(GPIOD_MODER, GPIO_PIN_OUT_3);
 719              		.loc 1 193 5 view .LVU172
 720 0092 40F04400 		orr	r0, r0, #68
 721 0096 C3F8000C 		str	r0, [r3, #3072]
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 50


 194:Core/Src/init.c ****     BIT_SET(GPIOD_OTYPER, GPIO_OFF);
 722              		.loc 1 194 5 view .LVU173
 195:Core/Src/init.c ****     BIT_SET(GPIOD_OSPEEDR, GPIO_PIN_MED_3);
 723              		.loc 1 195 5 view .LVU174
 724 009a 41F04401 		orr	r1, r1, #68
 725 009e C3F8081C 		str	r1, [r3, #3080]
 196:Core/Src/init.c ****     BIT_SET(GPIOD_BSRR, GPIO_PIN_RESET_3);
 726              		.loc 1 196 5 view .LVU175
 727 00a2 42F42022 		orr	r2, r2, #655360
 728 00a6 C3F8182C 		str	r2, [r3, #3096]
 197:Core/Src/init.c ****     //PD2 with CMSIS
 198:Core/Src/init.c ****     MODIFY_REG(GPIOD->MODER, GPIO_MODER_MODE2, (0x1u << GPIO_MODER_MODE2_Pos));
 729              		.loc 1 198 5 view .LVU176
 730 00aa 194A     		ldr	r2, .L31+8
 731 00ac 1168     		ldr	r1, [r2]
 732 00ae 21F03001 		bic	r1, r1, #48
 733 00b2 41F01000 		orr	r0, r1, #16
 734 00b6 1060     		str	r0, [r2]
 199:Core/Src/init.c ****     CLEAR_BIT(GPIOD->OTYPER, GPIO_OTYPER_OT_2);
 735              		.loc 1 199 5 view .LVU177
 736 00b8 5068     		ldr	r0, [r2, #4]
 737 00ba 20F00400 		bic	r0, r0, #4
 738 00be 5060     		str	r0, [r2, #4]
 200:Core/Src/init.c ****     MODIFY_REG(GPIOD->OSPEEDR, GPIO_OSPEEDR_OSPEED2, (0x1u << GPIO_OSPEEDR_OSPEED2_Pos));
 739              		.loc 1 200 5 view .LVU178
 740 00c0 9068     		ldr	r0, [r2, #8]
 741 00c2 20F03000 		bic	r0, r0, #48
 742 00c6 40F01000 		orr	r0, r0, #16
 743 00ca 9060     		str	r0, [r2, #8]
 201:Core/Src/init.c ****     CLEAR_BIT(GPIOD->BSRR, GPIO_BSRR_BR2);
 744              		.loc 1 201 5 view .LVU179
 745 00cc 9069     		ldr	r0, [r2, #24]
 746 00ce 20F48020 		bic	r0, r0, #262144
 747 00d2 9061     		str	r0, [r2, #24]
 202:Core/Src/init.c ****     MODIFY_REG(GPIOD->PUPDR, GPIO_PUPDR_PUPD2, (0x0u << GPIO_PUPDR_PUPD2_Pos));
 748              		.loc 1 202 5 view .LVU180
 749 00d4 D068     		ldr	r0, [r2, #12]
 750 00d6 20F03000 		bic	r0, r0, #48
 751 00da D060     		str	r0, [r2, #12]
 203:Core/Src/init.c ****     //PD0 bytes operations
 204:Core/Src/init.c ****     *(uint32_t *)(0x40020C00UL + 0x00UL) |= 0x40000000UL; //MODER
 752              		.loc 1 204 5 view .LVU181
 753              		.loc 1 204 42 is_stmt 0 view .LVU182
 754 00dc 41F08041 		orr	r1, r1, #1073741824
 755 00e0 41F01001 		orr	r1, r1, #16
 756 00e4 C3F8001C 		str	r1, [r3, #3072]
 205:Core/Src/init.c ****     *(uint32_t *)(0x40020C00UL + 0x04UL) |= 0x00; //OTYPER
 757              		.loc 1 205 5 is_stmt 1 view .LVU183
 206:Core/Src/init.c ****     *(uint32_t *)(0x40020C00UL + 0x08UL) |= 0x40000000UL; //OSPEEDR
 758              		.loc 1 206 5 view .LVU184
 759 00e8 D3F8082C 		ldr	r2, [r3, #3080]
 760              		.loc 1 206 42 is_stmt 0 view .LVU185
 761 00ec 42F08042 		orr	r2, r2, #1073741824
 762 00f0 C3F8082C 		str	r2, [r3, #3080]
 207:Core/Src/init.c ****     *(uint32_t *)(0x40020C00UL + 0x0CUL) |= 0x80000000UL; //BSRR
 763              		.loc 1 207 5 is_stmt 1 view .LVU186
 764 00f4 D3F80C2C 		ldr	r2, [r3, #3084]
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 51


 765              		.loc 1 207 42 is_stmt 0 view .LVU187
 766 00f8 42F00042 		orr	r2, r2, #-2147483648
 767 00fc C3F80C2C 		str	r2, [r3, #3084]
 208:Core/Src/init.c **** 
 209:Core/Src/init.c **** }
 768              		.loc 1 209 1 view .LVU188
 769 0100 5DF8044B 		ldr	r4, [sp], #4
 770              	.LCFI3:
 771              		.cfi_restore 4
 772              		.cfi_def_cfa_offset 0
 773 0104 7047     		bx	lr
 774              	.L32:
 775 0106 00BF     		.align	2
 776              	.L31:
 777 0108 00300240 		.word	1073885184
 778 010c 00000240 		.word	1073872896
 779 0110 000C0240 		.word	1073875968
 780              		.cfi_endproc
 781              	.LFE135:
 783              		.section	.text.Buttons_Init,"ax",%progbits
 784              		.align	1
 785              		.global	Buttons_Init
 786              		.syntax unified
 787              		.thumb
 788              		.thumb_func
 790              	Buttons_Init:
 791              	.LFB136:
 210:Core/Src/init.c **** 
 211:Core/Src/init.c **** void Buttons_Init(void)
 212:Core/Src/init.c **** {
 792              		.loc 1 212 1 is_stmt 1 view -0
 793              		.cfi_startproc
 794              		@ args = 0, pretend = 0, frame = 0
 795              		@ frame_needed = 0, uses_anonymous_args = 0
 796              		@ link register save eliminated.
 213:Core/Src/init.c **** 
 214:Core/Src/init.c ****     SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);
 797              		.loc 1 214 5 view .LVU190
 798 0000 0D4B     		ldr	r3, .L34
 799 0002 1A6B     		ldr	r2, [r3, #48]
 800 0004 42F00802 		orr	r2, r2, #8
 801 0008 1A63     		str	r2, [r3, #48]
 215:Core/Src/init.c ****     (void)RCC->AHB1ENR;
 802              		.loc 1 215 5 view .LVU191
 803 000a 1B6B     		ldr	r3, [r3, #48]
 216:Core/Src/init.c **** 
 217:Core/Src/init.c ****     MODIFY_REG(GPIOD->MODER, GPIO_MODER_MODE0_Msk, (0x0u << GPIO_MODER_MODE0_Pos)); // 00 = Input
 804              		.loc 1 217 5 view .LVU192
 805 000c 0B4B     		ldr	r3, .L34+4
 806 000e 1A68     		ldr	r2, [r3]
 807 0010 22F00302 		bic	r2, r2, #3
 808 0014 1A60     		str	r2, [r3]
 218:Core/Src/init.c ****     MODIFY_REG(GPIOD->PUPDR, GPIO_PUPDR_PUPD0_Msk, (0x2u << GPIO_PUPDR_PUPD0_Pos)); // 10 = Pull-Do
 809              		.loc 1 218 5 view .LVU193
 810 0016 DA68     		ldr	r2, [r3, #12]
 811 0018 22F00302 		bic	r2, r2, #3
 812 001c 42F00202 		orr	r2, r2, #2
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 52


 813 0020 DA60     		str	r2, [r3, #12]
 219:Core/Src/init.c **** 
 220:Core/Src/init.c **** 
 221:Core/Src/init.c ****     MODIFY_REG(GPIOD->MODER, GPIO_MODER_MODE3_Msk, (0x0u << GPIO_MODER_MODE3_Pos)); // 00 = Input
 814              		.loc 1 221 5 view .LVU194
 815 0022 1A68     		ldr	r2, [r3]
 816 0024 22F0C002 		bic	r2, r2, #192
 817 0028 1A60     		str	r2, [r3]
 222:Core/Src/init.c ****     MODIFY_REG(GPIOD->PUPDR, GPIO_PUPDR_PUPD3_Msk, (0x2u << GPIO_PUPDR_PUPD3_Pos)); // 10 = Pull-Do
 818              		.loc 1 222 5 view .LVU195
 819 002a DA68     		ldr	r2, [r3, #12]
 820 002c 22F0C002 		bic	r2, r2, #192
 821 0030 42F08002 		orr	r2, r2, #128
 822 0034 DA60     		str	r2, [r3, #12]
 223:Core/Src/init.c **** }
 823              		.loc 1 223 1 is_stmt 0 view .LVU196
 824 0036 7047     		bx	lr
 825              	.L35:
 826              		.align	2
 827              	.L34:
 828 0038 00380240 		.word	1073887232
 829 003c 000C0240 		.word	1073875968
 830              		.cfi_endproc
 831              	.LFE136:
 833              		.section	.text.PD0_out,"ax",%progbits
 834              		.align	1
 835              		.global	PD0_out
 836              		.syntax unified
 837              		.thumb
 838              		.thumb_func
 840              	PD0_out:
 841              	.LFB137:
 224:Core/Src/init.c **** 
 225:Core/Src/init.c **** void PD0_out(void)
 226:Core/Src/init.c **** {
 842              		.loc 1 226 1 is_stmt 1 view -0
 843              		.cfi_startproc
 844              		@ args = 0, pretend = 0, frame = 0
 845              		@ frame_needed = 0, uses_anonymous_args = 0
 846              		@ link register save eliminated.
 227:Core/Src/init.c ****     MODIFY_REG(GPIOD->MODER, GPIO_MODER_MODE0_Msk, (0x1u << GPIO_MODER_MODE0_Pos)); // Output
 847              		.loc 1 227 5 view .LVU198
 848 0000 0A4B     		ldr	r3, .L37
 849 0002 1A68     		ldr	r2, [r3]
 850 0004 22F00302 		bic	r2, r2, #3
 851 0008 42F00102 		orr	r2, r2, #1
 852 000c 1A60     		str	r2, [r3]
 228:Core/Src/init.c ****     CLEAR_BIT(GPIOD->OTYPER, GPIO_OTYPER_OT_0); // Push-pull
 853              		.loc 1 228 5 view .LVU199
 854 000e 5A68     		ldr	r2, [r3, #4]
 855 0010 22F00102 		bic	r2, r2, #1
 856 0014 5A60     		str	r2, [r3, #4]
 229:Core/Src/init.c ****     MODIFY_REG(GPIOD->OSPEEDR, GPIO_OSPEEDR_OSPEED0_Msk, (0x1u << GPIO_OSPEEDR_OSPEED0_Pos)); // Me
 857              		.loc 1 229 5 view .LVU200
 858 0016 9A68     		ldr	r2, [r3, #8]
 859 0018 22F00302 		bic	r2, r2, #3
 860 001c 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 53


 861 0020 9A60     		str	r2, [r3, #8]
 230:Core/Src/init.c ****     MODIFY_REG(GPIOD->PUPDR, GPIO_PUPDR_PUPD0_Msk, (0x00u << GPIO_PUPDR_PUPD0_Pos)); // Off
 862              		.loc 1 230 5 view .LVU201
 863 0022 DA68     		ldr	r2, [r3, #12]
 864 0024 22F00302 		bic	r2, r2, #3
 865 0028 DA60     		str	r2, [r3, #12]
 231:Core/Src/init.c **** }
 866              		.loc 1 231 1 is_stmt 0 view .LVU202
 867 002a 7047     		bx	lr
 868              	.L38:
 869              		.align	2
 870              	.L37:
 871 002c 000C0240 		.word	1073875968
 872              		.cfi_endproc
 873              	.LFE137:
 875              		.section	.text.PD0_inp,"ax",%progbits
 876              		.align	1
 877              		.global	PD0_inp
 878              		.syntax unified
 879              		.thumb
 880              		.thumb_func
 882              	PD0_inp:
 883              	.LFB138:
 232:Core/Src/init.c **** void PD0_inp(void)
 233:Core/Src/init.c **** {
 884              		.loc 1 233 1 is_stmt 1 view -0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 0
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888              		@ link register save eliminated.
 234:Core/Src/init.c ****     MODIFY_REG(GPIOD->MODER, GPIO_MODER_MODE0_Msk, (0x0u << GPIO_MODER_MODE0_Pos)); // 00 = Input
 889              		.loc 1 234 5 view .LVU204
 890 0000 054A     		ldr	r2, .L40
 891 0002 1368     		ldr	r3, [r2]
 892 0004 23F00303 		bic	r3, r3, #3
 893 0008 1360     		str	r3, [r2]
 235:Core/Src/init.c ****     MODIFY_REG(GPIOD->PUPDR, GPIO_PUPDR_PUPD0_Msk, (0x2u << GPIO_PUPDR_PUPD0_Pos)); // 10 = Pull-Do
 894              		.loc 1 235 5 view .LVU205
 895 000a D368     		ldr	r3, [r2, #12]
 896 000c 23F00303 		bic	r3, r3, #3
 897 0010 43F00203 		orr	r3, r3, #2
 898 0014 D360     		str	r3, [r2, #12]
 236:Core/Src/init.c **** }
 899              		.loc 1 236 1 is_stmt 0 view .LVU206
 900 0016 7047     		bx	lr
 901              	.L41:
 902              		.align	2
 903              	.L40:
 904 0018 000C0240 		.word	1073875968
 905              		.cfi_endproc
 906              	.LFE138:
 908              		.section	.text.GPIO_Init_With_Myself_Macros,"ax",%progbits
 909              		.align	1
 910              		.global	GPIO_Init_With_Myself_Macros
 911              		.syntax unified
 912              		.thumb
 913              		.thumb_func
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 54


 915              	GPIO_Init_With_Myself_Macros:
 916              	.LFB139:
 237:Core/Src/init.c **** 
 238:Core/Src/init.c **** 
 239:Core/Src/init.c **** void GPIO_Init_With_Myself_Macros(void){    
 917              		.loc 1 239 40 is_stmt 1 view -0
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 0
 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921              		@ link register save eliminated.
 922 0000 10B4     		push	{r4}
 923              	.LCFI4:
 924              		.cfi_def_cfa_offset 4
 925              		.cfi_offset 4, -4
 240:Core/Src/init.c ****     RCC_AHB1ENR |= RCC_GPIOD_EN; //    
 926              		.loc 1 240 5 view .LVU208
 927 0002 324A     		ldr	r2, .L44
 928 0004 D2F83038 		ldr	r3, [r2, #2096]
 929              		.loc 1 240 17 is_stmt 0 view .LVU209
 930 0008 43F00803 		orr	r3, r3, #8
 931 000c C2F83038 		str	r3, [r2, #2096]
 241:Core/Src/init.c ****     
 242:Core/Src/init.c ****         // Configure PD4 as input with pull-up
 243:Core/Src/init.c ****     BIT_CLEAR(GPIOD_MODER, 0x03U << 8); // Clear bits 9:8
 932              		.loc 1 243 5 is_stmt 1 view .LVU210
 933 0010 2F4B     		ldr	r3, .L44+4
 934 0012 D3F8002C 		ldr	r2, [r3, #3072]
 935 0016 22F44072 		bic	r2, r2, #768
 936 001a C3F8002C 		str	r2, [r3, #3072]
 244:Core/Src/init.c ****     BIT_SET(GPIOD_PUPDR, GPIO_PUPDR_PU_4);
 937              		.loc 1 244 5 view .LVU211
 938 001e D3F80C1C 		ldr	r1, [r3, #3084]
 939 0022 41F48071 		orr	r1, r1, #256
 940 0026 C3F80C1C 		str	r1, [r3, #3084]
 245:Core/Src/init.c ****     
 246:Core/Src/init.c ****     // Set output type to push-pull (already 0 by default)
 247:Core/Src/init.c ****     BIT_CLEAR(GPIOD_OTYPER, 0x0FU); // Clear bits 0-3
 941              		.loc 1 247 5 view .LVU212
 942 002a D3F8040C 		ldr	r0, [r3, #3076]
 943 002e 20F00F00 		bic	r0, r0, #15
 944 0032 C3F8040C 		str	r0, [r3, #3076]
 248:Core/Src/init.c ****     
 249:Core/Src/init.c ****     // Set medium speed
 250:Core/Src/init.c ****     BIT_SET(GPIOD_OSPEEDR, GPIO_OSPEEDR_MED_0);
 945              		.loc 1 250 5 view .LVU213
 946 0036 D3F8080C 		ldr	r0, [r3, #3080]
 947 003a 40F00104 		orr	r4, r0, #1
 948 003e C3F8084C 		str	r4, [r3, #3080]
 251:Core/Src/init.c ****     BIT_SET(GPIOD_OSPEEDR, GPIO_OSPEEDR_MED_1);
 949              		.loc 1 251 5 view .LVU214
 950 0042 40F00504 		orr	r4, r0, #5
 951 0046 C3F8084C 		str	r4, [r3, #3080]
 252:Core/Src/init.c ****     BIT_SET(GPIOD_OSPEEDR, GPIO_OSPEEDR_MED_2);
 952              		.loc 1 252 5 view .LVU215
 953 004a 40F01504 		orr	r4, r0, #21
 954 004e C3F8084C 		str	r4, [r3, #3080]
 253:Core/Src/init.c ****     BIT_SET(GPIOD_OSPEEDR, GPIO_OSPEEDR_MED_3);
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 55


 955              		.loc 1 253 5 view .LVU216
 956 0052 40F05500 		orr	r0, r0, #85
 957 0056 C3F8080C 		str	r0, [r3, #3080]
 254:Core/Src/init.c ****     
 255:Core/Src/init.c ****     // Configure PD0 as input with pull-up (Button 2)
 256:Core/Src/init.c ****     BIT_CLEAR(GPIOD_MODER, GPIO_PIN_OUT_0);
 958              		.loc 1 256 5 view .LVU217
 959 005a 22F00102 		bic	r2, r2, #1
 960 005e C3F8002C 		str	r2, [r3, #3072]
 257:Core/Src/init.c ****     BIT_SET(GPIOD_PUPDR, GPIO_PIN_PU_0);
 961              		.loc 1 257 5 view .LVU218
 962 0062 41F00101 		orr	r1, r1, #1
 963 0066 C3F80C1C 		str	r1, [r3, #3084]
 258:Core/Src/init.c ****     
 259:Core/Src/init.c ****     // Configure PD4 as input with pull-up (Button 1)
 260:Core/Src/init.c ****     BIT_CLEAR(GPIOD_MODER, GPIO_PIN_OUT_4);
 964              		.loc 1 260 5 view .LVU219
 965 006a 22F48072 		bic	r2, r2, #256
 966 006e C3F8002C 		str	r2, [r3, #3072]
 261:Core/Src/init.c ****     BIT_SET(GPIOD_PUPDR, GPIO_PIN_PU_4);
 967              		.loc 1 261 5 view .LVU220
 968 0072 41F48071 		orr	r1, r1, #256
 969 0076 C3F80C1C 		str	r1, [r3, #3084]
 262:Core/Src/init.c **** 
 263:Core/Src/init.c ****     BIT_SET(GPIOD_BSRR, GPIO_PIN_RESET_0); //  
 970              		.loc 1 263 5 view .LVU221
 971 007a D3F8181C 		ldr	r1, [r3, #3096]
 972 007e 41F48030 		orr	r0, r1, #65536
 973 0082 C3F8180C 		str	r0, [r3, #3096]
 264:Core/Src/init.c ****     BIT_SET(GPIOD_BSRR, GPIO_PIN_RESET_1); //  
 974              		.loc 1 264 5 view .LVU222
 975 0086 41F44030 		orr	r0, r1, #196608
 976 008a C3F8180C 		str	r0, [r3, #3096]
 265:Core/Src/init.c ****     BIT_SET(GPIOD_BSRR, GPIO_PIN_RESET_2); //  
 977              		.loc 1 265 5 view .LVU223
 978 008e 41F4E020 		orr	r0, r1, #458752
 979 0092 C3F8180C 		str	r0, [r3, #3096]
 266:Core/Src/init.c ****     BIT_SET(GPIOD_BSRR, GPIO_PIN_RESET_3); //  
 980              		.loc 1 266 5 view .LVU224
 981 0096 41F47020 		orr	r0, r1, #983040
 982 009a C3F8180C 		str	r0, [r3, #3096]
 267:Core/Src/init.c ****     BIT_SET(GPIOD_BSRR, GPIO_PIN_RESET_4); //  
 983              		.loc 1 267 5 view .LVU225
 984 009e 41F4F811 		orr	r1, r1, #2031616
 985 00a2 C3F8181C 		str	r1, [r3, #3096]
 268:Core/Src/init.c **** 
 269:Core/Src/init.c ****     BIT_SET(GPIOD_MODER, GPIO_PIN_OUT_0); //  PD0  , 
 986              		.loc 1 269 5 view .LVU226
 987 00a6 42F00101 		orr	r1, r2, #1
 988 00aa C3F8001C 		str	r1, [r3, #3072]
 270:Core/Src/init.c ****     BIT_SET(GPIOD_MODER, GPIO_PIN_OUT_1); //  PD1  , 
 989              		.loc 1 270 5 view .LVU227
 990 00ae 42F00501 		orr	r1, r2, #5
 991 00b2 C3F8001C 		str	r1, [r3, #3072]
 271:Core/Src/init.c ****     BIT_SET(GPIOD_MODER, GPIO_PIN_OUT_2); //  PD2  , 
 992              		.loc 1 271 5 view .LVU228
 993 00b6 42F01501 		orr	r1, r2, #21
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 56


 994 00ba C3F8001C 		str	r1, [r3, #3072]
 272:Core/Src/init.c ****     BIT_SET(GPIOD_MODER, GPIO_PIN_OUT_3); //  PD3  , 
 995              		.loc 1 272 5 view .LVU229
 996 00be 42F05502 		orr	r2, r2, #85
 997 00c2 C3F8002C 		str	r2, [r3, #3072]
 273:Core/Src/init.c **** 
 274:Core/Src/init.c ****     BIT_SET(GPIOD_OTYPER, GPIO_OFF); //    
 998              		.loc 1 274 5 view .LVU230
 275:Core/Src/init.c **** 
 276:Core/Src/init.c ****     BIT_SET(GPIOD_OSPEEDR, GPIO_PIN_MED_1); //  c  
 999              		.loc 1 276 5 view .LVU231
 277:Core/Src/init.c ****     BIT_SET(GPIOD_OSPEEDR, GPIO_PIN_MED_2); //  c  
 1000              		.loc 1 277 5 view .LVU232
 278:Core/Src/init.c ****     BIT_SET(GPIOD_OSPEEDR, GPIO_PIN_MED_3); //  c  
 1001              		.loc 1 278 5 view .LVU233
 279:Core/Src/init.c **** }
 1002              		.loc 1 279 1 is_stmt 0 view .LVU234
 1003 00c6 5DF8044B 		ldr	r4, [sp], #4
 1004              	.LCFI5:
 1005              		.cfi_restore 4
 1006              		.cfi_def_cfa_offset 0
 1007 00ca 7047     		bx	lr
 1008              	.L45:
 1009              		.align	2
 1010              	.L44:
 1011 00cc 00300240 		.word	1073885184
 1012 00d0 00000240 		.word	1073872896
 1013              		.cfi_endproc
 1014              	.LFE139:
 1016              		.section	.text.GPIO_Init_CMSIS,"ax",%progbits
 1017              		.align	1
 1018              		.global	GPIO_Init_CMSIS
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1023              	GPIO_Init_CMSIS:
 1024              	.LFB140:
 280:Core/Src/init.c **** 
 281:Core/Src/init.c **** void GPIO_Init_CMSIS(void){
 1025              		.loc 1 281 27 is_stmt 1 view -0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 0
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 1029              		@ link register save eliminated.
 282:Core/Src/init.c ****     SET_BIT(GPIOB->MODER, GPIO_MODER_MODER14_0); //  c 
 1030              		.loc 1 282 5 view .LVU236
 1031 0000 084B     		ldr	r3, .L47
 1032 0002 1A68     		ldr	r2, [r3]
 1033 0004 42F08052 		orr	r2, r2, #268435456
 1034 0008 1A60     		str	r2, [r3]
 283:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT14);
 1035              		.loc 1 283 5 view .LVU237
 1036 000a 5A68     		ldr	r2, [r3, #4]
 1037 000c 22F48042 		bic	r2, r2, #16384
 1038 0010 5A60     		str	r2, [r3, #4]
 284:Core/Src/init.c ****     SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR14_0);
 1039              		.loc 1 284 5 view .LVU238
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 57


 1040 0012 9A68     		ldr	r2, [r3, #8]
 1041 0014 42F08052 		orr	r2, r2, #268435456
 1042 0018 9A60     		str	r2, [r3, #8]
 285:Core/Src/init.c ****     SET_BIT(GPIOB->BSRR, GPIO_BSRR_BR14);
 1043              		.loc 1 285 5 view .LVU239
 1044 001a 9A69     		ldr	r2, [r3, #24]
 1045 001c 42F08042 		orr	r2, r2, #1073741824
 1046 0020 9A61     		str	r2, [r3, #24]
 286:Core/Src/init.c **** }
 1047              		.loc 1 286 1 is_stmt 0 view .LVU240
 1048 0022 7047     		bx	lr
 1049              	.L48:
 1050              		.align	2
 1051              	.L47:
 1052 0024 00040240 		.word	1073873920
 1053              		.cfi_endproc
 1054              	.LFE140:
 1056              		.section	.text.GPIO_Reset,"ax",%progbits
 1057              		.align	1
 1058              		.global	GPIO_Reset
 1059              		.syntax unified
 1060              		.thumb
 1061              		.thumb_func
 1063              	GPIO_Reset:
 1064              	.LFB141:
 287:Core/Src/init.c **** 
 288:Core/Src/init.c **** void GPIO_Reset(void){
 1065              		.loc 1 288 22 is_stmt 1 view -0
 1066              		.cfi_startproc
 1067              		@ args = 0, pretend = 0, frame = 0
 1068              		@ frame_needed = 0, uses_anonymous_args = 0
 1069              		@ link register save eliminated.
 289:Core/Src/init.c ****     BIT_SET(GPIOD_BSRR, GPIO_PIN_RESET_0); //  
 1070              		.loc 1 289 5 view .LVU242
 1071 0000 0B4A     		ldr	r2, .L50
 1072 0002 D2F8183C 		ldr	r3, [r2, #3096]
 1073 0006 43F48031 		orr	r1, r3, #65536
 1074 000a C2F8181C 		str	r1, [r2, #3096]
 290:Core/Src/init.c ****     BIT_SET(GPIOD_BSRR, GPIO_PIN_RESET_1); //  
 1075              		.loc 1 290 5 view .LVU243
 1076 000e 43F44031 		orr	r1, r3, #196608
 1077 0012 C2F8181C 		str	r1, [r2, #3096]
 291:Core/Src/init.c ****     BIT_SET(GPIOD_BSRR, GPIO_PIN_RESET_2); //  
 1078              		.loc 1 291 5 view .LVU244
 1079 0016 43F4E021 		orr	r1, r3, #458752
 1080 001a C2F8181C 		str	r1, [r2, #3096]
 292:Core/Src/init.c ****     BIT_SET(GPIOD_BSRR, GPIO_PIN_RESET_3); //  
 1081              		.loc 1 292 5 view .LVU245
 1082 001e 43F47021 		orr	r1, r3, #983040
 1083 0022 C2F8181C 		str	r1, [r2, #3096]
 293:Core/Src/init.c ****     BIT_SET(GPIOD_BSRR, GPIO_PIN_RESET_4); //  
 1084              		.loc 1 293 5 view .LVU246
 1085 0026 43F4F813 		orr	r3, r3, #2031616
 1086 002a C2F8183C 		str	r3, [r2, #3096]
 294:Core/Src/init.c **** }
 1087              		.loc 1 294 1 is_stmt 0 view .LVU247
 1088 002e 7047     		bx	lr
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 58


 1089              	.L51:
 1090              		.align	2
 1091              	.L50:
 1092 0030 00000240 		.word	1073872896
 1093              		.cfi_endproc
 1094              	.LFE141:
 1096              		.section	.text.delay_ms,"ax",%progbits
 1097              		.align	1
 1098              		.global	delay_ms
 1099              		.syntax unified
 1100              		.thumb
 1101              		.thumb_func
 1103              	delay_ms:
 1104              	.LVL12:
 1105              	.LFB142:
 295:Core/Src/init.c **** 
 296:Core/Src/init.c **** void delay_ms(uint32_t ms) {
 1106              		.loc 1 296 28 is_stmt 1 view -0
 1107              		.cfi_startproc
 1108              		@ args = 0, pretend = 0, frame = 0
 1109              		@ frame_needed = 0, uses_anonymous_args = 0
 1110              		@ link register save eliminated.
 297:Core/Src/init.c ****     for(uint32_t i = 0; i < ms * 1000; i++);
 1111              		.loc 1 297 5 view .LVU249
 1112              	.LBB14:
 1113              		.loc 1 297 9 view .LVU250
 1114              		.loc 1 297 18 is_stmt 0 view .LVU251
 1115 0000 0022     		movs	r2, #0
 1116              		.loc 1 297 5 view .LVU252
 1117 0002 00E0     		b	.L53
 1118              	.LVL13:
 1119              	.L54:
 1120              		.loc 1 297 41 is_stmt 1 discriminator 3 view .LVU253
 1121 0004 0132     		adds	r2, r2, #1
 1122              	.LVL14:
 1123              	.L53:
 1124              		.loc 1 297 27 discriminator 1 view .LVU254
 1125              		.loc 1 297 32 is_stmt 0 discriminator 1 view .LVU255
 1126 0006 4FF47A73 		mov	r3, #1000
 1127 000a 00FB03F3 		mul	r3, r0, r3
 1128              		.loc 1 297 27 discriminator 1 view .LVU256
 1129 000e 9342     		cmp	r3, r2
 1130 0010 F8D8     		bhi	.L54
 1131              	.LBE14:
 298:Core/Src/init.c **** }...
 1132              		.loc 1 298 1 view .LVU257
 1133 0012 7047     		bx	lr
 1134              		.cfi_endproc
 1135              	.LFE142:
 1137              		.text
 1138              	.Letext0:
 1139              		.file 3 "CMSIS/Devices/STM32F4xx/Inc/STM32F429ZI/stm32f429xx.h"
 1140              		.file 4 "C:/Users/Nez3rt/OneDrive/\320\240\320\260\320\261\320\276\321\207\320\270\320\271 \321\20
 1141              		.file 5 "C:/Users/Nez3rt/OneDrive/\320\240\320\260\320\261\320\276\321\207\320\270\320\271 \321\20
 1142              		.file 6 "Core/Src/../Inc/../../CMSIS/Devices/STM32F4xx/Inc/stm32f4xx.h"
ARM GAS  C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s 			page 59


DEFINED SYMBOLS
                            *ABS*:00000000 init.c
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:21     .text.NVIC_EncodePriority:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:26     .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:89     .text.GPIO_Init:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:95     .text.GPIO_Init:00000000 GPIO_Init
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:247    .text.GPIO_Init:00000130 $d
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:253    .text.CLK_CLEAR:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:259    .text.CLK_CLEAR:00000000 CLK_CLEAR
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:322    .text.CLK_CLEAR:00000050 $d
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:327    .text.ITR_init:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:333    .text.ITR_init:00000000 ITR_init
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:422    .text.ITR_init:00000058 $d
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:430    .text.SysTick_Init:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:436    .text.SysTick_Init:00000000 SysTick_Init
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:475    .text.SysTick_Init:0000003c $d
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:480    .text.RCC_Init:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:486    .text.RCC_Init:00000000 RCC_Init
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:639    .text.RCC_Init:000000f0 $d
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:645    .text.Led_init:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:651    .text.Led_init:00000000 Led_init
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:777    .text.Led_init:00000108 $d
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:784    .text.Buttons_Init:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:790    .text.Buttons_Init:00000000 Buttons_Init
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:828    .text.Buttons_Init:00000038 $d
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:834    .text.PD0_out:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:840    .text.PD0_out:00000000 PD0_out
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:871    .text.PD0_out:0000002c $d
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:876    .text.PD0_inp:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:882    .text.PD0_inp:00000000 PD0_inp
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:904    .text.PD0_inp:00000018 $d
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:909    .text.GPIO_Init_With_Myself_Macros:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:915    .text.GPIO_Init_With_Myself_Macros:00000000 GPIO_Init_With_Myself_Macros
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:1011   .text.GPIO_Init_With_Myself_Macros:000000cc $d
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:1017   .text.GPIO_Init_CMSIS:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:1023   .text.GPIO_Init_CMSIS:00000000 GPIO_Init_CMSIS
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:1052   .text.GPIO_Init_CMSIS:00000024 $d
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:1057   .text.GPIO_Reset:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:1063   .text.GPIO_Reset:00000000 GPIO_Reset
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:1092   .text.GPIO_Reset:00000030 $d
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:1097   .text.delay_ms:00000000 $t
C:\Users\Nez3rt\AppData\Local\Temp\cccZSRCi.s:1103   .text.delay_ms:00000000 delay_ms

NO UNDEFINED SYMBOLS
