{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 12:33:06 2020 " "Info: Processing started: Wed Dec 23 12:33:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off command_decoder -c command_decoder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off command_decoder -c command_decoder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[12\] " "Warning: Node \"temp\[12\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[10\] " "Warning: Node \"temp\[10\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[11\] " "Warning: Node \"temp\[11\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[15\] " "Warning: Node \"temp\[15\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[14\] " "Warning: Node \"temp\[14\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[13\] " "Warning: Node \"temp\[13\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[9\] " "Warning: Node \"temp\[9\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[8\] " "Warning: Node \"temp\[8\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[7\] " "Warning: Node \"temp\[7\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[6\] " "Warning: Node \"temp\[6\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[5\] " "Warning: Node \"temp\[5\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[4\] " "Warning: Node \"temp\[4\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[3\] " "Warning: Node \"temp\[3\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[2\] " "Warning: Node \"temp\[2\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\] " "Warning: Node \"temp\[1\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[0\] " "Warning: Node \"temp\[0\]\" is a latch" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a\[1\] " "Info: Assuming node \"a\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a\[0\] " "Info: Assuming node \"a\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b\[1\] " "Info: Assuming node \"b\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b\[2\] " "Info: Assuming node \"b\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a\[3\] " "Info: Assuming node \"a\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b\[3\] " "Info: Assuming node \"b\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b\[0\] " "Info: Assuming node \"b\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a\[2\] " "Info: Assuming node \"a\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "en " "Info: Assuming node \"en\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "temp\[15\]~116 " "Info: Detected gated clock \"temp\[15\]~116\" as buffer" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "temp\[15\]~116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "temp\[15\]~106 " "Info: Detected gated clock \"temp\[15\]~106\" as buffer" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "temp\[15\]~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp\[15\] b\[3\] a\[1\] 5.067 ns register " "Info: tsu for register \"temp\[15\]\" (data pin = \"b\[3\]\", clock pin = \"a\[1\]\") is 5.067 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.626 ns + Longest pin register " "Info: + Longest pin to register delay is 9.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns b\[3\] 1 CLK PIN_C9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 4; CLK Node = 'b\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.783 ns) + CELL(0.366 ns) 5.958 ns temp\[14\]~104 2 COMB LCCOMB_X27_Y1_N28 2 " "Info: 2: + IC(4.783 ns) + CELL(0.366 ns) = 5.958 ns; Loc. = LCCOMB_X27_Y1_N28; Fanout = 2; COMB Node = 'temp\[14\]~104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.149 ns" { b[3] temp[14]~104 } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.346 ns) 6.558 ns temp\[15\]~105 3 COMB LCCOMB_X27_Y1_N8 1 " "Info: 3: + IC(0.254 ns) + CELL(0.346 ns) = 6.558 ns; Loc. = LCCOMB_X27_Y1_N8; Fanout = 1; COMB Node = 'temp\[15\]~105'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { temp[14]~104 temp[15]~105 } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.711 ns) + CELL(0.357 ns) 9.626 ns temp\[15\] 4 REG LCCOMB_X37_Y24_N16 1 " "Info: 4: + IC(2.711 ns) + CELL(0.357 ns) = 9.626 ns; Loc. = LCCOMB_X37_Y24_N16; Fanout = 1; REG Node = 'temp\[15\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { temp[15]~105 temp[15] } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.878 ns ( 19.51 % ) " "Info: Total cell delay = 1.878 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.748 ns ( 80.49 % ) " "Info: Total interconnect delay = 7.748 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.626 ns" { b[3] temp[14]~104 temp[15]~105 temp[15] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.626 ns" { b[3] {} b[3]~combout {} temp[14]~104 {} temp[15]~105 {} temp[15] {} } { 0.000ns 0.000ns 4.783ns 0.254ns 2.711ns } { 0.000ns 0.809ns 0.366ns 0.346ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.503 ns + " "Info: + Micro setup delay of destination is 0.503 ns" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a\[1\] destination 5.062 ns - Shortest register " "Info: - Shortest clock path from clock \"a\[1\]\" to destination register is 5.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns a\[1\] 1 CLK PIN_AA7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 12; CLK Node = 'a\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.053 ns) 2.013 ns temp\[15\]~106 2 COMB LCCOMB_X27_Y1_N12 1 " "Info: 2: + IC(1.103 ns) + CELL(0.053 ns) = 2.013 ns; Loc. = LCCOMB_X27_Y1_N12; Fanout = 1; COMB Node = 'temp\[15\]~106'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { a[1] temp[15]~106 } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(0.000 ns) 4.081 ns temp\[15\]~106clkctrl 3 COMB CLKCTRL_G9 16 " "Info: 3: + IC(2.068 ns) + CELL(0.000 ns) = 4.081 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'temp\[15\]~106clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { temp[15]~106 temp[15]~106clkctrl } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.053 ns) 5.062 ns temp\[15\] 4 REG LCCOMB_X37_Y24_N16 1 " "Info: 4: + IC(0.928 ns) + CELL(0.053 ns) = 5.062 ns; Loc. = LCCOMB_X37_Y24_N16; Fanout = 1; REG Node = 'temp\[15\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { temp[15]~106clkctrl temp[15] } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.963 ns ( 19.02 % ) " "Info: Total cell delay = 0.963 ns ( 19.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.099 ns ( 80.98 % ) " "Info: Total interconnect delay = 4.099 ns ( 80.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { a[1] temp[15]~106 temp[15]~106clkctrl temp[15] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { a[1] {} a[1]~combout {} temp[15]~106 {} temp[15]~106clkctrl {} temp[15] {} } { 0.000ns 0.000ns 1.103ns 2.068ns 0.928ns } { 0.000ns 0.857ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.626 ns" { b[3] temp[14]~104 temp[15]~105 temp[15] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.626 ns" { b[3] {} b[3]~combout {} temp[14]~104 {} temp[15]~105 {} temp[15] {} } { 0.000ns 0.000ns 4.783ns 0.254ns 2.711ns } { 0.000ns 0.809ns 0.366ns 0.346ns 0.357ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { a[1] temp[15]~106 temp[15]~106clkctrl temp[15] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { a[1] {} a[1]~combout {} temp[15]~106 {} temp[15]~106clkctrl {} temp[15] {} } { 0.000ns 0.000ns 1.103ns 2.068ns 0.928ns } { 0.000ns 0.857ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "b\[3\] ALU temp\[12\] 10.469 ns register " "Info: tco from clock \"b\[3\]\" to destination pin \"ALU\" through register \"temp\[12\]\" is 10.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[3\] source 6.374 ns + Longest register " "Info: + Longest clock path from clock \"b\[3\]\" to source register is 6.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns b\[3\] 1 CLK PIN_C9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 4; CLK Node = 'b\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.272 ns) 2.791 ns temp\[15\]~116 2 COMB LCCOMB_X27_Y1_N20 1 " "Info: 2: + IC(1.710 ns) + CELL(0.272 ns) = 2.791 ns; Loc. = LCCOMB_X27_Y1_N20; Fanout = 1; COMB Node = 'temp\[15\]~116'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { b[3] temp[15]~116 } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 3.308 ns temp\[15\]~106 3 COMB LCCOMB_X27_Y1_N12 1 " "Info: 3: + IC(0.245 ns) + CELL(0.272 ns) = 3.308 ns; Loc. = LCCOMB_X27_Y1_N12; Fanout = 1; COMB Node = 'temp\[15\]~106'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { temp[15]~116 temp[15]~106 } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(0.000 ns) 5.376 ns temp\[15\]~106clkctrl 4 COMB CLKCTRL_G9 16 " "Info: 4: + IC(2.068 ns) + CELL(0.000 ns) = 5.376 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'temp\[15\]~106clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { temp[15]~106 temp[15]~106clkctrl } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.053 ns) 6.374 ns temp\[12\] 5 REG LCCOMB_X23_Y1_N0 1 " "Info: 5: + IC(0.945 ns) + CELL(0.053 ns) = 6.374 ns; Loc. = LCCOMB_X23_Y1_N0; Fanout = 1; REG Node = 'temp\[12\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { temp[15]~106clkctrl temp[12] } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.406 ns ( 22.06 % ) " "Info: Total cell delay = 1.406 ns ( 22.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.968 ns ( 77.94 % ) " "Info: Total interconnect delay = 4.968 ns ( 77.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.374 ns" { b[3] temp[15]~116 temp[15]~106 temp[15]~106clkctrl temp[12] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.374 ns" { b[3] {} b[3]~combout {} temp[15]~116 {} temp[15]~106 {} temp[15]~106clkctrl {} temp[12] {} } { 0.000ns 0.000ns 1.710ns 0.245ns 2.068ns 0.945ns } { 0.000ns 0.809ns 0.272ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.095 ns + Longest register pin " "Info: + Longest register to pin delay is 4.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[12\] 1 REG LCCOMB_X23_Y1_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y1_N0; Fanout = 1; REG Node = 'temp\[12\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[12] } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.366 ns) 0.745 ns process_0~9 2 COMB LCCOMB_X23_Y1_N2 1 " "Info: 2: + IC(0.379 ns) + CELL(0.366 ns) = 0.745 ns; Loc. = LCCOMB_X23_Y1_N2; Fanout = 1; COMB Node = 'process_0~9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { temp[12] process_0~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(2.154 ns) 4.095 ns ALU 3 PIN PIN_Y2 0 " "Info: 3: + IC(1.196 ns) + CELL(2.154 ns) = 4.095 ns; Loc. = PIN_Y2; Fanout = 0; PIN Node = 'ALU'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { process_0~9 ALU } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.520 ns ( 61.54 % ) " "Info: Total cell delay = 2.520 ns ( 61.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.575 ns ( 38.46 % ) " "Info: Total interconnect delay = 1.575 ns ( 38.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.095 ns" { temp[12] process_0~9 ALU } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.095 ns" { temp[12] {} process_0~9 {} ALU {} } { 0.000ns 0.379ns 1.196ns } { 0.000ns 0.366ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.374 ns" { b[3] temp[15]~116 temp[15]~106 temp[15]~106clkctrl temp[12] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.374 ns" { b[3] {} b[3]~combout {} temp[15]~116 {} temp[15]~106 {} temp[15]~106clkctrl {} temp[12] {} } { 0.000ns 0.000ns 1.710ns 0.245ns 2.068ns 0.945ns } { 0.000ns 0.809ns 0.272ns 0.272ns 0.000ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.095 ns" { temp[12] process_0~9 ALU } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.095 ns" { temp[12] {} process_0~9 {} ALU {} } { 0.000ns 0.379ns 1.196ns } { 0.000ns 0.366ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "temp\[11\] a\[2\] b\[3\] 1.002 ns register " "Info: th for register \"temp\[11\]\" (data pin = \"a\[2\]\", clock pin = \"b\[3\]\") is 1.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b\[3\] destination 6.371 ns + Longest register " "Info: + Longest clock path from clock \"b\[3\]\" to destination register is 6.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns b\[3\] 1 CLK PIN_C9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 4; CLK Node = 'b\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.272 ns) 2.791 ns temp\[15\]~116 2 COMB LCCOMB_X27_Y1_N20 1 " "Info: 2: + IC(1.710 ns) + CELL(0.272 ns) = 2.791 ns; Loc. = LCCOMB_X27_Y1_N20; Fanout = 1; COMB Node = 'temp\[15\]~116'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { b[3] temp[15]~116 } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 3.308 ns temp\[15\]~106 3 COMB LCCOMB_X27_Y1_N12 1 " "Info: 3: + IC(0.245 ns) + CELL(0.272 ns) = 3.308 ns; Loc. = LCCOMB_X27_Y1_N12; Fanout = 1; COMB Node = 'temp\[15\]~106'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { temp[15]~116 temp[15]~106 } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(0.000 ns) 5.376 ns temp\[15\]~106clkctrl 4 COMB CLKCTRL_G9 16 " "Info: 4: + IC(2.068 ns) + CELL(0.000 ns) = 5.376 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'temp\[15\]~106clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { temp[15]~106 temp[15]~106clkctrl } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.053 ns) 6.371 ns temp\[11\] 5 REG LCCOMB_X23_Y1_N14 1 " "Info: 5: + IC(0.942 ns) + CELL(0.053 ns) = 6.371 ns; Loc. = LCCOMB_X23_Y1_N14; Fanout = 1; REG Node = 'temp\[11\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { temp[15]~106clkctrl temp[11] } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.406 ns ( 22.07 % ) " "Info: Total cell delay = 1.406 ns ( 22.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.965 ns ( 77.93 % ) " "Info: Total interconnect delay = 4.965 ns ( 77.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.371 ns" { b[3] temp[15]~116 temp[15]~106 temp[15]~106clkctrl temp[11] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.371 ns" { b[3] {} b[3]~combout {} temp[15]~116 {} temp[15]~106 {} temp[15]~106clkctrl {} temp[11] {} } { 0.000ns 0.000ns 1.710ns 0.245ns 2.068ns 0.942ns } { 0.000ns 0.809ns 0.272ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.369 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns a\[2\] 1 CLK PIN_AA9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 10; CLK Node = 'a\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.940 ns) + CELL(0.225 ns) 4.937 ns Equal16~4 2 COMB LCCOMB_X23_Y1_N12 1 " "Info: 2: + IC(3.940 ns) + CELL(0.225 ns) = 4.937 ns; Loc. = LCCOMB_X23_Y1_N12; Fanout = 1; COMB Node = 'Equal16~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.165 ns" { a[2] Equal16~4 } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.225 ns) 5.369 ns temp\[11\] 3 REG LCCOMB_X23_Y1_N14 1 " "Info: 3: + IC(0.207 ns) + CELL(0.225 ns) = 5.369 ns; Loc. = LCCOMB_X23_Y1_N14; Fanout = 1; REG Node = 'temp\[11\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { Equal16~4 temp[11] } "NODE_NAME" } } { "command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns ( 22.76 % ) " "Info: Total cell delay = 1.222 ns ( 22.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.147 ns ( 77.24 % ) " "Info: Total interconnect delay = 4.147 ns ( 77.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.369 ns" { a[2] Equal16~4 temp[11] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.369 ns" { a[2] {} a[2]~combout {} Equal16~4 {} temp[11] {} } { 0.000ns 0.000ns 3.940ns 0.207ns } { 0.000ns 0.772ns 0.225ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.371 ns" { b[3] temp[15]~116 temp[15]~106 temp[15]~106clkctrl temp[11] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.371 ns" { b[3] {} b[3]~combout {} temp[15]~116 {} temp[15]~106 {} temp[15]~106clkctrl {} temp[11] {} } { 0.000ns 0.000ns 1.710ns 0.245ns 2.068ns 0.942ns } { 0.000ns 0.809ns 0.272ns 0.272ns 0.000ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.369 ns" { a[2] Equal16~4 temp[11] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.369 ns" { a[2] {} a[2]~combout {} Equal16~4 {} temp[11] {} } { 0.000ns 0.000ns 3.940ns 0.207ns } { 0.000ns 0.772ns 0.225ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 12:33:06 2020 " "Info: Processing ended: Wed Dec 23 12:33:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
