
Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004720  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  080048a8  080048a8  000058a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ac8  08004ac8  00006010  2**0
                  CONTENTS
  4 .ARM          00000008  08004ac8  08004ac8  00005ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ad0  08004ad0  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ad0  08004ad0  00005ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ad4  08004ad4  00005ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004ad8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  20000010  08004ae8  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ac  08004ae8  000061ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a249  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001757  00000000  00000000  00010289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a8  00000000  00000000  000119e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006a2  00000000  00000000  00012288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000259a4  00000000  00000000  0001292a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a0b7  00000000  00000000  000382ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e803e  00000000  00000000  00042385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012a3c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002640  00000000  00000000  0012a408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0012ca48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004890 	.word	0x08004890

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08004890 	.word	0x08004890

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	@ 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__gedf2>:
 8000794:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000798:	e006      	b.n	80007a8 <__cmpdf2+0x4>
 800079a:	bf00      	nop

0800079c <__ledf2>:
 800079c:	f04f 0c01 	mov.w	ip, #1
 80007a0:	e002      	b.n	80007a8 <__cmpdf2+0x4>
 80007a2:	bf00      	nop

080007a4 <__cmpdf2>:
 80007a4:	f04f 0c01 	mov.w	ip, #1
 80007a8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007be:	d01b      	beq.n	80007f8 <__cmpdf2+0x54>
 80007c0:	b001      	add	sp, #4
 80007c2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007c6:	bf0c      	ite	eq
 80007c8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007cc:	ea91 0f03 	teqne	r1, r3
 80007d0:	bf02      	ittt	eq
 80007d2:	ea90 0f02 	teqeq	r0, r2
 80007d6:	2000      	moveq	r0, #0
 80007d8:	4770      	bxeq	lr
 80007da:	f110 0f00 	cmn.w	r0, #0
 80007de:	ea91 0f03 	teq	r1, r3
 80007e2:	bf58      	it	pl
 80007e4:	4299      	cmppl	r1, r3
 80007e6:	bf08      	it	eq
 80007e8:	4290      	cmpeq	r0, r2
 80007ea:	bf2c      	ite	cs
 80007ec:	17d8      	asrcs	r0, r3, #31
 80007ee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80007f2:	f040 0001 	orr.w	r0, r0, #1
 80007f6:	4770      	bx	lr
 80007f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000800:	d102      	bne.n	8000808 <__cmpdf2+0x64>
 8000802:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000806:	d107      	bne.n	8000818 <__cmpdf2+0x74>
 8000808:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	d1d6      	bne.n	80007c0 <__cmpdf2+0x1c>
 8000812:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000816:	d0d3      	beq.n	80007c0 <__cmpdf2+0x1c>
 8000818:	f85d 0b04 	ldr.w	r0, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop

08000820 <__aeabi_cdrcmple>:
 8000820:	4684      	mov	ip, r0
 8000822:	4610      	mov	r0, r2
 8000824:	4662      	mov	r2, ip
 8000826:	468c      	mov	ip, r1
 8000828:	4619      	mov	r1, r3
 800082a:	4663      	mov	r3, ip
 800082c:	e000      	b.n	8000830 <__aeabi_cdcmpeq>
 800082e:	bf00      	nop

08000830 <__aeabi_cdcmpeq>:
 8000830:	b501      	push	{r0, lr}
 8000832:	f7ff ffb7 	bl	80007a4 <__cmpdf2>
 8000836:	2800      	cmp	r0, #0
 8000838:	bf48      	it	mi
 800083a:	f110 0f00 	cmnmi.w	r0, #0
 800083e:	bd01      	pop	{r0, pc}

08000840 <__aeabi_dcmpeq>:
 8000840:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000844:	f7ff fff4 	bl	8000830 <__aeabi_cdcmpeq>
 8000848:	bf0c      	ite	eq
 800084a:	2001      	moveq	r0, #1
 800084c:	2000      	movne	r0, #0
 800084e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000852:	bf00      	nop

08000854 <__aeabi_dcmplt>:
 8000854:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000858:	f7ff ffea 	bl	8000830 <__aeabi_cdcmpeq>
 800085c:	bf34      	ite	cc
 800085e:	2001      	movcc	r0, #1
 8000860:	2000      	movcs	r0, #0
 8000862:	f85d fb08 	ldr.w	pc, [sp], #8
 8000866:	bf00      	nop

08000868 <__aeabi_dcmple>:
 8000868:	f84d ed08 	str.w	lr, [sp, #-8]!
 800086c:	f7ff ffe0 	bl	8000830 <__aeabi_cdcmpeq>
 8000870:	bf94      	ite	ls
 8000872:	2001      	movls	r0, #1
 8000874:	2000      	movhi	r0, #0
 8000876:	f85d fb08 	ldr.w	pc, [sp], #8
 800087a:	bf00      	nop

0800087c <__aeabi_dcmpge>:
 800087c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000880:	f7ff ffce 	bl	8000820 <__aeabi_cdrcmple>
 8000884:	bf94      	ite	ls
 8000886:	2001      	movls	r0, #1
 8000888:	2000      	movhi	r0, #0
 800088a:	f85d fb08 	ldr.w	pc, [sp], #8
 800088e:	bf00      	nop

08000890 <__aeabi_dcmpgt>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff ffc4 	bl	8000820 <__aeabi_cdrcmple>
 8000898:	bf34      	ite	cc
 800089a:	2001      	movcc	r0, #1
 800089c:	2000      	movcs	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_d2iz>:
 80008a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008a8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008ac:	d215      	bcs.n	80008da <__aeabi_d2iz+0x36>
 80008ae:	d511      	bpl.n	80008d4 <__aeabi_d2iz+0x30>
 80008b0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008b8:	d912      	bls.n	80008e0 <__aeabi_d2iz+0x3c>
 80008ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008c6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80008ca:	fa23 f002 	lsr.w	r0, r3, r2
 80008ce:	bf18      	it	ne
 80008d0:	4240      	negne	r0, r0
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008de:	d105      	bne.n	80008ec <__aeabi_d2iz+0x48>
 80008e0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80008e4:	bf08      	it	eq
 80008e6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80008ea:	4770      	bx	lr
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2f>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008fc:	bf24      	itt	cs
 80008fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000902:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000906:	d90d      	bls.n	8000924 <__aeabi_d2f+0x30>
 8000908:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800090c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000910:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000914:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000918:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800091c:	bf08      	it	eq
 800091e:	f020 0001 	biceq.w	r0, r0, #1
 8000922:	4770      	bx	lr
 8000924:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000928:	d121      	bne.n	800096e <__aeabi_d2f+0x7a>
 800092a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800092e:	bfbc      	itt	lt
 8000930:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000934:	4770      	bxlt	lr
 8000936:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800093a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800093e:	f1c2 0218 	rsb	r2, r2, #24
 8000942:	f1c2 0c20 	rsb	ip, r2, #32
 8000946:	fa10 f30c 	lsls.w	r3, r0, ip
 800094a:	fa20 f002 	lsr.w	r0, r0, r2
 800094e:	bf18      	it	ne
 8000950:	f040 0001 	orrne.w	r0, r0, #1
 8000954:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000958:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800095c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000960:	ea40 000c 	orr.w	r0, r0, ip
 8000964:	fa23 f302 	lsr.w	r3, r3, r2
 8000968:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800096c:	e7cc      	b.n	8000908 <__aeabi_d2f+0x14>
 800096e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000972:	d107      	bne.n	8000984 <__aeabi_d2f+0x90>
 8000974:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000978:	bf1e      	ittt	ne
 800097a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800097e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000982:	4770      	bxne	lr
 8000984:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000988:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800098c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <__aeabi_uldivmod>:
 8000994:	b953      	cbnz	r3, 80009ac <__aeabi_uldivmod+0x18>
 8000996:	b94a      	cbnz	r2, 80009ac <__aeabi_uldivmod+0x18>
 8000998:	2900      	cmp	r1, #0
 800099a:	bf08      	it	eq
 800099c:	2800      	cmpeq	r0, #0
 800099e:	bf1c      	itt	ne
 80009a0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80009a4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80009a8:	f000 b96a 	b.w	8000c80 <__aeabi_idiv0>
 80009ac:	f1ad 0c08 	sub.w	ip, sp, #8
 80009b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009b4:	f000 f806 	bl	80009c4 <__udivmoddi4>
 80009b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009c0:	b004      	add	sp, #16
 80009c2:	4770      	bx	lr

080009c4 <__udivmoddi4>:
 80009c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009c8:	9d08      	ldr	r5, [sp, #32]
 80009ca:	460c      	mov	r4, r1
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d14e      	bne.n	8000a6e <__udivmoddi4+0xaa>
 80009d0:	4694      	mov	ip, r2
 80009d2:	458c      	cmp	ip, r1
 80009d4:	4686      	mov	lr, r0
 80009d6:	fab2 f282 	clz	r2, r2
 80009da:	d962      	bls.n	8000aa2 <__udivmoddi4+0xde>
 80009dc:	b14a      	cbz	r2, 80009f2 <__udivmoddi4+0x2e>
 80009de:	f1c2 0320 	rsb	r3, r2, #32
 80009e2:	4091      	lsls	r1, r2
 80009e4:	fa20 f303 	lsr.w	r3, r0, r3
 80009e8:	fa0c fc02 	lsl.w	ip, ip, r2
 80009ec:	4319      	orrs	r1, r3
 80009ee:	fa00 fe02 	lsl.w	lr, r0, r2
 80009f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009f6:	fa1f f68c 	uxth.w	r6, ip
 80009fa:	fbb1 f4f7 	udiv	r4, r1, r7
 80009fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a02:	fb07 1114 	mls	r1, r7, r4, r1
 8000a06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a0a:	fb04 f106 	mul.w	r1, r4, r6
 8000a0e:	4299      	cmp	r1, r3
 8000a10:	d90a      	bls.n	8000a28 <__udivmoddi4+0x64>
 8000a12:	eb1c 0303 	adds.w	r3, ip, r3
 8000a16:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000a1a:	f080 8112 	bcs.w	8000c42 <__udivmoddi4+0x27e>
 8000a1e:	4299      	cmp	r1, r3
 8000a20:	f240 810f 	bls.w	8000c42 <__udivmoddi4+0x27e>
 8000a24:	3c02      	subs	r4, #2
 8000a26:	4463      	add	r3, ip
 8000a28:	1a59      	subs	r1, r3, r1
 8000a2a:	fa1f f38e 	uxth.w	r3, lr
 8000a2e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a32:	fb07 1110 	mls	r1, r7, r0, r1
 8000a36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a3a:	fb00 f606 	mul.w	r6, r0, r6
 8000a3e:	429e      	cmp	r6, r3
 8000a40:	d90a      	bls.n	8000a58 <__udivmoddi4+0x94>
 8000a42:	eb1c 0303 	adds.w	r3, ip, r3
 8000a46:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000a4a:	f080 80fc 	bcs.w	8000c46 <__udivmoddi4+0x282>
 8000a4e:	429e      	cmp	r6, r3
 8000a50:	f240 80f9 	bls.w	8000c46 <__udivmoddi4+0x282>
 8000a54:	4463      	add	r3, ip
 8000a56:	3802      	subs	r0, #2
 8000a58:	1b9b      	subs	r3, r3, r6
 8000a5a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000a5e:	2100      	movs	r1, #0
 8000a60:	b11d      	cbz	r5, 8000a6a <__udivmoddi4+0xa6>
 8000a62:	40d3      	lsrs	r3, r2
 8000a64:	2200      	movs	r2, #0
 8000a66:	e9c5 3200 	strd	r3, r2, [r5]
 8000a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a6e:	428b      	cmp	r3, r1
 8000a70:	d905      	bls.n	8000a7e <__udivmoddi4+0xba>
 8000a72:	b10d      	cbz	r5, 8000a78 <__udivmoddi4+0xb4>
 8000a74:	e9c5 0100 	strd	r0, r1, [r5]
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e7f5      	b.n	8000a6a <__udivmoddi4+0xa6>
 8000a7e:	fab3 f183 	clz	r1, r3
 8000a82:	2900      	cmp	r1, #0
 8000a84:	d146      	bne.n	8000b14 <__udivmoddi4+0x150>
 8000a86:	42a3      	cmp	r3, r4
 8000a88:	d302      	bcc.n	8000a90 <__udivmoddi4+0xcc>
 8000a8a:	4290      	cmp	r0, r2
 8000a8c:	f0c0 80f0 	bcc.w	8000c70 <__udivmoddi4+0x2ac>
 8000a90:	1a86      	subs	r6, r0, r2
 8000a92:	eb64 0303 	sbc.w	r3, r4, r3
 8000a96:	2001      	movs	r0, #1
 8000a98:	2d00      	cmp	r5, #0
 8000a9a:	d0e6      	beq.n	8000a6a <__udivmoddi4+0xa6>
 8000a9c:	e9c5 6300 	strd	r6, r3, [r5]
 8000aa0:	e7e3      	b.n	8000a6a <__udivmoddi4+0xa6>
 8000aa2:	2a00      	cmp	r2, #0
 8000aa4:	f040 8090 	bne.w	8000bc8 <__udivmoddi4+0x204>
 8000aa8:	eba1 040c 	sub.w	r4, r1, ip
 8000aac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ab0:	fa1f f78c 	uxth.w	r7, ip
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000aba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000abe:	fb08 4416 	mls	r4, r8, r6, r4
 8000ac2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ac6:	fb07 f006 	mul.w	r0, r7, r6
 8000aca:	4298      	cmp	r0, r3
 8000acc:	d908      	bls.n	8000ae0 <__udivmoddi4+0x11c>
 8000ace:	eb1c 0303 	adds.w	r3, ip, r3
 8000ad2:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000ad6:	d202      	bcs.n	8000ade <__udivmoddi4+0x11a>
 8000ad8:	4298      	cmp	r0, r3
 8000ada:	f200 80cd 	bhi.w	8000c78 <__udivmoddi4+0x2b4>
 8000ade:	4626      	mov	r6, r4
 8000ae0:	1a1c      	subs	r4, r3, r0
 8000ae2:	fa1f f38e 	uxth.w	r3, lr
 8000ae6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000aea:	fb08 4410 	mls	r4, r8, r0, r4
 8000aee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000af2:	fb00 f707 	mul.w	r7, r0, r7
 8000af6:	429f      	cmp	r7, r3
 8000af8:	d908      	bls.n	8000b0c <__udivmoddi4+0x148>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000b02:	d202      	bcs.n	8000b0a <__udivmoddi4+0x146>
 8000b04:	429f      	cmp	r7, r3
 8000b06:	f200 80b0 	bhi.w	8000c6a <__udivmoddi4+0x2a6>
 8000b0a:	4620      	mov	r0, r4
 8000b0c:	1bdb      	subs	r3, r3, r7
 8000b0e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b12:	e7a5      	b.n	8000a60 <__udivmoddi4+0x9c>
 8000b14:	f1c1 0620 	rsb	r6, r1, #32
 8000b18:	408b      	lsls	r3, r1
 8000b1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000b1e:	431f      	orrs	r7, r3
 8000b20:	fa20 fc06 	lsr.w	ip, r0, r6
 8000b24:	fa04 f301 	lsl.w	r3, r4, r1
 8000b28:	ea43 030c 	orr.w	r3, r3, ip
 8000b2c:	40f4      	lsrs	r4, r6
 8000b2e:	fa00 f801 	lsl.w	r8, r0, r1
 8000b32:	0c38      	lsrs	r0, r7, #16
 8000b34:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000b38:	fbb4 fef0 	udiv	lr, r4, r0
 8000b3c:	fa1f fc87 	uxth.w	ip, r7
 8000b40:	fb00 441e 	mls	r4, r0, lr, r4
 8000b44:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000b48:	fb0e f90c 	mul.w	r9, lr, ip
 8000b4c:	45a1      	cmp	r9, r4
 8000b4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000b52:	d90a      	bls.n	8000b6a <__udivmoddi4+0x1a6>
 8000b54:	193c      	adds	r4, r7, r4
 8000b56:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000b5a:	f080 8084 	bcs.w	8000c66 <__udivmoddi4+0x2a2>
 8000b5e:	45a1      	cmp	r9, r4
 8000b60:	f240 8081 	bls.w	8000c66 <__udivmoddi4+0x2a2>
 8000b64:	f1ae 0e02 	sub.w	lr, lr, #2
 8000b68:	443c      	add	r4, r7
 8000b6a:	eba4 0409 	sub.w	r4, r4, r9
 8000b6e:	fa1f f983 	uxth.w	r9, r3
 8000b72:	fbb4 f3f0 	udiv	r3, r4, r0
 8000b76:	fb00 4413 	mls	r4, r0, r3, r4
 8000b7a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000b7e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b82:	45a4      	cmp	ip, r4
 8000b84:	d907      	bls.n	8000b96 <__udivmoddi4+0x1d2>
 8000b86:	193c      	adds	r4, r7, r4
 8000b88:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000b8c:	d267      	bcs.n	8000c5e <__udivmoddi4+0x29a>
 8000b8e:	45a4      	cmp	ip, r4
 8000b90:	d965      	bls.n	8000c5e <__udivmoddi4+0x29a>
 8000b92:	3b02      	subs	r3, #2
 8000b94:	443c      	add	r4, r7
 8000b96:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000b9a:	fba0 9302 	umull	r9, r3, r0, r2
 8000b9e:	eba4 040c 	sub.w	r4, r4, ip
 8000ba2:	429c      	cmp	r4, r3
 8000ba4:	46ce      	mov	lr, r9
 8000ba6:	469c      	mov	ip, r3
 8000ba8:	d351      	bcc.n	8000c4e <__udivmoddi4+0x28a>
 8000baa:	d04e      	beq.n	8000c4a <__udivmoddi4+0x286>
 8000bac:	b155      	cbz	r5, 8000bc4 <__udivmoddi4+0x200>
 8000bae:	ebb8 030e 	subs.w	r3, r8, lr
 8000bb2:	eb64 040c 	sbc.w	r4, r4, ip
 8000bb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000bba:	40cb      	lsrs	r3, r1
 8000bbc:	431e      	orrs	r6, r3
 8000bbe:	40cc      	lsrs	r4, r1
 8000bc0:	e9c5 6400 	strd	r6, r4, [r5]
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	e750      	b.n	8000a6a <__udivmoddi4+0xa6>
 8000bc8:	f1c2 0320 	rsb	r3, r2, #32
 8000bcc:	fa20 f103 	lsr.w	r1, r0, r3
 8000bd0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bd4:	fa24 f303 	lsr.w	r3, r4, r3
 8000bd8:	4094      	lsls	r4, r2
 8000bda:	430c      	orrs	r4, r1
 8000bdc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000be0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000be4:	fa1f f78c 	uxth.w	r7, ip
 8000be8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bec:	fb08 3110 	mls	r1, r8, r0, r3
 8000bf0:	0c23      	lsrs	r3, r4, #16
 8000bf2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bf6:	fb00 f107 	mul.w	r1, r0, r7
 8000bfa:	4299      	cmp	r1, r3
 8000bfc:	d908      	bls.n	8000c10 <__udivmoddi4+0x24c>
 8000bfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000c02:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000c06:	d22c      	bcs.n	8000c62 <__udivmoddi4+0x29e>
 8000c08:	4299      	cmp	r1, r3
 8000c0a:	d92a      	bls.n	8000c62 <__udivmoddi4+0x29e>
 8000c0c:	3802      	subs	r0, #2
 8000c0e:	4463      	add	r3, ip
 8000c10:	1a5b      	subs	r3, r3, r1
 8000c12:	b2a4      	uxth	r4, r4
 8000c14:	fbb3 f1f8 	udiv	r1, r3, r8
 8000c18:	fb08 3311 	mls	r3, r8, r1, r3
 8000c1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c20:	fb01 f307 	mul.w	r3, r1, r7
 8000c24:	42a3      	cmp	r3, r4
 8000c26:	d908      	bls.n	8000c3a <__udivmoddi4+0x276>
 8000c28:	eb1c 0404 	adds.w	r4, ip, r4
 8000c2c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000c30:	d213      	bcs.n	8000c5a <__udivmoddi4+0x296>
 8000c32:	42a3      	cmp	r3, r4
 8000c34:	d911      	bls.n	8000c5a <__udivmoddi4+0x296>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4464      	add	r4, ip
 8000c3a:	1ae4      	subs	r4, r4, r3
 8000c3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c40:	e739      	b.n	8000ab6 <__udivmoddi4+0xf2>
 8000c42:	4604      	mov	r4, r0
 8000c44:	e6f0      	b.n	8000a28 <__udivmoddi4+0x64>
 8000c46:	4608      	mov	r0, r1
 8000c48:	e706      	b.n	8000a58 <__udivmoddi4+0x94>
 8000c4a:	45c8      	cmp	r8, r9
 8000c4c:	d2ae      	bcs.n	8000bac <__udivmoddi4+0x1e8>
 8000c4e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000c52:	eb63 0c07 	sbc.w	ip, r3, r7
 8000c56:	3801      	subs	r0, #1
 8000c58:	e7a8      	b.n	8000bac <__udivmoddi4+0x1e8>
 8000c5a:	4631      	mov	r1, r6
 8000c5c:	e7ed      	b.n	8000c3a <__udivmoddi4+0x276>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	e799      	b.n	8000b96 <__udivmoddi4+0x1d2>
 8000c62:	4630      	mov	r0, r6
 8000c64:	e7d4      	b.n	8000c10 <__udivmoddi4+0x24c>
 8000c66:	46d6      	mov	lr, sl
 8000c68:	e77f      	b.n	8000b6a <__udivmoddi4+0x1a6>
 8000c6a:	4463      	add	r3, ip
 8000c6c:	3802      	subs	r0, #2
 8000c6e:	e74d      	b.n	8000b0c <__udivmoddi4+0x148>
 8000c70:	4606      	mov	r6, r0
 8000c72:	4623      	mov	r3, r4
 8000c74:	4608      	mov	r0, r1
 8000c76:	e70f      	b.n	8000a98 <__udivmoddi4+0xd4>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	e730      	b.n	8000ae0 <__udivmoddi4+0x11c>
 8000c7e:	bf00      	nop

08000c80 <__aeabi_idiv0>:
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop

08000c84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c84:	b598      	push	{r3, r4, r7, lr}
 8000c86:	af00      	add	r7, sp, #0
	//exponential signal
	for(n=0;n<N;n++) expon[n]=pow(a,(float)n);

*/
	//sinusoidal signal
	for(n=0;n<N;n++) sinus[n]=sin(w0*(float)n);
 8000c88:	4b2e      	ldr	r3, [pc, #184]	@ (8000d44 <main+0xc0>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
 8000c8e:	e024      	b.n	8000cda <main+0x56>
 8000c90:	4b2c      	ldr	r3, [pc, #176]	@ (8000d44 <main+0xc0>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	ee07 3a90 	vmov	s15, r3
 8000c98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c9c:	4b2a      	ldr	r3, [pc, #168]	@ (8000d48 <main+0xc4>)
 8000c9e:	edd3 7a00 	vldr	s15, [r3]
 8000ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ca6:	ee17 0a90 	vmov	r0, s15
 8000caa:	f7ff fd1b 	bl	80006e4 <__aeabi_f2d>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	460b      	mov	r3, r1
 8000cb2:	ec43 2b10 	vmov	d0, r2, r3
 8000cb6:	f002 fdbb 	bl	8003830 <sin>
 8000cba:	ec51 0b10 	vmov	r0, r1, d0
 8000cbe:	4b21      	ldr	r3, [pc, #132]	@ (8000d44 <main+0xc0>)
 8000cc0:	681c      	ldr	r4, [r3, #0]
 8000cc2:	f7ff fe17 	bl	80008f4 <__aeabi_d2f>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	4920      	ldr	r1, [pc, #128]	@ (8000d4c <main+0xc8>)
 8000cca:	00a3      	lsls	r3, r4, #2
 8000ccc:	440b      	add	r3, r1
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d44 <main+0xc0>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8000d44 <main+0xc0>)
 8000cd8:	6013      	str	r3, [r2, #0]
 8000cda:	4b1a      	ldr	r3, [pc, #104]	@ (8000d44 <main+0xc0>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	2b13      	cmp	r3, #19
 8000ce0:	ddd6      	ble.n	8000c90 <main+0xc>
	for(n=0;n<N;n++) {
 8000ce2:	4b18      	ldr	r3, [pc, #96]	@ (8000d44 <main+0xc0>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	e01e      	b.n	8000d28 <main+0xa4>
		if (n < 3) x1[n] = 0;
 8000cea:	4b16      	ldr	r3, [pc, #88]	@ (8000d44 <main+0xc0>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	dc08      	bgt.n	8000d04 <main+0x80>
 8000cf2:	4b14      	ldr	r3, [pc, #80]	@ (8000d44 <main+0xc0>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a16      	ldr	r2, [pc, #88]	@ (8000d50 <main+0xcc>)
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	4413      	add	r3, r2
 8000cfc:	f04f 0200 	mov.w	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	e00c      	b.n	8000d1e <main+0x9a>
		else x1[n] = expon[n - 3];
 8000d04:	4b0f      	ldr	r3, [pc, #60]	@ (8000d44 <main+0xc0>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	1eda      	subs	r2, r3, #3
 8000d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d44 <main+0xc0>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4911      	ldr	r1, [pc, #68]	@ (8000d54 <main+0xd0>)
 8000d10:	0092      	lsls	r2, r2, #2
 8000d12:	440a      	add	r2, r1
 8000d14:	6812      	ldr	r2, [r2, #0]
 8000d16:	490e      	ldr	r1, [pc, #56]	@ (8000d50 <main+0xcc>)
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	440b      	add	r3, r1
 8000d1c:	601a      	str	r2, [r3, #0]
	for(n=0;n<N;n++) {
 8000d1e:	4b09      	ldr	r3, [pc, #36]	@ (8000d44 <main+0xc0>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	3301      	adds	r3, #1
 8000d24:	4a07      	ldr	r2, [pc, #28]	@ (8000d44 <main+0xc0>)
 8000d26:	6013      	str	r3, [r2, #0]
 8000d28:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <main+0xc0>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b13      	cmp	r3, #19
 8000d2e:	dddc      	ble.n	8000cea <main+0x66>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d30:	f000 f9ec 	bl	800110c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d34:	f000 f810 	bl	8000d58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d38:	f000 f890 	bl	8000e5c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000d3c:	f000 f85e 	bl	8000dfc <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <main+0xbc>
 8000d44:	200000b4 	.word	0x200000b4
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	20000108 	.word	0x20000108
 8000d50:	20000158 	.word	0x20000158
 8000d54:	200000b8 	.word	0x200000b8

08000d58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b096      	sub	sp, #88	@ 0x58
 8000d5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d5e:	f107 0314 	add.w	r3, r7, #20
 8000d62:	2244      	movs	r2, #68	@ 0x44
 8000d64:	2100      	movs	r1, #0
 8000d66:	4618      	mov	r0, r3
 8000d68:	f002 fd35 	bl	80037d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d6c:	463b      	mov	r3, r7
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	605a      	str	r2, [r3, #4]
 8000d74:	609a      	str	r2, [r3, #8]
 8000d76:	60da      	str	r2, [r3, #12]
 8000d78:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d7a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d7e:	f000 fcf7 	bl	8001770 <HAL_PWREx_ControlVoltageScaling>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000d88:	f000 f8ce 	bl	8000f28 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d94:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d96:	2310      	movs	r3, #16
 8000d98:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000da2:	2301      	movs	r3, #1
 8000da4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000da6:	230a      	movs	r3, #10
 8000da8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000daa:	2307      	movs	r3, #7
 8000dac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000dae:	2302      	movs	r3, #2
 8000db0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000db2:	2302      	movs	r3, #2
 8000db4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f000 fd2e 	bl	800181c <HAL_RCC_OscConfig>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000dc6:	f000 f8af 	bl	8000f28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dca:	230f      	movs	r3, #15
 8000dcc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000dde:	463b      	mov	r3, r7
 8000de0:	2104      	movs	r1, #4
 8000de2:	4618      	mov	r0, r3
 8000de4:	f001 f8f6 	bl	8001fd4 <HAL_RCC_ClockConfig>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000dee:	f000 f89b 	bl	8000f28 <Error_Handler>
  }
}
 8000df2:	bf00      	nop
 8000df4:	3758      	adds	r7, #88	@ 0x58
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e00:	4b14      	ldr	r3, [pc, #80]	@ (8000e54 <MX_USART2_UART_Init+0x58>)
 8000e02:	4a15      	ldr	r2, [pc, #84]	@ (8000e58 <MX_USART2_UART_Init+0x5c>)
 8000e04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e06:	4b13      	ldr	r3, [pc, #76]	@ (8000e54 <MX_USART2_UART_Init+0x58>)
 8000e08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e0e:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <MX_USART2_UART_Init+0x58>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e14:	4b0f      	ldr	r3, [pc, #60]	@ (8000e54 <MX_USART2_UART_Init+0x58>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e54 <MX_USART2_UART_Init+0x58>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e20:	4b0c      	ldr	r3, [pc, #48]	@ (8000e54 <MX_USART2_UART_Init+0x58>)
 8000e22:	220c      	movs	r2, #12
 8000e24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e26:	4b0b      	ldr	r3, [pc, #44]	@ (8000e54 <MX_USART2_UART_Init+0x58>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e2c:	4b09      	ldr	r3, [pc, #36]	@ (8000e54 <MX_USART2_UART_Init+0x58>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e32:	4b08      	ldr	r3, [pc, #32]	@ (8000e54 <MX_USART2_UART_Init+0x58>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e38:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <MX_USART2_UART_Init+0x58>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e3e:	4805      	ldr	r0, [pc, #20]	@ (8000e54 <MX_USART2_UART_Init+0x58>)
 8000e40:	f001 ffa8 	bl	8002d94 <HAL_UART_Init>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e4a:	f000 f86d 	bl	8000f28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	2000002c 	.word	0x2000002c
 8000e58:	40004400 	.word	0x40004400

08000e5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b08a      	sub	sp, #40	@ 0x28
 8000e60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e62:	f107 0314 	add.w	r3, r7, #20
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	605a      	str	r2, [r3, #4]
 8000e6c:	609a      	str	r2, [r3, #8]
 8000e6e:	60da      	str	r2, [r3, #12]
 8000e70:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e72:	4b2b      	ldr	r3, [pc, #172]	@ (8000f20 <MX_GPIO_Init+0xc4>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e76:	4a2a      	ldr	r2, [pc, #168]	@ (8000f20 <MX_GPIO_Init+0xc4>)
 8000e78:	f043 0304 	orr.w	r3, r3, #4
 8000e7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e7e:	4b28      	ldr	r3, [pc, #160]	@ (8000f20 <MX_GPIO_Init+0xc4>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e82:	f003 0304 	and.w	r3, r3, #4
 8000e86:	613b      	str	r3, [r7, #16]
 8000e88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e8a:	4b25      	ldr	r3, [pc, #148]	@ (8000f20 <MX_GPIO_Init+0xc4>)
 8000e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8e:	4a24      	ldr	r2, [pc, #144]	@ (8000f20 <MX_GPIO_Init+0xc4>)
 8000e90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e96:	4b22      	ldr	r3, [pc, #136]	@ (8000f20 <MX_GPIO_Init+0xc4>)
 8000e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f20 <MX_GPIO_Init+0xc4>)
 8000ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea6:	4a1e      	ldr	r2, [pc, #120]	@ (8000f20 <MX_GPIO_Init+0xc4>)
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eae:	4b1c      	ldr	r3, [pc, #112]	@ (8000f20 <MX_GPIO_Init+0xc4>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb2:	f003 0301 	and.w	r3, r3, #1
 8000eb6:	60bb      	str	r3, [r7, #8]
 8000eb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eba:	4b19      	ldr	r3, [pc, #100]	@ (8000f20 <MX_GPIO_Init+0xc4>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ebe:	4a18      	ldr	r2, [pc, #96]	@ (8000f20 <MX_GPIO_Init+0xc4>)
 8000ec0:	f043 0302 	orr.w	r3, r3, #2
 8000ec4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ec6:	4b16      	ldr	r3, [pc, #88]	@ (8000f20 <MX_GPIO_Init+0xc4>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eca:	f003 0302 	and.w	r3, r3, #2
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2120      	movs	r1, #32
 8000ed6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eda:	f000 fc23 	bl	8001724 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ede:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ee2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ee4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ee8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000eee:	f107 0314 	add.w	r3, r7, #20
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	480b      	ldr	r0, [pc, #44]	@ (8000f24 <MX_GPIO_Init+0xc8>)
 8000ef6:	f000 fa6b 	bl	80013d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000efa:	2320      	movs	r3, #32
 8000efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efe:	2301      	movs	r3, #1
 8000f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f06:	2300      	movs	r3, #0
 8000f08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	4619      	mov	r1, r3
 8000f10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f14:	f000 fa5c 	bl	80013d0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f18:	bf00      	nop
 8000f1a:	3728      	adds	r7, #40	@ 0x28
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	40021000 	.word	0x40021000
 8000f24:	48000800 	.word	0x48000800

08000f28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f2c:	b672      	cpsid	i
}
 8000f2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f30:	bf00      	nop
 8000f32:	e7fd      	b.n	8000f30 <Error_Handler+0x8>

08000f34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f78 <HAL_MspInit+0x44>)
 8000f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f3e:	4a0e      	ldr	r2, [pc, #56]	@ (8000f78 <HAL_MspInit+0x44>)
 8000f40:	f043 0301 	orr.w	r3, r3, #1
 8000f44:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f46:	4b0c      	ldr	r3, [pc, #48]	@ (8000f78 <HAL_MspInit+0x44>)
 8000f48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f52:	4b09      	ldr	r3, [pc, #36]	@ (8000f78 <HAL_MspInit+0x44>)
 8000f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f56:	4a08      	ldr	r2, [pc, #32]	@ (8000f78 <HAL_MspInit+0x44>)
 8000f58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f5e:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <HAL_MspInit+0x44>)
 8000f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f66:	603b      	str	r3, [r7, #0]
 8000f68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	40021000 	.word	0x40021000

08000f7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b0ac      	sub	sp, #176	@ 0xb0
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	2288      	movs	r2, #136	@ 0x88
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f002 fc1a 	bl	80037d6 <memset>
  if(huart->Instance==USART2)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a21      	ldr	r2, [pc, #132]	@ (800102c <HAL_UART_MspInit+0xb0>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d13b      	bne.n	8001024 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000fac:	2302      	movs	r3, #2
 8000fae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f001 fa2f 	bl	800241c <HAL_RCCEx_PeriphCLKConfig>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000fc4:	f7ff ffb0 	bl	8000f28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fc8:	4b19      	ldr	r3, [pc, #100]	@ (8001030 <HAL_UART_MspInit+0xb4>)
 8000fca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fcc:	4a18      	ldr	r2, [pc, #96]	@ (8001030 <HAL_UART_MspInit+0xb4>)
 8000fce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fd4:	4b16      	ldr	r3, [pc, #88]	@ (8001030 <HAL_UART_MspInit+0xb4>)
 8000fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fdc:	613b      	str	r3, [r7, #16]
 8000fde:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe0:	4b13      	ldr	r3, [pc, #76]	@ (8001030 <HAL_UART_MspInit+0xb4>)
 8000fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe4:	4a12      	ldr	r2, [pc, #72]	@ (8001030 <HAL_UART_MspInit+0xb4>)
 8000fe6:	f043 0301 	orr.w	r3, r3, #1
 8000fea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fec:	4b10      	ldr	r3, [pc, #64]	@ (8001030 <HAL_UART_MspInit+0xb4>)
 8000fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff0:	f003 0301 	and.w	r3, r3, #1
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ff8:	230c      	movs	r3, #12
 8000ffa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffe:	2302      	movs	r3, #2
 8001000:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100a:	2303      	movs	r3, #3
 800100c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001010:	2307      	movs	r3, #7
 8001012:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001016:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800101a:	4619      	mov	r1, r3
 800101c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001020:	f000 f9d6 	bl	80013d0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001024:	bf00      	nop
 8001026:	37b0      	adds	r7, #176	@ 0xb0
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40004400 	.word	0x40004400
 8001030:	40021000 	.word	0x40021000

08001034 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001038:	bf00      	nop
 800103a:	e7fd      	b.n	8001038 <NMI_Handler+0x4>

0800103c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001040:	bf00      	nop
 8001042:	e7fd      	b.n	8001040 <HardFault_Handler+0x4>

08001044 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001048:	bf00      	nop
 800104a:	e7fd      	b.n	8001048 <MemManage_Handler+0x4>

0800104c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001050:	bf00      	nop
 8001052:	e7fd      	b.n	8001050 <BusFault_Handler+0x4>

08001054 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001058:	bf00      	nop
 800105a:	e7fd      	b.n	8001058 <UsageFault_Handler+0x4>

0800105c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr

0800106a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800108a:	f000 f89b 	bl	80011c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
	...

08001094 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001098:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <SystemInit+0x20>)
 800109a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800109e:	4a05      	ldr	r2, [pc, #20]	@ (80010b4 <SystemInit+0x20>)
 80010a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80010b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010f0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010bc:	f7ff ffea 	bl	8001094 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010c0:	480c      	ldr	r0, [pc, #48]	@ (80010f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80010c2:	490d      	ldr	r1, [pc, #52]	@ (80010f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010c4:	4a0d      	ldr	r2, [pc, #52]	@ (80010fc <LoopForever+0xe>)
  movs r3, #0
 80010c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010c8:	e002      	b.n	80010d0 <LoopCopyDataInit>

080010ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ce:	3304      	adds	r3, #4

080010d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010d4:	d3f9      	bcc.n	80010ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001100 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001104 <LoopForever+0x16>)
  movs r3, #0
 80010da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010dc:	e001      	b.n	80010e2 <LoopFillZerobss>

080010de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010e0:	3204      	adds	r2, #4

080010e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010e4:	d3fb      	bcc.n	80010de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010e6:	f002 fb7f 	bl	80037e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010ea:	f7ff fdcb 	bl	8000c84 <main>

080010ee <LoopForever>:

LoopForever:
    b LoopForever
 80010ee:	e7fe      	b.n	80010ee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80010f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80010f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010f8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80010fc:	08004ad8 	.word	0x08004ad8
  ldr r2, =_sbss
 8001100:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001104:	200001ac 	.word	0x200001ac

08001108 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001108:	e7fe      	b.n	8001108 <ADC1_2_IRQHandler>
	...

0800110c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001112:	2300      	movs	r3, #0
 8001114:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001116:	4b0c      	ldr	r3, [pc, #48]	@ (8001148 <HAL_Init+0x3c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a0b      	ldr	r2, [pc, #44]	@ (8001148 <HAL_Init+0x3c>)
 800111c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001120:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001122:	2003      	movs	r0, #3
 8001124:	f000 f920 	bl	8001368 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001128:	2000      	movs	r0, #0
 800112a:	f000 f80f 	bl	800114c <HAL_InitTick>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d002      	beq.n	800113a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001134:	2301      	movs	r3, #1
 8001136:	71fb      	strb	r3, [r7, #7]
 8001138:	e001      	b.n	800113e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800113a:	f7ff fefb 	bl	8000f34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800113e:	79fb      	ldrb	r3, [r7, #7]
}
 8001140:	4618      	mov	r0, r3
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40022000 	.word	0x40022000

0800114c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001154:	2300      	movs	r3, #0
 8001156:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001158:	4b17      	ldr	r3, [pc, #92]	@ (80011b8 <HAL_InitTick+0x6c>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d023      	beq.n	80011a8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001160:	4b16      	ldr	r3, [pc, #88]	@ (80011bc <HAL_InitTick+0x70>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b14      	ldr	r3, [pc, #80]	@ (80011b8 <HAL_InitTick+0x6c>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	4619      	mov	r1, r3
 800116a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800116e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001172:	fbb2 f3f3 	udiv	r3, r2, r3
 8001176:	4618      	mov	r0, r3
 8001178:	f000 f91d 	bl	80013b6 <HAL_SYSTICK_Config>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d10f      	bne.n	80011a2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2b0f      	cmp	r3, #15
 8001186:	d809      	bhi.n	800119c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001188:	2200      	movs	r2, #0
 800118a:	6879      	ldr	r1, [r7, #4]
 800118c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001190:	f000 f8f5 	bl	800137e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001194:	4a0a      	ldr	r2, [pc, #40]	@ (80011c0 <HAL_InitTick+0x74>)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6013      	str	r3, [r2, #0]
 800119a:	e007      	b.n	80011ac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800119c:	2301      	movs	r3, #1
 800119e:	73fb      	strb	r3, [r7, #15]
 80011a0:	e004      	b.n	80011ac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	73fb      	strb	r3, [r7, #15]
 80011a6:	e001      	b.n	80011ac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80011ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	2000000c 	.word	0x2000000c
 80011bc:	20000004 	.word	0x20000004
 80011c0:	20000008 	.word	0x20000008

080011c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011c8:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <HAL_IncTick+0x20>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	461a      	mov	r2, r3
 80011ce:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <HAL_IncTick+0x24>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4413      	add	r3, r2
 80011d4:	4a04      	ldr	r2, [pc, #16]	@ (80011e8 <HAL_IncTick+0x24>)
 80011d6:	6013      	str	r3, [r2, #0]
}
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	2000000c 	.word	0x2000000c
 80011e8:	200001a8 	.word	0x200001a8

080011ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  return uwTick;
 80011f0:	4b03      	ldr	r3, [pc, #12]	@ (8001200 <HAL_GetTick+0x14>)
 80011f2:	681b      	ldr	r3, [r3, #0]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	200001a8 	.word	0x200001a8

08001204 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f003 0307 	and.w	r3, r3, #7
 8001212:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001214:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <__NVIC_SetPriorityGrouping+0x44>)
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800121a:	68ba      	ldr	r2, [r7, #8]
 800121c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001220:	4013      	ands	r3, r2
 8001222:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800122c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001230:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001234:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001236:	4a04      	ldr	r2, [pc, #16]	@ (8001248 <__NVIC_SetPriorityGrouping+0x44>)
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	60d3      	str	r3, [r2, #12]
}
 800123c:	bf00      	nop
 800123e:	3714      	adds	r7, #20
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001250:	4b04      	ldr	r3, [pc, #16]	@ (8001264 <__NVIC_GetPriorityGrouping+0x18>)
 8001252:	68db      	ldr	r3, [r3, #12]
 8001254:	0a1b      	lsrs	r3, r3, #8
 8001256:	f003 0307 	and.w	r3, r3, #7
}
 800125a:	4618      	mov	r0, r3
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	6039      	str	r1, [r7, #0]
 8001272:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001278:	2b00      	cmp	r3, #0
 800127a:	db0a      	blt.n	8001292 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	b2da      	uxtb	r2, r3
 8001280:	490c      	ldr	r1, [pc, #48]	@ (80012b4 <__NVIC_SetPriority+0x4c>)
 8001282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001286:	0112      	lsls	r2, r2, #4
 8001288:	b2d2      	uxtb	r2, r2
 800128a:	440b      	add	r3, r1
 800128c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001290:	e00a      	b.n	80012a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	b2da      	uxtb	r2, r3
 8001296:	4908      	ldr	r1, [pc, #32]	@ (80012b8 <__NVIC_SetPriority+0x50>)
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	f003 030f 	and.w	r3, r3, #15
 800129e:	3b04      	subs	r3, #4
 80012a0:	0112      	lsls	r2, r2, #4
 80012a2:	b2d2      	uxtb	r2, r2
 80012a4:	440b      	add	r3, r1
 80012a6:	761a      	strb	r2, [r3, #24]
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	e000e100 	.word	0xe000e100
 80012b8:	e000ed00 	.word	0xe000ed00

080012bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012bc:	b480      	push	{r7}
 80012be:	b089      	sub	sp, #36	@ 0x24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f003 0307 	and.w	r3, r3, #7
 80012ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	f1c3 0307 	rsb	r3, r3, #7
 80012d6:	2b04      	cmp	r3, #4
 80012d8:	bf28      	it	cs
 80012da:	2304      	movcs	r3, #4
 80012dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	3304      	adds	r3, #4
 80012e2:	2b06      	cmp	r3, #6
 80012e4:	d902      	bls.n	80012ec <NVIC_EncodePriority+0x30>
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	3b03      	subs	r3, #3
 80012ea:	e000      	b.n	80012ee <NVIC_EncodePriority+0x32>
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	43da      	mvns	r2, r3
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	401a      	ands	r2, r3
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001304:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	fa01 f303 	lsl.w	r3, r1, r3
 800130e:	43d9      	mvns	r1, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001314:	4313      	orrs	r3, r2
         );
}
 8001316:	4618      	mov	r0, r3
 8001318:	3724      	adds	r7, #36	@ 0x24
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
	...

08001324 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	3b01      	subs	r3, #1
 8001330:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001334:	d301      	bcc.n	800133a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001336:	2301      	movs	r3, #1
 8001338:	e00f      	b.n	800135a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800133a:	4a0a      	ldr	r2, [pc, #40]	@ (8001364 <SysTick_Config+0x40>)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3b01      	subs	r3, #1
 8001340:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001342:	210f      	movs	r1, #15
 8001344:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001348:	f7ff ff8e 	bl	8001268 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800134c:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <SysTick_Config+0x40>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001352:	4b04      	ldr	r3, [pc, #16]	@ (8001364 <SysTick_Config+0x40>)
 8001354:	2207      	movs	r2, #7
 8001356:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001358:	2300      	movs	r3, #0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	e000e010 	.word	0xe000e010

08001368 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff ff47 	bl	8001204 <__NVIC_SetPriorityGrouping>
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	b086      	sub	sp, #24
 8001382:	af00      	add	r7, sp, #0
 8001384:	4603      	mov	r3, r0
 8001386:	60b9      	str	r1, [r7, #8]
 8001388:	607a      	str	r2, [r7, #4]
 800138a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001390:	f7ff ff5c 	bl	800124c <__NVIC_GetPriorityGrouping>
 8001394:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	68b9      	ldr	r1, [r7, #8]
 800139a:	6978      	ldr	r0, [r7, #20]
 800139c:	f7ff ff8e 	bl	80012bc <NVIC_EncodePriority>
 80013a0:	4602      	mov	r2, r0
 80013a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013a6:	4611      	mov	r1, r2
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff5d 	bl	8001268 <__NVIC_SetPriority>
}
 80013ae:	bf00      	nop
 80013b0:	3718      	adds	r7, #24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b082      	sub	sp, #8
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f7ff ffb0 	bl	8001324 <SysTick_Config>
 80013c4:	4603      	mov	r3, r0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b087      	sub	sp, #28
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013da:	2300      	movs	r3, #0
 80013dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013de:	e17f      	b.n	80016e0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	2101      	movs	r1, #1
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	fa01 f303 	lsl.w	r3, r1, r3
 80013ec:	4013      	ands	r3, r2
 80013ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f000 8171 	beq.w	80016da <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	f003 0303 	and.w	r3, r3, #3
 8001400:	2b01      	cmp	r3, #1
 8001402:	d005      	beq.n	8001410 <HAL_GPIO_Init+0x40>
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f003 0303 	and.w	r3, r3, #3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d130      	bne.n	8001472 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	2203      	movs	r2, #3
 800141c:	fa02 f303 	lsl.w	r3, r2, r3
 8001420:	43db      	mvns	r3, r3
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	4013      	ands	r3, r2
 8001426:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	68da      	ldr	r2, [r3, #12]
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	4313      	orrs	r3, r2
 8001438:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001446:	2201      	movs	r2, #1
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	43db      	mvns	r3, r3
 8001450:	693a      	ldr	r2, [r7, #16]
 8001452:	4013      	ands	r3, r2
 8001454:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	091b      	lsrs	r3, r3, #4
 800145c:	f003 0201 	and.w	r2, r3, #1
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	fa02 f303 	lsl.w	r3, r2, r3
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	4313      	orrs	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f003 0303 	and.w	r3, r3, #3
 800147a:	2b03      	cmp	r3, #3
 800147c:	d118      	bne.n	80014b0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001482:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001484:	2201      	movs	r2, #1
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	fa02 f303 	lsl.w	r3, r2, r3
 800148c:	43db      	mvns	r3, r3
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	4013      	ands	r3, r2
 8001492:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	08db      	lsrs	r3, r3, #3
 800149a:	f003 0201 	and.w	r2, r3, #1
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	fa02 f303 	lsl.w	r3, r2, r3
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f003 0303 	and.w	r3, r3, #3
 80014b8:	2b03      	cmp	r3, #3
 80014ba:	d017      	beq.n	80014ec <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	2203      	movs	r2, #3
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	43db      	mvns	r3, r3
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	4013      	ands	r3, r2
 80014d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	689a      	ldr	r2, [r3, #8]
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	fa02 f303 	lsl.w	r3, r2, r3
 80014e0:	693a      	ldr	r2, [r7, #16]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f003 0303 	and.w	r3, r3, #3
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d123      	bne.n	8001540 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	08da      	lsrs	r2, r3, #3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	3208      	adds	r2, #8
 8001500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001504:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	f003 0307 	and.w	r3, r3, #7
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	220f      	movs	r2, #15
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	43db      	mvns	r3, r3
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	4013      	ands	r3, r2
 800151a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	691a      	ldr	r2, [r3, #16]
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	f003 0307 	and.w	r3, r3, #7
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	4313      	orrs	r3, r2
 8001530:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	08da      	lsrs	r2, r3, #3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	3208      	adds	r2, #8
 800153a:	6939      	ldr	r1, [r7, #16]
 800153c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	2203      	movs	r2, #3
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	43db      	mvns	r3, r3
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	4013      	ands	r3, r2
 8001556:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f003 0203 	and.w	r2, r3, #3
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	fa02 f303 	lsl.w	r3, r2, r3
 8001568:	693a      	ldr	r2, [r7, #16]
 800156a:	4313      	orrs	r3, r2
 800156c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800157c:	2b00      	cmp	r3, #0
 800157e:	f000 80ac 	beq.w	80016da <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001582:	4b5f      	ldr	r3, [pc, #380]	@ (8001700 <HAL_GPIO_Init+0x330>)
 8001584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001586:	4a5e      	ldr	r2, [pc, #376]	@ (8001700 <HAL_GPIO_Init+0x330>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	6613      	str	r3, [r2, #96]	@ 0x60
 800158e:	4b5c      	ldr	r3, [pc, #368]	@ (8001700 <HAL_GPIO_Init+0x330>)
 8001590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800159a:	4a5a      	ldr	r2, [pc, #360]	@ (8001704 <HAL_GPIO_Init+0x334>)
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	089b      	lsrs	r3, r3, #2
 80015a0:	3302      	adds	r3, #2
 80015a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	f003 0303 	and.w	r3, r3, #3
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	220f      	movs	r2, #15
 80015b2:	fa02 f303 	lsl.w	r3, r2, r3
 80015b6:	43db      	mvns	r3, r3
 80015b8:	693a      	ldr	r2, [r7, #16]
 80015ba:	4013      	ands	r3, r2
 80015bc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80015c4:	d025      	beq.n	8001612 <HAL_GPIO_Init+0x242>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4a4f      	ldr	r2, [pc, #316]	@ (8001708 <HAL_GPIO_Init+0x338>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d01f      	beq.n	800160e <HAL_GPIO_Init+0x23e>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a4e      	ldr	r2, [pc, #312]	@ (800170c <HAL_GPIO_Init+0x33c>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d019      	beq.n	800160a <HAL_GPIO_Init+0x23a>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a4d      	ldr	r2, [pc, #308]	@ (8001710 <HAL_GPIO_Init+0x340>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d013      	beq.n	8001606 <HAL_GPIO_Init+0x236>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a4c      	ldr	r2, [pc, #304]	@ (8001714 <HAL_GPIO_Init+0x344>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d00d      	beq.n	8001602 <HAL_GPIO_Init+0x232>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4a4b      	ldr	r2, [pc, #300]	@ (8001718 <HAL_GPIO_Init+0x348>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d007      	beq.n	80015fe <HAL_GPIO_Init+0x22e>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a4a      	ldr	r2, [pc, #296]	@ (800171c <HAL_GPIO_Init+0x34c>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d101      	bne.n	80015fa <HAL_GPIO_Init+0x22a>
 80015f6:	2306      	movs	r3, #6
 80015f8:	e00c      	b.n	8001614 <HAL_GPIO_Init+0x244>
 80015fa:	2307      	movs	r3, #7
 80015fc:	e00a      	b.n	8001614 <HAL_GPIO_Init+0x244>
 80015fe:	2305      	movs	r3, #5
 8001600:	e008      	b.n	8001614 <HAL_GPIO_Init+0x244>
 8001602:	2304      	movs	r3, #4
 8001604:	e006      	b.n	8001614 <HAL_GPIO_Init+0x244>
 8001606:	2303      	movs	r3, #3
 8001608:	e004      	b.n	8001614 <HAL_GPIO_Init+0x244>
 800160a:	2302      	movs	r3, #2
 800160c:	e002      	b.n	8001614 <HAL_GPIO_Init+0x244>
 800160e:	2301      	movs	r3, #1
 8001610:	e000      	b.n	8001614 <HAL_GPIO_Init+0x244>
 8001612:	2300      	movs	r3, #0
 8001614:	697a      	ldr	r2, [r7, #20]
 8001616:	f002 0203 	and.w	r2, r2, #3
 800161a:	0092      	lsls	r2, r2, #2
 800161c:	4093      	lsls	r3, r2
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	4313      	orrs	r3, r2
 8001622:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001624:	4937      	ldr	r1, [pc, #220]	@ (8001704 <HAL_GPIO_Init+0x334>)
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	089b      	lsrs	r3, r3, #2
 800162a:	3302      	adds	r3, #2
 800162c:	693a      	ldr	r2, [r7, #16]
 800162e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001632:	4b3b      	ldr	r3, [pc, #236]	@ (8001720 <HAL_GPIO_Init+0x350>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	43db      	mvns	r3, r3
 800163c:	693a      	ldr	r2, [r7, #16]
 800163e:	4013      	ands	r3, r2
 8001640:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	4313      	orrs	r3, r2
 8001654:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001656:	4a32      	ldr	r2, [pc, #200]	@ (8001720 <HAL_GPIO_Init+0x350>)
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800165c:	4b30      	ldr	r3, [pc, #192]	@ (8001720 <HAL_GPIO_Init+0x350>)
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	43db      	mvns	r3, r3
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	4013      	ands	r3, r2
 800166a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001674:	2b00      	cmp	r3, #0
 8001676:	d003      	beq.n	8001680 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001678:	693a      	ldr	r2, [r7, #16]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	4313      	orrs	r3, r2
 800167e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001680:	4a27      	ldr	r2, [pc, #156]	@ (8001720 <HAL_GPIO_Init+0x350>)
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001686:	4b26      	ldr	r3, [pc, #152]	@ (8001720 <HAL_GPIO_Init+0x350>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	43db      	mvns	r3, r3
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	4013      	ands	r3, r2
 8001694:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d003      	beq.n	80016aa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	4313      	orrs	r3, r2
 80016a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80016aa:	4a1d      	ldr	r2, [pc, #116]	@ (8001720 <HAL_GPIO_Init+0x350>)
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80016b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001720 <HAL_GPIO_Init+0x350>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	43db      	mvns	r3, r3
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	4013      	ands	r3, r2
 80016be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d003      	beq.n	80016d4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80016d4:	4a12      	ldr	r2, [pc, #72]	@ (8001720 <HAL_GPIO_Init+0x350>)
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	3301      	adds	r3, #1
 80016de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	fa22 f303 	lsr.w	r3, r2, r3
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f47f ae78 	bne.w	80013e0 <HAL_GPIO_Init+0x10>
  }
}
 80016f0:	bf00      	nop
 80016f2:	bf00      	nop
 80016f4:	371c      	adds	r7, #28
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000
 8001704:	40010000 	.word	0x40010000
 8001708:	48000400 	.word	0x48000400
 800170c:	48000800 	.word	0x48000800
 8001710:	48000c00 	.word	0x48000c00
 8001714:	48001000 	.word	0x48001000
 8001718:	48001400 	.word	0x48001400
 800171c:	48001800 	.word	0x48001800
 8001720:	40010400 	.word	0x40010400

08001724 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	460b      	mov	r3, r1
 800172e:	807b      	strh	r3, [r7, #2]
 8001730:	4613      	mov	r3, r2
 8001732:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001734:	787b      	ldrb	r3, [r7, #1]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d003      	beq.n	8001742 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800173a:	887a      	ldrh	r2, [r7, #2]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001740:	e002      	b.n	8001748 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001742:	887a      	ldrh	r2, [r7, #2]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001758:	4b04      	ldr	r3, [pc, #16]	@ (800176c <HAL_PWREx_GetVoltageRange+0x18>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001760:	4618      	mov	r0, r3
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	40007000 	.word	0x40007000

08001770 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800177e:	d130      	bne.n	80017e2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001780:	4b23      	ldr	r3, [pc, #140]	@ (8001810 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001788:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800178c:	d038      	beq.n	8001800 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800178e:	4b20      	ldr	r3, [pc, #128]	@ (8001810 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001796:	4a1e      	ldr	r2, [pc, #120]	@ (8001810 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001798:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800179c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800179e:	4b1d      	ldr	r3, [pc, #116]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2232      	movs	r2, #50	@ 0x32
 80017a4:	fb02 f303 	mul.w	r3, r2, r3
 80017a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001818 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80017aa:	fba2 2303 	umull	r2, r3, r2, r3
 80017ae:	0c9b      	lsrs	r3, r3, #18
 80017b0:	3301      	adds	r3, #1
 80017b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017b4:	e002      	b.n	80017bc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	3b01      	subs	r3, #1
 80017ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017bc:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017be:	695b      	ldr	r3, [r3, #20]
 80017c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017c8:	d102      	bne.n	80017d0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d1f2      	bne.n	80017b6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001810 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017d2:	695b      	ldr	r3, [r3, #20]
 80017d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017dc:	d110      	bne.n	8001800 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e00f      	b.n	8001802 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80017e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80017ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017ee:	d007      	beq.n	8001800 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80017f0:	4b07      	ldr	r3, [pc, #28]	@ (8001810 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80017f8:	4a05      	ldr	r2, [pc, #20]	@ (8001810 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017fe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001800:	2300      	movs	r3, #0
}
 8001802:	4618      	mov	r0, r3
 8001804:	3714      	adds	r7, #20
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	40007000 	.word	0x40007000
 8001814:	20000004 	.word	0x20000004
 8001818:	431bde83 	.word	0x431bde83

0800181c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b088      	sub	sp, #32
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e3ca      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800182e:	4b97      	ldr	r3, [pc, #604]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 030c 	and.w	r3, r3, #12
 8001836:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001838:	4b94      	ldr	r3, [pc, #592]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	f003 0303 	and.w	r3, r3, #3
 8001840:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0310 	and.w	r3, r3, #16
 800184a:	2b00      	cmp	r3, #0
 800184c:	f000 80e4 	beq.w	8001a18 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d007      	beq.n	8001866 <HAL_RCC_OscConfig+0x4a>
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	2b0c      	cmp	r3, #12
 800185a:	f040 808b 	bne.w	8001974 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	2b01      	cmp	r3, #1
 8001862:	f040 8087 	bne.w	8001974 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001866:	4b89      	ldr	r3, [pc, #548]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	2b00      	cmp	r3, #0
 8001870:	d005      	beq.n	800187e <HAL_RCC_OscConfig+0x62>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	699b      	ldr	r3, [r3, #24]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e3a2      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6a1a      	ldr	r2, [r3, #32]
 8001882:	4b82      	ldr	r3, [pc, #520]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0308 	and.w	r3, r3, #8
 800188a:	2b00      	cmp	r3, #0
 800188c:	d004      	beq.n	8001898 <HAL_RCC_OscConfig+0x7c>
 800188e:	4b7f      	ldr	r3, [pc, #508]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001896:	e005      	b.n	80018a4 <HAL_RCC_OscConfig+0x88>
 8001898:	4b7c      	ldr	r3, [pc, #496]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 800189a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800189e:	091b      	lsrs	r3, r3, #4
 80018a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d223      	bcs.n	80018f0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6a1b      	ldr	r3, [r3, #32]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f000 fd55 	bl	800235c <RCC_SetFlashLatencyFromMSIRange>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e383      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018bc:	4b73      	ldr	r3, [pc, #460]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a72      	ldr	r2, [pc, #456]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80018c2:	f043 0308 	orr.w	r3, r3, #8
 80018c6:	6013      	str	r3, [r2, #0]
 80018c8:	4b70      	ldr	r3, [pc, #448]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a1b      	ldr	r3, [r3, #32]
 80018d4:	496d      	ldr	r1, [pc, #436]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018da:	4b6c      	ldr	r3, [pc, #432]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	69db      	ldr	r3, [r3, #28]
 80018e6:	021b      	lsls	r3, r3, #8
 80018e8:	4968      	ldr	r1, [pc, #416]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80018ea:	4313      	orrs	r3, r2
 80018ec:	604b      	str	r3, [r1, #4]
 80018ee:	e025      	b.n	800193c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018f0:	4b66      	ldr	r3, [pc, #408]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a65      	ldr	r2, [pc, #404]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80018f6:	f043 0308 	orr.w	r3, r3, #8
 80018fa:	6013      	str	r3, [r2, #0]
 80018fc:	4b63      	ldr	r3, [pc, #396]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6a1b      	ldr	r3, [r3, #32]
 8001908:	4960      	ldr	r1, [pc, #384]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 800190a:	4313      	orrs	r3, r2
 800190c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800190e:	4b5f      	ldr	r3, [pc, #380]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	69db      	ldr	r3, [r3, #28]
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	495b      	ldr	r1, [pc, #364]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 800191e:	4313      	orrs	r3, r2
 8001920:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d109      	bne.n	800193c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a1b      	ldr	r3, [r3, #32]
 800192c:	4618      	mov	r0, r3
 800192e:	f000 fd15 	bl	800235c <RCC_SetFlashLatencyFromMSIRange>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e343      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800193c:	f000 fc4a 	bl	80021d4 <HAL_RCC_GetSysClockFreq>
 8001940:	4602      	mov	r2, r0
 8001942:	4b52      	ldr	r3, [pc, #328]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	091b      	lsrs	r3, r3, #4
 8001948:	f003 030f 	and.w	r3, r3, #15
 800194c:	4950      	ldr	r1, [pc, #320]	@ (8001a90 <HAL_RCC_OscConfig+0x274>)
 800194e:	5ccb      	ldrb	r3, [r1, r3]
 8001950:	f003 031f 	and.w	r3, r3, #31
 8001954:	fa22 f303 	lsr.w	r3, r2, r3
 8001958:	4a4e      	ldr	r2, [pc, #312]	@ (8001a94 <HAL_RCC_OscConfig+0x278>)
 800195a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800195c:	4b4e      	ldr	r3, [pc, #312]	@ (8001a98 <HAL_RCC_OscConfig+0x27c>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff fbf3 	bl	800114c <HAL_InitTick>
 8001966:	4603      	mov	r3, r0
 8001968:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800196a:	7bfb      	ldrb	r3, [r7, #15]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d052      	beq.n	8001a16 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001970:	7bfb      	ldrb	r3, [r7, #15]
 8001972:	e327      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d032      	beq.n	80019e2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800197c:	4b43      	ldr	r3, [pc, #268]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a42      	ldr	r2, [pc, #264]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001982:	f043 0301 	orr.w	r3, r3, #1
 8001986:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001988:	f7ff fc30 	bl	80011ec <HAL_GetTick>
 800198c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001990:	f7ff fc2c 	bl	80011ec <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b02      	cmp	r3, #2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e310      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019a2:	4b3a      	ldr	r3, [pc, #232]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d0f0      	beq.n	8001990 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019ae:	4b37      	ldr	r3, [pc, #220]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a36      	ldr	r2, [pc, #216]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80019b4:	f043 0308 	orr.w	r3, r3, #8
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	4b34      	ldr	r3, [pc, #208]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a1b      	ldr	r3, [r3, #32]
 80019c6:	4931      	ldr	r1, [pc, #196]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019cc:	4b2f      	ldr	r3, [pc, #188]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	69db      	ldr	r3, [r3, #28]
 80019d8:	021b      	lsls	r3, r3, #8
 80019da:	492c      	ldr	r1, [pc, #176]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80019dc:	4313      	orrs	r3, r2
 80019de:	604b      	str	r3, [r1, #4]
 80019e0:	e01a      	b.n	8001a18 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80019e2:	4b2a      	ldr	r3, [pc, #168]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a29      	ldr	r2, [pc, #164]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 80019e8:	f023 0301 	bic.w	r3, r3, #1
 80019ec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019ee:	f7ff fbfd 	bl	80011ec <HAL_GetTick>
 80019f2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80019f4:	e008      	b.n	8001a08 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019f6:	f7ff fbf9 	bl	80011ec <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d901      	bls.n	8001a08 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001a04:	2303      	movs	r3, #3
 8001a06:	e2dd      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a08:	4b20      	ldr	r3, [pc, #128]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0302 	and.w	r3, r3, #2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1f0      	bne.n	80019f6 <HAL_RCC_OscConfig+0x1da>
 8001a14:	e000      	b.n	8001a18 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a16:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d074      	beq.n	8001b0e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	2b08      	cmp	r3, #8
 8001a28:	d005      	beq.n	8001a36 <HAL_RCC_OscConfig+0x21a>
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	2b0c      	cmp	r3, #12
 8001a2e:	d10e      	bne.n	8001a4e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	2b03      	cmp	r3, #3
 8001a34:	d10b      	bne.n	8001a4e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a36:	4b15      	ldr	r3, [pc, #84]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d064      	beq.n	8001b0c <HAL_RCC_OscConfig+0x2f0>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d160      	bne.n	8001b0c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e2ba      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a56:	d106      	bne.n	8001a66 <HAL_RCC_OscConfig+0x24a>
 8001a58:	4b0c      	ldr	r3, [pc, #48]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a0b      	ldr	r2, [pc, #44]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001a5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a62:	6013      	str	r3, [r2, #0]
 8001a64:	e026      	b.n	8001ab4 <HAL_RCC_OscConfig+0x298>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a6e:	d115      	bne.n	8001a9c <HAL_RCC_OscConfig+0x280>
 8001a70:	4b06      	ldr	r3, [pc, #24]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a05      	ldr	r2, [pc, #20]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001a76:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a7a:	6013      	str	r3, [r2, #0]
 8001a7c:	4b03      	ldr	r3, [pc, #12]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a02      	ldr	r2, [pc, #8]	@ (8001a8c <HAL_RCC_OscConfig+0x270>)
 8001a82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a86:	6013      	str	r3, [r2, #0]
 8001a88:	e014      	b.n	8001ab4 <HAL_RCC_OscConfig+0x298>
 8001a8a:	bf00      	nop
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	080048a8 	.word	0x080048a8
 8001a94:	20000004 	.word	0x20000004
 8001a98:	20000008 	.word	0x20000008
 8001a9c:	4ba0      	ldr	r3, [pc, #640]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a9f      	ldr	r2, [pc, #636]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001aa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001aa6:	6013      	str	r3, [r2, #0]
 8001aa8:	4b9d      	ldr	r3, [pc, #628]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a9c      	ldr	r2, [pc, #624]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001aae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ab2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d013      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001abc:	f7ff fb96 	bl	80011ec <HAL_GetTick>
 8001ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ac2:	e008      	b.n	8001ad6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ac4:	f7ff fb92 	bl	80011ec <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	2b64      	cmp	r3, #100	@ 0x64
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e276      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ad6:	4b92      	ldr	r3, [pc, #584]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d0f0      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x2a8>
 8001ae2:	e014      	b.n	8001b0e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae4:	f7ff fb82 	bl	80011ec <HAL_GetTick>
 8001ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001aea:	e008      	b.n	8001afe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aec:	f7ff fb7e 	bl	80011ec <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b64      	cmp	r3, #100	@ 0x64
 8001af8:	d901      	bls.n	8001afe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e262      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001afe:	4b88      	ldr	r3, [pc, #544]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f0      	bne.n	8001aec <HAL_RCC_OscConfig+0x2d0>
 8001b0a:	e000      	b.n	8001b0e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d060      	beq.n	8001bdc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	2b04      	cmp	r3, #4
 8001b1e:	d005      	beq.n	8001b2c <HAL_RCC_OscConfig+0x310>
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	2b0c      	cmp	r3, #12
 8001b24:	d119      	bne.n	8001b5a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d116      	bne.n	8001b5a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b2c:	4b7c      	ldr	r3, [pc, #496]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d005      	beq.n	8001b44 <HAL_RCC_OscConfig+0x328>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d101      	bne.n	8001b44 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e23f      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b44:	4b76      	ldr	r3, [pc, #472]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	061b      	lsls	r3, r3, #24
 8001b52:	4973      	ldr	r1, [pc, #460]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001b54:	4313      	orrs	r3, r2
 8001b56:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b58:	e040      	b.n	8001bdc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d023      	beq.n	8001baa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b62:	4b6f      	ldr	r3, [pc, #444]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a6e      	ldr	r2, [pc, #440]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001b68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b6e:	f7ff fb3d 	bl	80011ec <HAL_GetTick>
 8001b72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b74:	e008      	b.n	8001b88 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b76:	f7ff fb39 	bl	80011ec <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d901      	bls.n	8001b88 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e21d      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b88:	4b65      	ldr	r3, [pc, #404]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d0f0      	beq.n	8001b76 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b94:	4b62      	ldr	r3, [pc, #392]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	691b      	ldr	r3, [r3, #16]
 8001ba0:	061b      	lsls	r3, r3, #24
 8001ba2:	495f      	ldr	r1, [pc, #380]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	604b      	str	r3, [r1, #4]
 8001ba8:	e018      	b.n	8001bdc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001baa:	4b5d      	ldr	r3, [pc, #372]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a5c      	ldr	r2, [pc, #368]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001bb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001bb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb6:	f7ff fb19 	bl	80011ec <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bbe:	f7ff fb15 	bl	80011ec <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e1f9      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bd0:	4b53      	ldr	r3, [pc, #332]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1f0      	bne.n	8001bbe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0308 	and.w	r3, r3, #8
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d03c      	beq.n	8001c62 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	695b      	ldr	r3, [r3, #20]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d01c      	beq.n	8001c2a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bf0:	4b4b      	ldr	r3, [pc, #300]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bf6:	4a4a      	ldr	r2, [pc, #296]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c00:	f7ff faf4 	bl	80011ec <HAL_GetTick>
 8001c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c06:	e008      	b.n	8001c1a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c08:	f7ff faf0 	bl	80011ec <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d901      	bls.n	8001c1a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e1d4      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c1a:	4b41      	ldr	r3, [pc, #260]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001c1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c20:	f003 0302 	and.w	r3, r3, #2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d0ef      	beq.n	8001c08 <HAL_RCC_OscConfig+0x3ec>
 8001c28:	e01b      	b.n	8001c62 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001c2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c30:	4a3b      	ldr	r2, [pc, #236]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001c32:	f023 0301 	bic.w	r3, r3, #1
 8001c36:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c3a:	f7ff fad7 	bl	80011ec <HAL_GetTick>
 8001c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c40:	e008      	b.n	8001c54 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c42:	f7ff fad3 	bl	80011ec <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d901      	bls.n	8001c54 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e1b7      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c54:	4b32      	ldr	r3, [pc, #200]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1ef      	bne.n	8001c42 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0304 	and.w	r3, r3, #4
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	f000 80a6 	beq.w	8001dbc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c70:	2300      	movs	r3, #0
 8001c72:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c74:	4b2a      	ldr	r3, [pc, #168]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d10d      	bne.n	8001c9c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c80:	4b27      	ldr	r3, [pc, #156]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c84:	4a26      	ldr	r2, [pc, #152]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001c86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c8c:	4b24      	ldr	r3, [pc, #144]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c94:	60bb      	str	r3, [r7, #8]
 8001c96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c9c:	4b21      	ldr	r3, [pc, #132]	@ (8001d24 <HAL_RCC_OscConfig+0x508>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d118      	bne.n	8001cda <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ca8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d24 <HAL_RCC_OscConfig+0x508>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a1d      	ldr	r2, [pc, #116]	@ (8001d24 <HAL_RCC_OscConfig+0x508>)
 8001cae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cb2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cb4:	f7ff fa9a 	bl	80011ec <HAL_GetTick>
 8001cb8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cbc:	f7ff fa96 	bl	80011ec <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e17a      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cce:	4b15      	ldr	r3, [pc, #84]	@ (8001d24 <HAL_RCC_OscConfig+0x508>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d0f0      	beq.n	8001cbc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d108      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x4d8>
 8001ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ce8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001cf2:	e029      	b.n	8001d48 <HAL_RCC_OscConfig+0x52c>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	2b05      	cmp	r3, #5
 8001cfa:	d115      	bne.n	8001d28 <HAL_RCC_OscConfig+0x50c>
 8001cfc:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d02:	4a07      	ldr	r2, [pc, #28]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001d04:	f043 0304 	orr.w	r3, r3, #4
 8001d08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d0c:	4b04      	ldr	r3, [pc, #16]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d12:	4a03      	ldr	r2, [pc, #12]	@ (8001d20 <HAL_RCC_OscConfig+0x504>)
 8001d14:	f043 0301 	orr.w	r3, r3, #1
 8001d18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d1c:	e014      	b.n	8001d48 <HAL_RCC_OscConfig+0x52c>
 8001d1e:	bf00      	nop
 8001d20:	40021000 	.word	0x40021000
 8001d24:	40007000 	.word	0x40007000
 8001d28:	4b9c      	ldr	r3, [pc, #624]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d2e:	4a9b      	ldr	r2, [pc, #620]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001d30:	f023 0301 	bic.w	r3, r3, #1
 8001d34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d38:	4b98      	ldr	r3, [pc, #608]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d3e:	4a97      	ldr	r2, [pc, #604]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001d40:	f023 0304 	bic.w	r3, r3, #4
 8001d44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d016      	beq.n	8001d7e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d50:	f7ff fa4c 	bl	80011ec <HAL_GetTick>
 8001d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d56:	e00a      	b.n	8001d6e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d58:	f7ff fa48 	bl	80011ec <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e12a      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d6e:	4b8b      	ldr	r3, [pc, #556]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d0ed      	beq.n	8001d58 <HAL_RCC_OscConfig+0x53c>
 8001d7c:	e015      	b.n	8001daa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d7e:	f7ff fa35 	bl	80011ec <HAL_GetTick>
 8001d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d84:	e00a      	b.n	8001d9c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d86:	f7ff fa31 	bl	80011ec <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e113      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d9c:	4b7f      	ldr	r3, [pc, #508]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d1ed      	bne.n	8001d86 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001daa:	7ffb      	ldrb	r3, [r7, #31]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d105      	bne.n	8001dbc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001db0:	4b7a      	ldr	r3, [pc, #488]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001db2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001db4:	4a79      	ldr	r2, [pc, #484]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001db6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dba:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	f000 80fe 	beq.w	8001fc2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	f040 80d0 	bne.w	8001f70 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001dd0:	4b72      	ldr	r3, [pc, #456]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	f003 0203 	and.w	r2, r3, #3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d130      	bne.n	8001e46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	3b01      	subs	r3, #1
 8001df0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d127      	bne.n	8001e46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e00:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d11f      	bne.n	8001e46 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001e10:	2a07      	cmp	r2, #7
 8001e12:	bf14      	ite	ne
 8001e14:	2201      	movne	r2, #1
 8001e16:	2200      	moveq	r2, #0
 8001e18:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d113      	bne.n	8001e46 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e28:	085b      	lsrs	r3, r3, #1
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d109      	bne.n	8001e46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3c:	085b      	lsrs	r3, r3, #1
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d06e      	beq.n	8001f24 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	2b0c      	cmp	r3, #12
 8001e4a:	d069      	beq.n	8001f20 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001e4c:	4b53      	ldr	r3, [pc, #332]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d105      	bne.n	8001e64 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001e58:	4b50      	ldr	r3, [pc, #320]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e0ad      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001e68:	4b4c      	ldr	r3, [pc, #304]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a4b      	ldr	r2, [pc, #300]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001e6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e72:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001e74:	f7ff f9ba 	bl	80011ec <HAL_GetTick>
 8001e78:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e7a:	e008      	b.n	8001e8e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e7c:	f7ff f9b6 	bl	80011ec <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e09a      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e8e:	4b43      	ldr	r3, [pc, #268]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1f0      	bne.n	8001e7c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e9a:	4b40      	ldr	r3, [pc, #256]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001e9c:	68da      	ldr	r2, [r3, #12]
 8001e9e:	4b40      	ldr	r3, [pc, #256]	@ (8001fa0 <HAL_RCC_OscConfig+0x784>)
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001eaa:	3a01      	subs	r2, #1
 8001eac:	0112      	lsls	r2, r2, #4
 8001eae:	4311      	orrs	r1, r2
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	4311      	orrs	r1, r2
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001ebc:	0852      	lsrs	r2, r2, #1
 8001ebe:	3a01      	subs	r2, #1
 8001ec0:	0552      	lsls	r2, r2, #21
 8001ec2:	4311      	orrs	r1, r2
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001ec8:	0852      	lsrs	r2, r2, #1
 8001eca:	3a01      	subs	r2, #1
 8001ecc:	0652      	lsls	r2, r2, #25
 8001ece:	4311      	orrs	r1, r2
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001ed4:	0912      	lsrs	r2, r2, #4
 8001ed6:	0452      	lsls	r2, r2, #17
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	4930      	ldr	r1, [pc, #192]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001edc:	4313      	orrs	r3, r2
 8001ede:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001ee0:	4b2e      	ldr	r3, [pc, #184]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a2d      	ldr	r2, [pc, #180]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001ee6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001eea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001eec:	4b2b      	ldr	r3, [pc, #172]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	4a2a      	ldr	r2, [pc, #168]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001ef2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ef6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ef8:	f7ff f978 	bl	80011ec <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f00:	f7ff f974 	bl	80011ec <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e058      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f12:	4b22      	ldr	r3, [pc, #136]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d0f0      	beq.n	8001f00 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f1e:	e050      	b.n	8001fc2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e04f      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f24:	4b1d      	ldr	r3, [pc, #116]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d148      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001f30:	4b1a      	ldr	r3, [pc, #104]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a19      	ldr	r2, [pc, #100]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001f36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f3a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f3c:	4b17      	ldr	r3, [pc, #92]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	4a16      	ldr	r2, [pc, #88]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001f42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f46:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f48:	f7ff f950 	bl	80011ec <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f50:	f7ff f94c 	bl	80011ec <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e030      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f62:	4b0e      	ldr	r3, [pc, #56]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d0f0      	beq.n	8001f50 <HAL_RCC_OscConfig+0x734>
 8001f6e:	e028      	b.n	8001fc2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	2b0c      	cmp	r3, #12
 8001f74:	d023      	beq.n	8001fbe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f76:	4b09      	ldr	r3, [pc, #36]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a08      	ldr	r2, [pc, #32]	@ (8001f9c <HAL_RCC_OscConfig+0x780>)
 8001f7c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f82:	f7ff f933 	bl	80011ec <HAL_GetTick>
 8001f86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f88:	e00c      	b.n	8001fa4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f8a:	f7ff f92f 	bl	80011ec <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d905      	bls.n	8001fa4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e013      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fa4:	4b09      	ldr	r3, [pc, #36]	@ (8001fcc <HAL_RCC_OscConfig+0x7b0>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d1ec      	bne.n	8001f8a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001fb0:	4b06      	ldr	r3, [pc, #24]	@ (8001fcc <HAL_RCC_OscConfig+0x7b0>)
 8001fb2:	68da      	ldr	r2, [r3, #12]
 8001fb4:	4905      	ldr	r1, [pc, #20]	@ (8001fcc <HAL_RCC_OscConfig+0x7b0>)
 8001fb6:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <HAL_RCC_OscConfig+0x7b4>)
 8001fb8:	4013      	ands	r3, r2
 8001fba:	60cb      	str	r3, [r1, #12]
 8001fbc:	e001      	b.n	8001fc2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e000      	b.n	8001fc4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001fc2:	2300      	movs	r3, #0
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3720      	adds	r7, #32
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	feeefffc 	.word	0xfeeefffc

08001fd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e0e7      	b.n	80021b8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fe8:	4b75      	ldr	r3, [pc, #468]	@ (80021c0 <HAL_RCC_ClockConfig+0x1ec>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0307 	and.w	r3, r3, #7
 8001ff0:	683a      	ldr	r2, [r7, #0]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d910      	bls.n	8002018 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ff6:	4b72      	ldr	r3, [pc, #456]	@ (80021c0 <HAL_RCC_ClockConfig+0x1ec>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f023 0207 	bic.w	r2, r3, #7
 8001ffe:	4970      	ldr	r1, [pc, #448]	@ (80021c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	4313      	orrs	r3, r2
 8002004:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002006:	4b6e      	ldr	r3, [pc, #440]	@ (80021c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0307 	and.w	r3, r3, #7
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	429a      	cmp	r2, r3
 8002012:	d001      	beq.n	8002018 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e0cf      	b.n	80021b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d010      	beq.n	8002046 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689a      	ldr	r2, [r3, #8]
 8002028:	4b66      	ldr	r3, [pc, #408]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002030:	429a      	cmp	r2, r3
 8002032:	d908      	bls.n	8002046 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002034:	4b63      	ldr	r3, [pc, #396]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	4960      	ldr	r1, [pc, #384]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002042:	4313      	orrs	r3, r2
 8002044:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	2b00      	cmp	r3, #0
 8002050:	d04c      	beq.n	80020ec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	2b03      	cmp	r3, #3
 8002058:	d107      	bne.n	800206a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800205a:	4b5a      	ldr	r3, [pc, #360]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d121      	bne.n	80020aa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e0a6      	b.n	80021b8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	2b02      	cmp	r3, #2
 8002070:	d107      	bne.n	8002082 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002072:	4b54      	ldr	r3, [pc, #336]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d115      	bne.n	80020aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e09a      	b.n	80021b8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d107      	bne.n	800209a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800208a:	4b4e      	ldr	r3, [pc, #312]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d109      	bne.n	80020aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e08e      	b.n	80021b8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800209a:	4b4a      	ldr	r3, [pc, #296]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d101      	bne.n	80020aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e086      	b.n	80021b8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020aa:	4b46      	ldr	r3, [pc, #280]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f023 0203 	bic.w	r2, r3, #3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	4943      	ldr	r1, [pc, #268]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020bc:	f7ff f896 	bl	80011ec <HAL_GetTick>
 80020c0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020c2:	e00a      	b.n	80020da <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020c4:	f7ff f892 	bl	80011ec <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e06e      	b.n	80021b8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020da:	4b3a      	ldr	r3, [pc, #232]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 020c 	and.w	r2, r3, #12
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d1eb      	bne.n	80020c4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d010      	beq.n	800211a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	4b31      	ldr	r3, [pc, #196]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002104:	429a      	cmp	r2, r3
 8002106:	d208      	bcs.n	800211a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002108:	4b2e      	ldr	r3, [pc, #184]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	492b      	ldr	r1, [pc, #172]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002116:	4313      	orrs	r3, r2
 8002118:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800211a:	4b29      	ldr	r3, [pc, #164]	@ (80021c0 <HAL_RCC_ClockConfig+0x1ec>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	429a      	cmp	r2, r3
 8002126:	d210      	bcs.n	800214a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002128:	4b25      	ldr	r3, [pc, #148]	@ (80021c0 <HAL_RCC_ClockConfig+0x1ec>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f023 0207 	bic.w	r2, r3, #7
 8002130:	4923      	ldr	r1, [pc, #140]	@ (80021c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	4313      	orrs	r3, r2
 8002136:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002138:	4b21      	ldr	r3, [pc, #132]	@ (80021c0 <HAL_RCC_ClockConfig+0x1ec>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0307 	and.w	r3, r3, #7
 8002140:	683a      	ldr	r2, [r7, #0]
 8002142:	429a      	cmp	r2, r3
 8002144:	d001      	beq.n	800214a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e036      	b.n	80021b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0304 	and.w	r3, r3, #4
 8002152:	2b00      	cmp	r3, #0
 8002154:	d008      	beq.n	8002168 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002156:	4b1b      	ldr	r3, [pc, #108]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	4918      	ldr	r1, [pc, #96]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002164:	4313      	orrs	r3, r2
 8002166:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0308 	and.w	r3, r3, #8
 8002170:	2b00      	cmp	r3, #0
 8002172:	d009      	beq.n	8002188 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002174:	4b13      	ldr	r3, [pc, #76]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	691b      	ldr	r3, [r3, #16]
 8002180:	00db      	lsls	r3, r3, #3
 8002182:	4910      	ldr	r1, [pc, #64]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002184:	4313      	orrs	r3, r2
 8002186:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002188:	f000 f824 	bl	80021d4 <HAL_RCC_GetSysClockFreq>
 800218c:	4602      	mov	r2, r0
 800218e:	4b0d      	ldr	r3, [pc, #52]	@ (80021c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	091b      	lsrs	r3, r3, #4
 8002194:	f003 030f 	and.w	r3, r3, #15
 8002198:	490b      	ldr	r1, [pc, #44]	@ (80021c8 <HAL_RCC_ClockConfig+0x1f4>)
 800219a:	5ccb      	ldrb	r3, [r1, r3]
 800219c:	f003 031f 	and.w	r3, r3, #31
 80021a0:	fa22 f303 	lsr.w	r3, r2, r3
 80021a4:	4a09      	ldr	r2, [pc, #36]	@ (80021cc <HAL_RCC_ClockConfig+0x1f8>)
 80021a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80021a8:	4b09      	ldr	r3, [pc, #36]	@ (80021d0 <HAL_RCC_ClockConfig+0x1fc>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7fe ffcd 	bl	800114c <HAL_InitTick>
 80021b2:	4603      	mov	r3, r0
 80021b4:	72fb      	strb	r3, [r7, #11]

  return status;
 80021b6:	7afb      	ldrb	r3, [r7, #11]
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3710      	adds	r7, #16
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	40022000 	.word	0x40022000
 80021c4:	40021000 	.word	0x40021000
 80021c8:	080048a8 	.word	0x080048a8
 80021cc:	20000004 	.word	0x20000004
 80021d0:	20000008 	.word	0x20000008

080021d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b089      	sub	sp, #36	@ 0x24
 80021d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80021da:	2300      	movs	r3, #0
 80021dc:	61fb      	str	r3, [r7, #28]
 80021de:	2300      	movs	r3, #0
 80021e0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021e2:	4b3e      	ldr	r3, [pc, #248]	@ (80022dc <HAL_RCC_GetSysClockFreq+0x108>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f003 030c 	and.w	r3, r3, #12
 80021ea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021ec:	4b3b      	ldr	r3, [pc, #236]	@ (80022dc <HAL_RCC_GetSysClockFreq+0x108>)
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	f003 0303 	and.w	r3, r3, #3
 80021f4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d005      	beq.n	8002208 <HAL_RCC_GetSysClockFreq+0x34>
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	2b0c      	cmp	r3, #12
 8002200:	d121      	bne.n	8002246 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d11e      	bne.n	8002246 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002208:	4b34      	ldr	r3, [pc, #208]	@ (80022dc <HAL_RCC_GetSysClockFreq+0x108>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0308 	and.w	r3, r3, #8
 8002210:	2b00      	cmp	r3, #0
 8002212:	d107      	bne.n	8002224 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002214:	4b31      	ldr	r3, [pc, #196]	@ (80022dc <HAL_RCC_GetSysClockFreq+0x108>)
 8002216:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800221a:	0a1b      	lsrs	r3, r3, #8
 800221c:	f003 030f 	and.w	r3, r3, #15
 8002220:	61fb      	str	r3, [r7, #28]
 8002222:	e005      	b.n	8002230 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002224:	4b2d      	ldr	r3, [pc, #180]	@ (80022dc <HAL_RCC_GetSysClockFreq+0x108>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	091b      	lsrs	r3, r3, #4
 800222a:	f003 030f 	and.w	r3, r3, #15
 800222e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002230:	4a2b      	ldr	r2, [pc, #172]	@ (80022e0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002238:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d10d      	bne.n	800225c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002244:	e00a      	b.n	800225c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	2b04      	cmp	r3, #4
 800224a:	d102      	bne.n	8002252 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800224c:	4b25      	ldr	r3, [pc, #148]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800224e:	61bb      	str	r3, [r7, #24]
 8002250:	e004      	b.n	800225c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	2b08      	cmp	r3, #8
 8002256:	d101      	bne.n	800225c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002258:	4b23      	ldr	r3, [pc, #140]	@ (80022e8 <HAL_RCC_GetSysClockFreq+0x114>)
 800225a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	2b0c      	cmp	r3, #12
 8002260:	d134      	bne.n	80022cc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002262:	4b1e      	ldr	r3, [pc, #120]	@ (80022dc <HAL_RCC_GetSysClockFreq+0x108>)
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	f003 0303 	and.w	r3, r3, #3
 800226a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	2b02      	cmp	r3, #2
 8002270:	d003      	beq.n	800227a <HAL_RCC_GetSysClockFreq+0xa6>
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	2b03      	cmp	r3, #3
 8002276:	d003      	beq.n	8002280 <HAL_RCC_GetSysClockFreq+0xac>
 8002278:	e005      	b.n	8002286 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800227a:	4b1a      	ldr	r3, [pc, #104]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800227c:	617b      	str	r3, [r7, #20]
      break;
 800227e:	e005      	b.n	800228c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002280:	4b19      	ldr	r3, [pc, #100]	@ (80022e8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002282:	617b      	str	r3, [r7, #20]
      break;
 8002284:	e002      	b.n	800228c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	617b      	str	r3, [r7, #20]
      break;
 800228a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800228c:	4b13      	ldr	r3, [pc, #76]	@ (80022dc <HAL_RCC_GetSysClockFreq+0x108>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	091b      	lsrs	r3, r3, #4
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	3301      	adds	r3, #1
 8002298:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800229a:	4b10      	ldr	r3, [pc, #64]	@ (80022dc <HAL_RCC_GetSysClockFreq+0x108>)
 800229c:	68db      	ldr	r3, [r3, #12]
 800229e:	0a1b      	lsrs	r3, r3, #8
 80022a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022a4:	697a      	ldr	r2, [r7, #20]
 80022a6:	fb03 f202 	mul.w	r2, r3, r2
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80022b2:	4b0a      	ldr	r3, [pc, #40]	@ (80022dc <HAL_RCC_GetSysClockFreq+0x108>)
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	0e5b      	lsrs	r3, r3, #25
 80022b8:	f003 0303 	and.w	r3, r3, #3
 80022bc:	3301      	adds	r3, #1
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80022cc:	69bb      	ldr	r3, [r7, #24]
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3724      	adds	r7, #36	@ 0x24
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	40021000 	.word	0x40021000
 80022e0:	080048c0 	.word	0x080048c0
 80022e4:	00f42400 	.word	0x00f42400
 80022e8:	007a1200 	.word	0x007a1200

080022ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022f0:	4b03      	ldr	r3, [pc, #12]	@ (8002300 <HAL_RCC_GetHCLKFreq+0x14>)
 80022f2:	681b      	ldr	r3, [r3, #0]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	20000004 	.word	0x20000004

08002304 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002308:	f7ff fff0 	bl	80022ec <HAL_RCC_GetHCLKFreq>
 800230c:	4602      	mov	r2, r0
 800230e:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	0a1b      	lsrs	r3, r3, #8
 8002314:	f003 0307 	and.w	r3, r3, #7
 8002318:	4904      	ldr	r1, [pc, #16]	@ (800232c <HAL_RCC_GetPCLK1Freq+0x28>)
 800231a:	5ccb      	ldrb	r3, [r1, r3]
 800231c:	f003 031f 	and.w	r3, r3, #31
 8002320:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002324:	4618      	mov	r0, r3
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40021000 	.word	0x40021000
 800232c:	080048b8 	.word	0x080048b8

08002330 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002334:	f7ff ffda 	bl	80022ec <HAL_RCC_GetHCLKFreq>
 8002338:	4602      	mov	r2, r0
 800233a:	4b06      	ldr	r3, [pc, #24]	@ (8002354 <HAL_RCC_GetPCLK2Freq+0x24>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	0adb      	lsrs	r3, r3, #11
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	4904      	ldr	r1, [pc, #16]	@ (8002358 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002346:	5ccb      	ldrb	r3, [r1, r3]
 8002348:	f003 031f 	and.w	r3, r3, #31
 800234c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002350:	4618      	mov	r0, r3
 8002352:	bd80      	pop	{r7, pc}
 8002354:	40021000 	.word	0x40021000
 8002358:	080048b8 	.word	0x080048b8

0800235c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002364:	2300      	movs	r3, #0
 8002366:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002368:	4b2a      	ldr	r3, [pc, #168]	@ (8002414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800236a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d003      	beq.n	800237c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002374:	f7ff f9ee 	bl	8001754 <HAL_PWREx_GetVoltageRange>
 8002378:	6178      	str	r0, [r7, #20]
 800237a:	e014      	b.n	80023a6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800237c:	4b25      	ldr	r3, [pc, #148]	@ (8002414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800237e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002380:	4a24      	ldr	r2, [pc, #144]	@ (8002414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002386:	6593      	str	r3, [r2, #88]	@ 0x58
 8002388:	4b22      	ldr	r3, [pc, #136]	@ (8002414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800238a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800238c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002390:	60fb      	str	r3, [r7, #12]
 8002392:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002394:	f7ff f9de 	bl	8001754 <HAL_PWREx_GetVoltageRange>
 8002398:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800239a:	4b1e      	ldr	r3, [pc, #120]	@ (8002414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800239c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800239e:	4a1d      	ldr	r2, [pc, #116]	@ (8002414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023a4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023ac:	d10b      	bne.n	80023c6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2b80      	cmp	r3, #128	@ 0x80
 80023b2:	d919      	bls.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2ba0      	cmp	r3, #160	@ 0xa0
 80023b8:	d902      	bls.n	80023c0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023ba:	2302      	movs	r3, #2
 80023bc:	613b      	str	r3, [r7, #16]
 80023be:	e013      	b.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023c0:	2301      	movs	r3, #1
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	e010      	b.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2b80      	cmp	r3, #128	@ 0x80
 80023ca:	d902      	bls.n	80023d2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80023cc:	2303      	movs	r3, #3
 80023ce:	613b      	str	r3, [r7, #16]
 80023d0:	e00a      	b.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b80      	cmp	r3, #128	@ 0x80
 80023d6:	d102      	bne.n	80023de <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023d8:	2302      	movs	r3, #2
 80023da:	613b      	str	r3, [r7, #16]
 80023dc:	e004      	b.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2b70      	cmp	r3, #112	@ 0x70
 80023e2:	d101      	bne.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023e4:	2301      	movs	r3, #1
 80023e6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80023e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002418 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f023 0207 	bic.w	r2, r3, #7
 80023f0:	4909      	ldr	r1, [pc, #36]	@ (8002418 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80023f8:	4b07      	ldr	r3, [pc, #28]	@ (8002418 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0307 	and.w	r3, r3, #7
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	429a      	cmp	r2, r3
 8002404:	d001      	beq.n	800240a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e000      	b.n	800240c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40021000 	.word	0x40021000
 8002418:	40022000 	.word	0x40022000

0800241c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002424:	2300      	movs	r3, #0
 8002426:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002428:	2300      	movs	r3, #0
 800242a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002434:	2b00      	cmp	r3, #0
 8002436:	d041      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800243c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002440:	d02a      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002442:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002446:	d824      	bhi.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002448:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800244c:	d008      	beq.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800244e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002452:	d81e      	bhi.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002454:	2b00      	cmp	r3, #0
 8002456:	d00a      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002458:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800245c:	d010      	beq.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800245e:	e018      	b.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002460:	4b86      	ldr	r3, [pc, #536]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	4a85      	ldr	r2, [pc, #532]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002466:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800246a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800246c:	e015      	b.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3304      	adds	r3, #4
 8002472:	2100      	movs	r1, #0
 8002474:	4618      	mov	r0, r3
 8002476:	f000 fabb 	bl	80029f0 <RCCEx_PLLSAI1_Config>
 800247a:	4603      	mov	r3, r0
 800247c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800247e:	e00c      	b.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	3320      	adds	r3, #32
 8002484:	2100      	movs	r1, #0
 8002486:	4618      	mov	r0, r3
 8002488:	f000 fba6 	bl	8002bd8 <RCCEx_PLLSAI2_Config>
 800248c:	4603      	mov	r3, r0
 800248e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002490:	e003      	b.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	74fb      	strb	r3, [r7, #19]
      break;
 8002496:	e000      	b.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002498:	bf00      	nop
    }

    if(ret == HAL_OK)
 800249a:	7cfb      	ldrb	r3, [r7, #19]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d10b      	bne.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024a0:	4b76      	ldr	r3, [pc, #472]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80024ae:	4973      	ldr	r1, [pc, #460]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80024b6:	e001      	b.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024b8:	7cfb      	ldrb	r3, [r7, #19]
 80024ba:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d041      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80024cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80024d0:	d02a      	beq.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80024d2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80024d6:	d824      	bhi.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80024d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80024dc:	d008      	beq.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80024de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80024e2:	d81e      	bhi.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00a      	beq.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80024e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024ec:	d010      	beq.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80024ee:	e018      	b.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80024f0:	4b62      	ldr	r3, [pc, #392]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	4a61      	ldr	r2, [pc, #388]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024fa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024fc:	e015      	b.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	3304      	adds	r3, #4
 8002502:	2100      	movs	r1, #0
 8002504:	4618      	mov	r0, r3
 8002506:	f000 fa73 	bl	80029f0 <RCCEx_PLLSAI1_Config>
 800250a:	4603      	mov	r3, r0
 800250c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800250e:	e00c      	b.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	3320      	adds	r3, #32
 8002514:	2100      	movs	r1, #0
 8002516:	4618      	mov	r0, r3
 8002518:	f000 fb5e 	bl	8002bd8 <RCCEx_PLLSAI2_Config>
 800251c:	4603      	mov	r3, r0
 800251e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002520:	e003      	b.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	74fb      	strb	r3, [r7, #19]
      break;
 8002526:	e000      	b.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002528:	bf00      	nop
    }

    if(ret == HAL_OK)
 800252a:	7cfb      	ldrb	r3, [r7, #19]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d10b      	bne.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002530:	4b52      	ldr	r3, [pc, #328]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002536:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800253e:	494f      	ldr	r1, [pc, #316]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002540:	4313      	orrs	r3, r2
 8002542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002546:	e001      	b.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002548:	7cfb      	ldrb	r3, [r7, #19]
 800254a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002554:	2b00      	cmp	r3, #0
 8002556:	f000 80a0 	beq.w	800269a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800255a:	2300      	movs	r3, #0
 800255c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800255e:	4b47      	ldr	r3, [pc, #284]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800256a:	2301      	movs	r3, #1
 800256c:	e000      	b.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800256e:	2300      	movs	r3, #0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d00d      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002574:	4b41      	ldr	r3, [pc, #260]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002578:	4a40      	ldr	r2, [pc, #256]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800257a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800257e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002580:	4b3e      	ldr	r3, [pc, #248]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002588:	60bb      	str	r3, [r7, #8]
 800258a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800258c:	2301      	movs	r3, #1
 800258e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002590:	4b3b      	ldr	r3, [pc, #236]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a3a      	ldr	r2, [pc, #232]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800259a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800259c:	f7fe fe26 	bl	80011ec <HAL_GetTick>
 80025a0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80025a2:	e009      	b.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025a4:	f7fe fe22 	bl	80011ec <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d902      	bls.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	74fb      	strb	r3, [r7, #19]
        break;
 80025b6:	e005      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80025b8:	4b31      	ldr	r3, [pc, #196]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d0ef      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80025c4:	7cfb      	ldrb	r3, [r7, #19]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d15c      	bne.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80025ca:	4b2c      	ldr	r3, [pc, #176]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025d4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d01f      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d019      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80025e8:	4b24      	ldr	r3, [pc, #144]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80025f4:	4b21      	ldr	r3, [pc, #132]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025fa:	4a20      	ldr	r2, [pc, #128]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002600:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002604:	4b1d      	ldr	r3, [pc, #116]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800260a:	4a1c      	ldr	r2, [pc, #112]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800260c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002610:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002614:	4a19      	ldr	r2, [pc, #100]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b00      	cmp	r3, #0
 8002624:	d016      	beq.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002626:	f7fe fde1 	bl	80011ec <HAL_GetTick>
 800262a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800262c:	e00b      	b.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800262e:	f7fe fddd 	bl	80011ec <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	f241 3288 	movw	r2, #5000	@ 0x1388
 800263c:	4293      	cmp	r3, r2
 800263e:	d902      	bls.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	74fb      	strb	r3, [r7, #19]
            break;
 8002644:	e006      	b.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002646:	4b0d      	ldr	r3, [pc, #52]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002648:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d0ec      	beq.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002654:	7cfb      	ldrb	r3, [r7, #19]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d10c      	bne.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800265a:	4b08      	ldr	r3, [pc, #32]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800265c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002660:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800266a:	4904      	ldr	r1, [pc, #16]	@ (800267c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800266c:	4313      	orrs	r3, r2
 800266e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002672:	e009      	b.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002674:	7cfb      	ldrb	r3, [r7, #19]
 8002676:	74bb      	strb	r3, [r7, #18]
 8002678:	e006      	b.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800267a:	bf00      	nop
 800267c:	40021000 	.word	0x40021000
 8002680:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002684:	7cfb      	ldrb	r3, [r7, #19]
 8002686:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002688:	7c7b      	ldrb	r3, [r7, #17]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d105      	bne.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800268e:	4b9e      	ldr	r3, [pc, #632]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002692:	4a9d      	ldr	r2, [pc, #628]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002694:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002698:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0301 	and.w	r3, r3, #1
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00a      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026a6:	4b98      	ldr	r3, [pc, #608]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ac:	f023 0203 	bic.w	r2, r3, #3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b4:	4994      	ldr	r1, [pc, #592]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00a      	beq.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026c8:	4b8f      	ldr	r3, [pc, #572]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ce:	f023 020c 	bic.w	r2, r3, #12
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026d6:	498c      	ldr	r1, [pc, #560]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026d8:	4313      	orrs	r3, r2
 80026da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0304 	and.w	r3, r3, #4
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d00a      	beq.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80026ea:	4b87      	ldr	r3, [pc, #540]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026f0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f8:	4983      	ldr	r1, [pc, #524]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0308 	and.w	r3, r3, #8
 8002708:	2b00      	cmp	r3, #0
 800270a:	d00a      	beq.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800270c:	4b7e      	ldr	r3, [pc, #504]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800270e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002712:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271a:	497b      	ldr	r1, [pc, #492]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800271c:	4313      	orrs	r3, r2
 800271e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0310 	and.w	r3, r3, #16
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00a      	beq.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800272e:	4b76      	ldr	r3, [pc, #472]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002730:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002734:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800273c:	4972      	ldr	r1, [pc, #456]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800273e:	4313      	orrs	r3, r2
 8002740:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0320 	and.w	r3, r3, #32
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00a      	beq.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002750:	4b6d      	ldr	r3, [pc, #436]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002756:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800275e:	496a      	ldr	r1, [pc, #424]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002760:	4313      	orrs	r3, r2
 8002762:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00a      	beq.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002772:	4b65      	ldr	r3, [pc, #404]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002778:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002780:	4961      	ldr	r1, [pc, #388]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002782:	4313      	orrs	r3, r2
 8002784:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002790:	2b00      	cmp	r3, #0
 8002792:	d00a      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002794:	4b5c      	ldr	r3, [pc, #368]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800279a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027a2:	4959      	ldr	r1, [pc, #356]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00a      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027b6:	4b54      	ldr	r3, [pc, #336]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027bc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027c4:	4950      	ldr	r1, [pc, #320]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d00a      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80027d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027de:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027e6:	4948      	ldr	r1, [pc, #288]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d00a      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80027fa:	4b43      	ldr	r3, [pc, #268]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002800:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002808:	493f      	ldr	r1, [pc, #252]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800280a:	4313      	orrs	r3, r2
 800280c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d028      	beq.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800281c:	4b3a      	ldr	r3, [pc, #232]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800281e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002822:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800282a:	4937      	ldr	r1, [pc, #220]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800282c:	4313      	orrs	r3, r2
 800282e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002836:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800283a:	d106      	bne.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800283c:	4b32      	ldr	r3, [pc, #200]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	4a31      	ldr	r2, [pc, #196]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002842:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002846:	60d3      	str	r3, [r2, #12]
 8002848:	e011      	b.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800284e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002852:	d10c      	bne.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	3304      	adds	r3, #4
 8002858:	2101      	movs	r1, #1
 800285a:	4618      	mov	r0, r3
 800285c:	f000 f8c8 	bl	80029f0 <RCCEx_PLLSAI1_Config>
 8002860:	4603      	mov	r3, r0
 8002862:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002864:	7cfb      	ldrb	r3, [r7, #19]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800286a:	7cfb      	ldrb	r3, [r7, #19]
 800286c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d028      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800287a:	4b23      	ldr	r3, [pc, #140]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800287c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002880:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002888:	491f      	ldr	r1, [pc, #124]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800288a:	4313      	orrs	r3, r2
 800288c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002894:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002898:	d106      	bne.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800289a:	4b1b      	ldr	r3, [pc, #108]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	4a1a      	ldr	r2, [pc, #104]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80028a4:	60d3      	str	r3, [r2, #12]
 80028a6:	e011      	b.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80028b0:	d10c      	bne.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	3304      	adds	r3, #4
 80028b6:	2101      	movs	r1, #1
 80028b8:	4618      	mov	r0, r3
 80028ba:	f000 f899 	bl	80029f0 <RCCEx_PLLSAI1_Config>
 80028be:	4603      	mov	r3, r0
 80028c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028c2:	7cfb      	ldrb	r3, [r7, #19]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80028c8:	7cfb      	ldrb	r3, [r7, #19]
 80028ca:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d02b      	beq.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80028d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028e6:	4908      	ldr	r1, [pc, #32]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028e8:	4313      	orrs	r3, r2
 80028ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80028f6:	d109      	bne.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028f8:	4b03      	ldr	r3, [pc, #12]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	4a02      	ldr	r2, [pc, #8]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002902:	60d3      	str	r3, [r2, #12]
 8002904:	e014      	b.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002906:	bf00      	nop
 8002908:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002910:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002914:	d10c      	bne.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	3304      	adds	r3, #4
 800291a:	2101      	movs	r1, #1
 800291c:	4618      	mov	r0, r3
 800291e:	f000 f867 	bl	80029f0 <RCCEx_PLLSAI1_Config>
 8002922:	4603      	mov	r3, r0
 8002924:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002926:	7cfb      	ldrb	r3, [r7, #19]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d001      	beq.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800292c:	7cfb      	ldrb	r3, [r7, #19]
 800292e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d02f      	beq.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800293c:	4b2b      	ldr	r3, [pc, #172]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800293e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002942:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800294a:	4928      	ldr	r1, [pc, #160]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800294c:	4313      	orrs	r3, r2
 800294e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002956:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800295a:	d10d      	bne.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3304      	adds	r3, #4
 8002960:	2102      	movs	r1, #2
 8002962:	4618      	mov	r0, r3
 8002964:	f000 f844 	bl	80029f0 <RCCEx_PLLSAI1_Config>
 8002968:	4603      	mov	r3, r0
 800296a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800296c:	7cfb      	ldrb	r3, [r7, #19]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d014      	beq.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002972:	7cfb      	ldrb	r3, [r7, #19]
 8002974:	74bb      	strb	r3, [r7, #18]
 8002976:	e011      	b.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800297c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002980:	d10c      	bne.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	3320      	adds	r3, #32
 8002986:	2102      	movs	r1, #2
 8002988:	4618      	mov	r0, r3
 800298a:	f000 f925 	bl	8002bd8 <RCCEx_PLLSAI2_Config>
 800298e:	4603      	mov	r3, r0
 8002990:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002992:	7cfb      	ldrb	r3, [r7, #19]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002998:	7cfb      	ldrb	r3, [r7, #19]
 800299a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d00a      	beq.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80029a8:	4b10      	ldr	r3, [pc, #64]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ae:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80029b6:	490d      	ldr	r1, [pc, #52]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00b      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80029ca:	4b08      	ldr	r3, [pc, #32]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029da:	4904      	ldr	r1, [pc, #16]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80029e2:	7cbb      	ldrb	r3, [r7, #18]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3718      	adds	r7, #24
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40021000 	.word	0x40021000

080029f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80029fa:	2300      	movs	r3, #0
 80029fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80029fe:	4b75      	ldr	r3, [pc, #468]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	f003 0303 	and.w	r3, r3, #3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d018      	beq.n	8002a3c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002a0a:	4b72      	ldr	r3, [pc, #456]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	f003 0203 	and.w	r2, r3, #3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d10d      	bne.n	8002a36 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
       ||
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d009      	beq.n	8002a36 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002a22:	4b6c      	ldr	r3, [pc, #432]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	091b      	lsrs	r3, r3, #4
 8002a28:	f003 0307 	and.w	r3, r3, #7
 8002a2c:	1c5a      	adds	r2, r3, #1
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
       ||
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d047      	beq.n	8002ac6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	73fb      	strb	r3, [r7, #15]
 8002a3a:	e044      	b.n	8002ac6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2b03      	cmp	r3, #3
 8002a42:	d018      	beq.n	8002a76 <RCCEx_PLLSAI1_Config+0x86>
 8002a44:	2b03      	cmp	r3, #3
 8002a46:	d825      	bhi.n	8002a94 <RCCEx_PLLSAI1_Config+0xa4>
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d002      	beq.n	8002a52 <RCCEx_PLLSAI1_Config+0x62>
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d009      	beq.n	8002a64 <RCCEx_PLLSAI1_Config+0x74>
 8002a50:	e020      	b.n	8002a94 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a52:	4b60      	ldr	r3, [pc, #384]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d11d      	bne.n	8002a9a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a62:	e01a      	b.n	8002a9a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a64:	4b5b      	ldr	r3, [pc, #364]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d116      	bne.n	8002a9e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a74:	e013      	b.n	8002a9e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a76:	4b57      	ldr	r3, [pc, #348]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10f      	bne.n	8002aa2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a82:	4b54      	ldr	r3, [pc, #336]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d109      	bne.n	8002aa2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a92:	e006      	b.n	8002aa2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	73fb      	strb	r3, [r7, #15]
      break;
 8002a98:	e004      	b.n	8002aa4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a9a:	bf00      	nop
 8002a9c:	e002      	b.n	8002aa4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a9e:	bf00      	nop
 8002aa0:	e000      	b.n	8002aa4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002aa2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002aa4:	7bfb      	ldrb	r3, [r7, #15]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10d      	bne.n	8002ac6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002aaa:	4b4a      	ldr	r3, [pc, #296]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6819      	ldr	r1, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	3b01      	subs	r3, #1
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	430b      	orrs	r3, r1
 8002ac0:	4944      	ldr	r1, [pc, #272]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002ac6:	7bfb      	ldrb	r3, [r7, #15]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d17d      	bne.n	8002bc8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002acc:	4b41      	ldr	r3, [pc, #260]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a40      	ldr	r2, [pc, #256]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ad2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002ad6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ad8:	f7fe fb88 	bl	80011ec <HAL_GetTick>
 8002adc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ade:	e009      	b.n	8002af4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ae0:	f7fe fb84 	bl	80011ec <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d902      	bls.n	8002af4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	73fb      	strb	r3, [r7, #15]
        break;
 8002af2:	e005      	b.n	8002b00 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002af4:	4b37      	ldr	r3, [pc, #220]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d1ef      	bne.n	8002ae0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002b00:	7bfb      	ldrb	r3, [r7, #15]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d160      	bne.n	8002bc8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d111      	bne.n	8002b30 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b0c:	4b31      	ldr	r3, [pc, #196]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002b14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b18:	687a      	ldr	r2, [r7, #4]
 8002b1a:	6892      	ldr	r2, [r2, #8]
 8002b1c:	0211      	lsls	r1, r2, #8
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	68d2      	ldr	r2, [r2, #12]
 8002b22:	0912      	lsrs	r2, r2, #4
 8002b24:	0452      	lsls	r2, r2, #17
 8002b26:	430a      	orrs	r2, r1
 8002b28:	492a      	ldr	r1, [pc, #168]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	610b      	str	r3, [r1, #16]
 8002b2e:	e027      	b.n	8002b80 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d112      	bne.n	8002b5c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b36:	4b27      	ldr	r3, [pc, #156]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002b3e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	6892      	ldr	r2, [r2, #8]
 8002b46:	0211      	lsls	r1, r2, #8
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	6912      	ldr	r2, [r2, #16]
 8002b4c:	0852      	lsrs	r2, r2, #1
 8002b4e:	3a01      	subs	r2, #1
 8002b50:	0552      	lsls	r2, r2, #21
 8002b52:	430a      	orrs	r2, r1
 8002b54:	491f      	ldr	r1, [pc, #124]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b56:	4313      	orrs	r3, r2
 8002b58:	610b      	str	r3, [r1, #16]
 8002b5a:	e011      	b.n	8002b80 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b5c:	4b1d      	ldr	r3, [pc, #116]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b5e:	691b      	ldr	r3, [r3, #16]
 8002b60:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002b64:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	6892      	ldr	r2, [r2, #8]
 8002b6c:	0211      	lsls	r1, r2, #8
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	6952      	ldr	r2, [r2, #20]
 8002b72:	0852      	lsrs	r2, r2, #1
 8002b74:	3a01      	subs	r2, #1
 8002b76:	0652      	lsls	r2, r2, #25
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	4916      	ldr	r1, [pc, #88]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002b80:	4b14      	ldr	r3, [pc, #80]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a13      	ldr	r2, [pc, #76]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b86:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002b8a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b8c:	f7fe fb2e 	bl	80011ec <HAL_GetTick>
 8002b90:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b92:	e009      	b.n	8002ba8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b94:	f7fe fb2a 	bl	80011ec <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d902      	bls.n	8002ba8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	73fb      	strb	r3, [r7, #15]
          break;
 8002ba6:	e005      	b.n	8002bb4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d0ef      	beq.n	8002b94 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002bb4:	7bfb      	ldrb	r3, [r7, #15]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d106      	bne.n	8002bc8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002bba:	4b06      	ldr	r3, [pc, #24]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bbc:	691a      	ldr	r2, [r3, #16]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	4904      	ldr	r1, [pc, #16]	@ (8002bd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	40021000 	.word	0x40021000

08002bd8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002be2:	2300      	movs	r3, #0
 8002be4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002be6:	4b6a      	ldr	r3, [pc, #424]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d018      	beq.n	8002c24 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002bf2:	4b67      	ldr	r3, [pc, #412]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	f003 0203 	and.w	r2, r3, #3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d10d      	bne.n	8002c1e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
       ||
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d009      	beq.n	8002c1e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c0a:	4b61      	ldr	r3, [pc, #388]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	091b      	lsrs	r3, r3, #4
 8002c10:	f003 0307 	and.w	r3, r3, #7
 8002c14:	1c5a      	adds	r2, r3, #1
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
       ||
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d047      	beq.n	8002cae <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	73fb      	strb	r3, [r7, #15]
 8002c22:	e044      	b.n	8002cae <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2b03      	cmp	r3, #3
 8002c2a:	d018      	beq.n	8002c5e <RCCEx_PLLSAI2_Config+0x86>
 8002c2c:	2b03      	cmp	r3, #3
 8002c2e:	d825      	bhi.n	8002c7c <RCCEx_PLLSAI2_Config+0xa4>
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d002      	beq.n	8002c3a <RCCEx_PLLSAI2_Config+0x62>
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d009      	beq.n	8002c4c <RCCEx_PLLSAI2_Config+0x74>
 8002c38:	e020      	b.n	8002c7c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c3a:	4b55      	ldr	r3, [pc, #340]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d11d      	bne.n	8002c82 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c4a:	e01a      	b.n	8002c82 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c4c:	4b50      	ldr	r3, [pc, #320]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d116      	bne.n	8002c86 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c5c:	e013      	b.n	8002c86 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c5e:	4b4c      	ldr	r3, [pc, #304]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d10f      	bne.n	8002c8a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c6a:	4b49      	ldr	r3, [pc, #292]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d109      	bne.n	8002c8a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c7a:	e006      	b.n	8002c8a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c80:	e004      	b.n	8002c8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c82:	bf00      	nop
 8002c84:	e002      	b.n	8002c8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c86:	bf00      	nop
 8002c88:	e000      	b.n	8002c8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10d      	bne.n	8002cae <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c92:	4b3f      	ldr	r3, [pc, #252]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6819      	ldr	r1, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	011b      	lsls	r3, r3, #4
 8002ca6:	430b      	orrs	r3, r1
 8002ca8:	4939      	ldr	r1, [pc, #228]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002cae:	7bfb      	ldrb	r3, [r7, #15]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d167      	bne.n	8002d84 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002cb4:	4b36      	ldr	r3, [pc, #216]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a35      	ldr	r2, [pc, #212]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cc0:	f7fe fa94 	bl	80011ec <HAL_GetTick>
 8002cc4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002cc6:	e009      	b.n	8002cdc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002cc8:	f7fe fa90 	bl	80011ec <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d902      	bls.n	8002cdc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	73fb      	strb	r3, [r7, #15]
        break;
 8002cda:	e005      	b.n	8002ce8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002cdc:	4b2c      	ldr	r3, [pc, #176]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1ef      	bne.n	8002cc8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ce8:	7bfb      	ldrb	r3, [r7, #15]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d14a      	bne.n	8002d84 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d111      	bne.n	8002d18 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002cf4:	4b26      	ldr	r3, [pc, #152]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cf6:	695b      	ldr	r3, [r3, #20]
 8002cf8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002cfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	6892      	ldr	r2, [r2, #8]
 8002d04:	0211      	lsls	r1, r2, #8
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	68d2      	ldr	r2, [r2, #12]
 8002d0a:	0912      	lsrs	r2, r2, #4
 8002d0c:	0452      	lsls	r2, r2, #17
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	491f      	ldr	r1, [pc, #124]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d12:	4313      	orrs	r3, r2
 8002d14:	614b      	str	r3, [r1, #20]
 8002d16:	e011      	b.n	8002d3c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d18:	4b1d      	ldr	r3, [pc, #116]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d1a:	695b      	ldr	r3, [r3, #20]
 8002d1c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002d20:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6892      	ldr	r2, [r2, #8]
 8002d28:	0211      	lsls	r1, r2, #8
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	6912      	ldr	r2, [r2, #16]
 8002d2e:	0852      	lsrs	r2, r2, #1
 8002d30:	3a01      	subs	r2, #1
 8002d32:	0652      	lsls	r2, r2, #25
 8002d34:	430a      	orrs	r2, r1
 8002d36:	4916      	ldr	r1, [pc, #88]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002d3c:	4b14      	ldr	r3, [pc, #80]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a13      	ldr	r2, [pc, #76]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d46:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d48:	f7fe fa50 	bl	80011ec <HAL_GetTick>
 8002d4c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d4e:	e009      	b.n	8002d64 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d50:	f7fe fa4c 	bl	80011ec <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d902      	bls.n	8002d64 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	73fb      	strb	r3, [r7, #15]
          break;
 8002d62:	e005      	b.n	8002d70 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d64:	4b0a      	ldr	r3, [pc, #40]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d0ef      	beq.n	8002d50 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002d70:	7bfb      	ldrb	r3, [r7, #15]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d106      	bne.n	8002d84 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002d76:	4b06      	ldr	r3, [pc, #24]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d78:	695a      	ldr	r2, [r3, #20]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	4904      	ldr	r1, [pc, #16]	@ (8002d90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d80:	4313      	orrs	r3, r2
 8002d82:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40021000 	.word	0x40021000

08002d94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e040      	b.n	8002e28 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d106      	bne.n	8002dbc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f7fe f8e0 	bl	8000f7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2224      	movs	r2, #36	@ 0x24
 8002dc0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f022 0201 	bic.w	r2, r2, #1
 8002dd0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d002      	beq.n	8002de0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 fae0 	bl	80033a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f000 f825 	bl	8002e30 <UART_SetConfig>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d101      	bne.n	8002df0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e01b      	b.n	8002e28 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002dfe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689a      	ldr	r2, [r3, #8]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f042 0201 	orr.w	r2, r2, #1
 8002e1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f000 fb5f 	bl	80034e4 <UART_CheckIdleState>
 8002e26:	4603      	mov	r3, r0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3708      	adds	r7, #8
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e34:	b08a      	sub	sp, #40	@ 0x28
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	431a      	orrs	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	69db      	ldr	r3, [r3, #28]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	4ba4      	ldr	r3, [pc, #656]	@ (80030f0 <UART_SetConfig+0x2c0>)
 8002e60:	4013      	ands	r3, r2
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	6812      	ldr	r2, [r2, #0]
 8002e66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	68da      	ldr	r2, [r3, #12]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a99      	ldr	r2, [pc, #612]	@ (80030f4 <UART_SetConfig+0x2c4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d004      	beq.n	8002e9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eac:	430a      	orrs	r2, r1
 8002eae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a90      	ldr	r2, [pc, #576]	@ (80030f8 <UART_SetConfig+0x2c8>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d126      	bne.n	8002f08 <UART_SetConfig+0xd8>
 8002eba:	4b90      	ldr	r3, [pc, #576]	@ (80030fc <UART_SetConfig+0x2cc>)
 8002ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ec0:	f003 0303 	and.w	r3, r3, #3
 8002ec4:	2b03      	cmp	r3, #3
 8002ec6:	d81b      	bhi.n	8002f00 <UART_SetConfig+0xd0>
 8002ec8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ed0 <UART_SetConfig+0xa0>)
 8002eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ece:	bf00      	nop
 8002ed0:	08002ee1 	.word	0x08002ee1
 8002ed4:	08002ef1 	.word	0x08002ef1
 8002ed8:	08002ee9 	.word	0x08002ee9
 8002edc:	08002ef9 	.word	0x08002ef9
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ee6:	e116      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002ee8:	2302      	movs	r3, #2
 8002eea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002eee:	e112      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002ef0:	2304      	movs	r3, #4
 8002ef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ef6:	e10e      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002ef8:	2308      	movs	r3, #8
 8002efa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002efe:	e10a      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002f00:	2310      	movs	r3, #16
 8002f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f06:	e106      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a7c      	ldr	r2, [pc, #496]	@ (8003100 <UART_SetConfig+0x2d0>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d138      	bne.n	8002f84 <UART_SetConfig+0x154>
 8002f12:	4b7a      	ldr	r3, [pc, #488]	@ (80030fc <UART_SetConfig+0x2cc>)
 8002f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f18:	f003 030c 	and.w	r3, r3, #12
 8002f1c:	2b0c      	cmp	r3, #12
 8002f1e:	d82d      	bhi.n	8002f7c <UART_SetConfig+0x14c>
 8002f20:	a201      	add	r2, pc, #4	@ (adr r2, 8002f28 <UART_SetConfig+0xf8>)
 8002f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f26:	bf00      	nop
 8002f28:	08002f5d 	.word	0x08002f5d
 8002f2c:	08002f7d 	.word	0x08002f7d
 8002f30:	08002f7d 	.word	0x08002f7d
 8002f34:	08002f7d 	.word	0x08002f7d
 8002f38:	08002f6d 	.word	0x08002f6d
 8002f3c:	08002f7d 	.word	0x08002f7d
 8002f40:	08002f7d 	.word	0x08002f7d
 8002f44:	08002f7d 	.word	0x08002f7d
 8002f48:	08002f65 	.word	0x08002f65
 8002f4c:	08002f7d 	.word	0x08002f7d
 8002f50:	08002f7d 	.word	0x08002f7d
 8002f54:	08002f7d 	.word	0x08002f7d
 8002f58:	08002f75 	.word	0x08002f75
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f62:	e0d8      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002f64:	2302      	movs	r3, #2
 8002f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f6a:	e0d4      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002f6c:	2304      	movs	r3, #4
 8002f6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f72:	e0d0      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002f74:	2308      	movs	r3, #8
 8002f76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f7a:	e0cc      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002f7c:	2310      	movs	r3, #16
 8002f7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f82:	e0c8      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a5e      	ldr	r2, [pc, #376]	@ (8003104 <UART_SetConfig+0x2d4>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d125      	bne.n	8002fda <UART_SetConfig+0x1aa>
 8002f8e:	4b5b      	ldr	r3, [pc, #364]	@ (80030fc <UART_SetConfig+0x2cc>)
 8002f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f94:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f98:	2b30      	cmp	r3, #48	@ 0x30
 8002f9a:	d016      	beq.n	8002fca <UART_SetConfig+0x19a>
 8002f9c:	2b30      	cmp	r3, #48	@ 0x30
 8002f9e:	d818      	bhi.n	8002fd2 <UART_SetConfig+0x1a2>
 8002fa0:	2b20      	cmp	r3, #32
 8002fa2:	d00a      	beq.n	8002fba <UART_SetConfig+0x18a>
 8002fa4:	2b20      	cmp	r3, #32
 8002fa6:	d814      	bhi.n	8002fd2 <UART_SetConfig+0x1a2>
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d002      	beq.n	8002fb2 <UART_SetConfig+0x182>
 8002fac:	2b10      	cmp	r3, #16
 8002fae:	d008      	beq.n	8002fc2 <UART_SetConfig+0x192>
 8002fb0:	e00f      	b.n	8002fd2 <UART_SetConfig+0x1a2>
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fb8:	e0ad      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002fba:	2302      	movs	r3, #2
 8002fbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fc0:	e0a9      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002fc2:	2304      	movs	r3, #4
 8002fc4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fc8:	e0a5      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002fca:	2308      	movs	r3, #8
 8002fcc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fd0:	e0a1      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002fd2:	2310      	movs	r3, #16
 8002fd4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fd8:	e09d      	b.n	8003116 <UART_SetConfig+0x2e6>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a4a      	ldr	r2, [pc, #296]	@ (8003108 <UART_SetConfig+0x2d8>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d125      	bne.n	8003030 <UART_SetConfig+0x200>
 8002fe4:	4b45      	ldr	r3, [pc, #276]	@ (80030fc <UART_SetConfig+0x2cc>)
 8002fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002fee:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ff0:	d016      	beq.n	8003020 <UART_SetConfig+0x1f0>
 8002ff2:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ff4:	d818      	bhi.n	8003028 <UART_SetConfig+0x1f8>
 8002ff6:	2b80      	cmp	r3, #128	@ 0x80
 8002ff8:	d00a      	beq.n	8003010 <UART_SetConfig+0x1e0>
 8002ffa:	2b80      	cmp	r3, #128	@ 0x80
 8002ffc:	d814      	bhi.n	8003028 <UART_SetConfig+0x1f8>
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d002      	beq.n	8003008 <UART_SetConfig+0x1d8>
 8003002:	2b40      	cmp	r3, #64	@ 0x40
 8003004:	d008      	beq.n	8003018 <UART_SetConfig+0x1e8>
 8003006:	e00f      	b.n	8003028 <UART_SetConfig+0x1f8>
 8003008:	2300      	movs	r3, #0
 800300a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800300e:	e082      	b.n	8003116 <UART_SetConfig+0x2e6>
 8003010:	2302      	movs	r3, #2
 8003012:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003016:	e07e      	b.n	8003116 <UART_SetConfig+0x2e6>
 8003018:	2304      	movs	r3, #4
 800301a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800301e:	e07a      	b.n	8003116 <UART_SetConfig+0x2e6>
 8003020:	2308      	movs	r3, #8
 8003022:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003026:	e076      	b.n	8003116 <UART_SetConfig+0x2e6>
 8003028:	2310      	movs	r3, #16
 800302a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800302e:	e072      	b.n	8003116 <UART_SetConfig+0x2e6>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a35      	ldr	r2, [pc, #212]	@ (800310c <UART_SetConfig+0x2dc>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d12a      	bne.n	8003090 <UART_SetConfig+0x260>
 800303a:	4b30      	ldr	r3, [pc, #192]	@ (80030fc <UART_SetConfig+0x2cc>)
 800303c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003040:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003044:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003048:	d01a      	beq.n	8003080 <UART_SetConfig+0x250>
 800304a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800304e:	d81b      	bhi.n	8003088 <UART_SetConfig+0x258>
 8003050:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003054:	d00c      	beq.n	8003070 <UART_SetConfig+0x240>
 8003056:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800305a:	d815      	bhi.n	8003088 <UART_SetConfig+0x258>
 800305c:	2b00      	cmp	r3, #0
 800305e:	d003      	beq.n	8003068 <UART_SetConfig+0x238>
 8003060:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003064:	d008      	beq.n	8003078 <UART_SetConfig+0x248>
 8003066:	e00f      	b.n	8003088 <UART_SetConfig+0x258>
 8003068:	2300      	movs	r3, #0
 800306a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800306e:	e052      	b.n	8003116 <UART_SetConfig+0x2e6>
 8003070:	2302      	movs	r3, #2
 8003072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003076:	e04e      	b.n	8003116 <UART_SetConfig+0x2e6>
 8003078:	2304      	movs	r3, #4
 800307a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800307e:	e04a      	b.n	8003116 <UART_SetConfig+0x2e6>
 8003080:	2308      	movs	r3, #8
 8003082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003086:	e046      	b.n	8003116 <UART_SetConfig+0x2e6>
 8003088:	2310      	movs	r3, #16
 800308a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800308e:	e042      	b.n	8003116 <UART_SetConfig+0x2e6>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a17      	ldr	r2, [pc, #92]	@ (80030f4 <UART_SetConfig+0x2c4>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d13a      	bne.n	8003110 <UART_SetConfig+0x2e0>
 800309a:	4b18      	ldr	r3, [pc, #96]	@ (80030fc <UART_SetConfig+0x2cc>)
 800309c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80030a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80030a8:	d01a      	beq.n	80030e0 <UART_SetConfig+0x2b0>
 80030aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80030ae:	d81b      	bhi.n	80030e8 <UART_SetConfig+0x2b8>
 80030b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030b4:	d00c      	beq.n	80030d0 <UART_SetConfig+0x2a0>
 80030b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030ba:	d815      	bhi.n	80030e8 <UART_SetConfig+0x2b8>
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d003      	beq.n	80030c8 <UART_SetConfig+0x298>
 80030c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030c4:	d008      	beq.n	80030d8 <UART_SetConfig+0x2a8>
 80030c6:	e00f      	b.n	80030e8 <UART_SetConfig+0x2b8>
 80030c8:	2300      	movs	r3, #0
 80030ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030ce:	e022      	b.n	8003116 <UART_SetConfig+0x2e6>
 80030d0:	2302      	movs	r3, #2
 80030d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030d6:	e01e      	b.n	8003116 <UART_SetConfig+0x2e6>
 80030d8:	2304      	movs	r3, #4
 80030da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030de:	e01a      	b.n	8003116 <UART_SetConfig+0x2e6>
 80030e0:	2308      	movs	r3, #8
 80030e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030e6:	e016      	b.n	8003116 <UART_SetConfig+0x2e6>
 80030e8:	2310      	movs	r3, #16
 80030ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030ee:	e012      	b.n	8003116 <UART_SetConfig+0x2e6>
 80030f0:	efff69f3 	.word	0xefff69f3
 80030f4:	40008000 	.word	0x40008000
 80030f8:	40013800 	.word	0x40013800
 80030fc:	40021000 	.word	0x40021000
 8003100:	40004400 	.word	0x40004400
 8003104:	40004800 	.word	0x40004800
 8003108:	40004c00 	.word	0x40004c00
 800310c:	40005000 	.word	0x40005000
 8003110:	2310      	movs	r3, #16
 8003112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a9f      	ldr	r2, [pc, #636]	@ (8003398 <UART_SetConfig+0x568>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d17a      	bne.n	8003216 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003120:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003124:	2b08      	cmp	r3, #8
 8003126:	d824      	bhi.n	8003172 <UART_SetConfig+0x342>
 8003128:	a201      	add	r2, pc, #4	@ (adr r2, 8003130 <UART_SetConfig+0x300>)
 800312a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800312e:	bf00      	nop
 8003130:	08003155 	.word	0x08003155
 8003134:	08003173 	.word	0x08003173
 8003138:	0800315d 	.word	0x0800315d
 800313c:	08003173 	.word	0x08003173
 8003140:	08003163 	.word	0x08003163
 8003144:	08003173 	.word	0x08003173
 8003148:	08003173 	.word	0x08003173
 800314c:	08003173 	.word	0x08003173
 8003150:	0800316b 	.word	0x0800316b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003154:	f7ff f8d6 	bl	8002304 <HAL_RCC_GetPCLK1Freq>
 8003158:	61f8      	str	r0, [r7, #28]
        break;
 800315a:	e010      	b.n	800317e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800315c:	4b8f      	ldr	r3, [pc, #572]	@ (800339c <UART_SetConfig+0x56c>)
 800315e:	61fb      	str	r3, [r7, #28]
        break;
 8003160:	e00d      	b.n	800317e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003162:	f7ff f837 	bl	80021d4 <HAL_RCC_GetSysClockFreq>
 8003166:	61f8      	str	r0, [r7, #28]
        break;
 8003168:	e009      	b.n	800317e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800316a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800316e:	61fb      	str	r3, [r7, #28]
        break;
 8003170:	e005      	b.n	800317e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003172:	2300      	movs	r3, #0
 8003174:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800317c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	2b00      	cmp	r3, #0
 8003182:	f000 80fb 	beq.w	800337c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	685a      	ldr	r2, [r3, #4]
 800318a:	4613      	mov	r3, r2
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	4413      	add	r3, r2
 8003190:	69fa      	ldr	r2, [r7, #28]
 8003192:	429a      	cmp	r2, r3
 8003194:	d305      	bcc.n	80031a2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800319c:	69fa      	ldr	r2, [r7, #28]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d903      	bls.n	80031aa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80031a8:	e0e8      	b.n	800337c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	2200      	movs	r2, #0
 80031ae:	461c      	mov	r4, r3
 80031b0:	4615      	mov	r5, r2
 80031b2:	f04f 0200 	mov.w	r2, #0
 80031b6:	f04f 0300 	mov.w	r3, #0
 80031ba:	022b      	lsls	r3, r5, #8
 80031bc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80031c0:	0222      	lsls	r2, r4, #8
 80031c2:	68f9      	ldr	r1, [r7, #12]
 80031c4:	6849      	ldr	r1, [r1, #4]
 80031c6:	0849      	lsrs	r1, r1, #1
 80031c8:	2000      	movs	r0, #0
 80031ca:	4688      	mov	r8, r1
 80031cc:	4681      	mov	r9, r0
 80031ce:	eb12 0a08 	adds.w	sl, r2, r8
 80031d2:	eb43 0b09 	adc.w	fp, r3, r9
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	603b      	str	r3, [r7, #0]
 80031de:	607a      	str	r2, [r7, #4]
 80031e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80031e4:	4650      	mov	r0, sl
 80031e6:	4659      	mov	r1, fp
 80031e8:	f7fd fbd4 	bl	8000994 <__aeabi_uldivmod>
 80031ec:	4602      	mov	r2, r0
 80031ee:	460b      	mov	r3, r1
 80031f0:	4613      	mov	r3, r2
 80031f2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031fa:	d308      	bcc.n	800320e <UART_SetConfig+0x3de>
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003202:	d204      	bcs.n	800320e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	60da      	str	r2, [r3, #12]
 800320c:	e0b6      	b.n	800337c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003214:	e0b2      	b.n	800337c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	69db      	ldr	r3, [r3, #28]
 800321a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800321e:	d15e      	bne.n	80032de <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003220:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003224:	2b08      	cmp	r3, #8
 8003226:	d828      	bhi.n	800327a <UART_SetConfig+0x44a>
 8003228:	a201      	add	r2, pc, #4	@ (adr r2, 8003230 <UART_SetConfig+0x400>)
 800322a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800322e:	bf00      	nop
 8003230:	08003255 	.word	0x08003255
 8003234:	0800325d 	.word	0x0800325d
 8003238:	08003265 	.word	0x08003265
 800323c:	0800327b 	.word	0x0800327b
 8003240:	0800326b 	.word	0x0800326b
 8003244:	0800327b 	.word	0x0800327b
 8003248:	0800327b 	.word	0x0800327b
 800324c:	0800327b 	.word	0x0800327b
 8003250:	08003273 	.word	0x08003273
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003254:	f7ff f856 	bl	8002304 <HAL_RCC_GetPCLK1Freq>
 8003258:	61f8      	str	r0, [r7, #28]
        break;
 800325a:	e014      	b.n	8003286 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800325c:	f7ff f868 	bl	8002330 <HAL_RCC_GetPCLK2Freq>
 8003260:	61f8      	str	r0, [r7, #28]
        break;
 8003262:	e010      	b.n	8003286 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003264:	4b4d      	ldr	r3, [pc, #308]	@ (800339c <UART_SetConfig+0x56c>)
 8003266:	61fb      	str	r3, [r7, #28]
        break;
 8003268:	e00d      	b.n	8003286 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800326a:	f7fe ffb3 	bl	80021d4 <HAL_RCC_GetSysClockFreq>
 800326e:	61f8      	str	r0, [r7, #28]
        break;
 8003270:	e009      	b.n	8003286 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003272:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003276:	61fb      	str	r3, [r7, #28]
        break;
 8003278:	e005      	b.n	8003286 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800327a:	2300      	movs	r3, #0
 800327c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003284:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d077      	beq.n	800337c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	005a      	lsls	r2, r3, #1
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	085b      	lsrs	r3, r3, #1
 8003296:	441a      	add	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	2b0f      	cmp	r3, #15
 80032a6:	d916      	bls.n	80032d6 <UART_SetConfig+0x4a6>
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032ae:	d212      	bcs.n	80032d6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	f023 030f 	bic.w	r3, r3, #15
 80032b8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	085b      	lsrs	r3, r3, #1
 80032be:	b29b      	uxth	r3, r3
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	8afb      	ldrh	r3, [r7, #22]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	8afa      	ldrh	r2, [r7, #22]
 80032d2:	60da      	str	r2, [r3, #12]
 80032d4:	e052      	b.n	800337c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80032dc:	e04e      	b.n	800337c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80032e2:	2b08      	cmp	r3, #8
 80032e4:	d827      	bhi.n	8003336 <UART_SetConfig+0x506>
 80032e6:	a201      	add	r2, pc, #4	@ (adr r2, 80032ec <UART_SetConfig+0x4bc>)
 80032e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ec:	08003311 	.word	0x08003311
 80032f0:	08003319 	.word	0x08003319
 80032f4:	08003321 	.word	0x08003321
 80032f8:	08003337 	.word	0x08003337
 80032fc:	08003327 	.word	0x08003327
 8003300:	08003337 	.word	0x08003337
 8003304:	08003337 	.word	0x08003337
 8003308:	08003337 	.word	0x08003337
 800330c:	0800332f 	.word	0x0800332f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003310:	f7fe fff8 	bl	8002304 <HAL_RCC_GetPCLK1Freq>
 8003314:	61f8      	str	r0, [r7, #28]
        break;
 8003316:	e014      	b.n	8003342 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003318:	f7ff f80a 	bl	8002330 <HAL_RCC_GetPCLK2Freq>
 800331c:	61f8      	str	r0, [r7, #28]
        break;
 800331e:	e010      	b.n	8003342 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003320:	4b1e      	ldr	r3, [pc, #120]	@ (800339c <UART_SetConfig+0x56c>)
 8003322:	61fb      	str	r3, [r7, #28]
        break;
 8003324:	e00d      	b.n	8003342 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003326:	f7fe ff55 	bl	80021d4 <HAL_RCC_GetSysClockFreq>
 800332a:	61f8      	str	r0, [r7, #28]
        break;
 800332c:	e009      	b.n	8003342 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800332e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003332:	61fb      	str	r3, [r7, #28]
        break;
 8003334:	e005      	b.n	8003342 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003336:	2300      	movs	r3, #0
 8003338:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003340:	bf00      	nop
    }

    if (pclk != 0U)
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d019      	beq.n	800337c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	085a      	lsrs	r2, r3, #1
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	441a      	add	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	fbb2 f3f3 	udiv	r3, r2, r3
 800335a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	2b0f      	cmp	r3, #15
 8003360:	d909      	bls.n	8003376 <UART_SetConfig+0x546>
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003368:	d205      	bcs.n	8003376 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	b29a      	uxth	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	60da      	str	r2, [r3, #12]
 8003374:	e002      	b.n	800337c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003388:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800338c:	4618      	mov	r0, r3
 800338e:	3728      	adds	r7, #40	@ 0x28
 8003390:	46bd      	mov	sp, r7
 8003392:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003396:	bf00      	nop
 8003398:	40008000 	.word	0x40008000
 800339c:	00f42400 	.word	0x00f42400

080033a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ac:	f003 0308 	and.w	r3, r3, #8
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d00a      	beq.n	80033ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00a      	beq.n	80033ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	430a      	orrs	r2, r1
 80033ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00a      	beq.n	800340e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003412:	f003 0304 	and.w	r3, r3, #4
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00a      	beq.n	8003430 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	430a      	orrs	r2, r1
 800342e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003434:	f003 0310 	and.w	r3, r3, #16
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00a      	beq.n	8003452 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003456:	f003 0320 	and.w	r3, r3, #32
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00a      	beq.n	8003474 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	430a      	orrs	r2, r1
 8003472:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003478:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800347c:	2b00      	cmp	r3, #0
 800347e:	d01a      	beq.n	80034b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	430a      	orrs	r2, r1
 8003494:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800349e:	d10a      	bne.n	80034b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	430a      	orrs	r2, r1
 80034b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00a      	beq.n	80034d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	430a      	orrs	r2, r1
 80034d6:	605a      	str	r2, [r3, #4]
  }
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b098      	sub	sp, #96	@ 0x60
 80034e8:	af02      	add	r7, sp, #8
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80034f4:	f7fd fe7a 	bl	80011ec <HAL_GetTick>
 80034f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0308 	and.w	r3, r3, #8
 8003504:	2b08      	cmp	r3, #8
 8003506:	d12e      	bne.n	8003566 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003508:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800350c:	9300      	str	r3, [sp, #0]
 800350e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003510:	2200      	movs	r2, #0
 8003512:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f000 f88c 	bl	8003634 <UART_WaitOnFlagUntilTimeout>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d021      	beq.n	8003566 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800352a:	e853 3f00 	ldrex	r3, [r3]
 800352e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003532:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003536:	653b      	str	r3, [r7, #80]	@ 0x50
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	461a      	mov	r2, r3
 800353e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003540:	647b      	str	r3, [r7, #68]	@ 0x44
 8003542:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003544:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003546:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003548:	e841 2300 	strex	r3, r2, [r1]
 800354c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800354e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1e6      	bne.n	8003522 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2220      	movs	r2, #32
 8003558:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e062      	b.n	800362c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0304 	and.w	r3, r3, #4
 8003570:	2b04      	cmp	r3, #4
 8003572:	d149      	bne.n	8003608 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003574:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800357c:	2200      	movs	r2, #0
 800357e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f000 f856 	bl	8003634 <UART_WaitOnFlagUntilTimeout>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d03c      	beq.n	8003608 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003596:	e853 3f00 	ldrex	r3, [r3]
 800359a:	623b      	str	r3, [r7, #32]
   return(result);
 800359c:	6a3b      	ldr	r3, [r7, #32]
 800359e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	461a      	mov	r2, r3
 80035aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80035ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80035b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035b4:	e841 2300 	strex	r3, r2, [r1]
 80035b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80035ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1e6      	bne.n	800358e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	3308      	adds	r3, #8
 80035c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	e853 3f00 	ldrex	r3, [r3]
 80035ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f023 0301 	bic.w	r3, r3, #1
 80035d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	3308      	adds	r3, #8
 80035de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80035e0:	61fa      	str	r2, [r7, #28]
 80035e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035e4:	69b9      	ldr	r1, [r7, #24]
 80035e6:	69fa      	ldr	r2, [r7, #28]
 80035e8:	e841 2300 	strex	r3, r2, [r1]
 80035ec:	617b      	str	r3, [r7, #20]
   return(result);
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1e5      	bne.n	80035c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2220      	movs	r2, #32
 80035f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e011      	b.n	800362c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2220      	movs	r2, #32
 800360c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2220      	movs	r2, #32
 8003612:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3758      	adds	r7, #88	@ 0x58
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	603b      	str	r3, [r7, #0]
 8003640:	4613      	mov	r3, r2
 8003642:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003644:	e04f      	b.n	80036e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800364c:	d04b      	beq.n	80036e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800364e:	f7fd fdcd 	bl	80011ec <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	429a      	cmp	r2, r3
 800365c:	d302      	bcc.n	8003664 <UART_WaitOnFlagUntilTimeout+0x30>
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d101      	bne.n	8003668 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e04e      	b.n	8003706 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0304 	and.w	r3, r3, #4
 8003672:	2b00      	cmp	r3, #0
 8003674:	d037      	beq.n	80036e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	2b80      	cmp	r3, #128	@ 0x80
 800367a:	d034      	beq.n	80036e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	2b40      	cmp	r3, #64	@ 0x40
 8003680:	d031      	beq.n	80036e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	69db      	ldr	r3, [r3, #28]
 8003688:	f003 0308 	and.w	r3, r3, #8
 800368c:	2b08      	cmp	r3, #8
 800368e:	d110      	bne.n	80036b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2208      	movs	r2, #8
 8003696:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f000 f838 	bl	800370e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2208      	movs	r2, #8
 80036a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e029      	b.n	8003706 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	69db      	ldr	r3, [r3, #28]
 80036b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036c0:	d111      	bne.n	80036e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f000 f81e 	bl	800370e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2220      	movs	r2, #32
 80036d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e00f      	b.n	8003706 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	69da      	ldr	r2, [r3, #28]
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	4013      	ands	r3, r2
 80036f0:	68ba      	ldr	r2, [r7, #8]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	bf0c      	ite	eq
 80036f6:	2301      	moveq	r3, #1
 80036f8:	2300      	movne	r3, #0
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	461a      	mov	r2, r3
 80036fe:	79fb      	ldrb	r3, [r7, #7]
 8003700:	429a      	cmp	r2, r3
 8003702:	d0a0      	beq.n	8003646 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800370e:	b480      	push	{r7}
 8003710:	b095      	sub	sp, #84	@ 0x54
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800371c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800371e:	e853 3f00 	ldrex	r3, [r3]
 8003722:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003726:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800372a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	461a      	mov	r2, r3
 8003732:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003734:	643b      	str	r3, [r7, #64]	@ 0x40
 8003736:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003738:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800373a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800373c:	e841 2300 	strex	r3, r2, [r1]
 8003740:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003744:	2b00      	cmp	r3, #0
 8003746:	d1e6      	bne.n	8003716 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	3308      	adds	r3, #8
 800374e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003750:	6a3b      	ldr	r3, [r7, #32]
 8003752:	e853 3f00 	ldrex	r3, [r3]
 8003756:	61fb      	str	r3, [r7, #28]
   return(result);
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	f023 0301 	bic.w	r3, r3, #1
 800375e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	3308      	adds	r3, #8
 8003766:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003768:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800376a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800376c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800376e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003770:	e841 2300 	strex	r3, r2, [r1]
 8003774:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1e5      	bne.n	8003748 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003780:	2b01      	cmp	r3, #1
 8003782:	d118      	bne.n	80037b6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	e853 3f00 	ldrex	r3, [r3]
 8003790:	60bb      	str	r3, [r7, #8]
   return(result);
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	f023 0310 	bic.w	r3, r3, #16
 8003798:	647b      	str	r3, [r7, #68]	@ 0x44
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	461a      	mov	r2, r3
 80037a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037a2:	61bb      	str	r3, [r7, #24]
 80037a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a6:	6979      	ldr	r1, [r7, #20]
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	e841 2300 	strex	r3, r2, [r1]
 80037ae:	613b      	str	r3, [r7, #16]
   return(result);
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d1e6      	bne.n	8003784 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2220      	movs	r2, #32
 80037ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80037ca:	bf00      	nop
 80037cc:	3754      	adds	r7, #84	@ 0x54
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr

080037d6 <memset>:
 80037d6:	4402      	add	r2, r0
 80037d8:	4603      	mov	r3, r0
 80037da:	4293      	cmp	r3, r2
 80037dc:	d100      	bne.n	80037e0 <memset+0xa>
 80037de:	4770      	bx	lr
 80037e0:	f803 1b01 	strb.w	r1, [r3], #1
 80037e4:	e7f9      	b.n	80037da <memset+0x4>
	...

080037e8 <__libc_init_array>:
 80037e8:	b570      	push	{r4, r5, r6, lr}
 80037ea:	4d0d      	ldr	r5, [pc, #52]	@ (8003820 <__libc_init_array+0x38>)
 80037ec:	4c0d      	ldr	r4, [pc, #52]	@ (8003824 <__libc_init_array+0x3c>)
 80037ee:	1b64      	subs	r4, r4, r5
 80037f0:	10a4      	asrs	r4, r4, #2
 80037f2:	2600      	movs	r6, #0
 80037f4:	42a6      	cmp	r6, r4
 80037f6:	d109      	bne.n	800380c <__libc_init_array+0x24>
 80037f8:	4d0b      	ldr	r5, [pc, #44]	@ (8003828 <__libc_init_array+0x40>)
 80037fa:	4c0c      	ldr	r4, [pc, #48]	@ (800382c <__libc_init_array+0x44>)
 80037fc:	f001 f848 	bl	8004890 <_init>
 8003800:	1b64      	subs	r4, r4, r5
 8003802:	10a4      	asrs	r4, r4, #2
 8003804:	2600      	movs	r6, #0
 8003806:	42a6      	cmp	r6, r4
 8003808:	d105      	bne.n	8003816 <__libc_init_array+0x2e>
 800380a:	bd70      	pop	{r4, r5, r6, pc}
 800380c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003810:	4798      	blx	r3
 8003812:	3601      	adds	r6, #1
 8003814:	e7ee      	b.n	80037f4 <__libc_init_array+0xc>
 8003816:	f855 3b04 	ldr.w	r3, [r5], #4
 800381a:	4798      	blx	r3
 800381c:	3601      	adds	r6, #1
 800381e:	e7f2      	b.n	8003806 <__libc_init_array+0x1e>
 8003820:	08004ad0 	.word	0x08004ad0
 8003824:	08004ad0 	.word	0x08004ad0
 8003828:	08004ad0 	.word	0x08004ad0
 800382c:	08004ad4 	.word	0x08004ad4

08003830 <sin>:
 8003830:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003832:	ec53 2b10 	vmov	r2, r3, d0
 8003836:	4826      	ldr	r0, [pc, #152]	@ (80038d0 <sin+0xa0>)
 8003838:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800383c:	4281      	cmp	r1, r0
 800383e:	d807      	bhi.n	8003850 <sin+0x20>
 8003840:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80038c8 <sin+0x98>
 8003844:	2000      	movs	r0, #0
 8003846:	b005      	add	sp, #20
 8003848:	f85d eb04 	ldr.w	lr, [sp], #4
 800384c:	f000 b90c 	b.w	8003a68 <__kernel_sin>
 8003850:	4820      	ldr	r0, [pc, #128]	@ (80038d4 <sin+0xa4>)
 8003852:	4281      	cmp	r1, r0
 8003854:	d908      	bls.n	8003868 <sin+0x38>
 8003856:	4610      	mov	r0, r2
 8003858:	4619      	mov	r1, r3
 800385a:	f7fc fde3 	bl	8000424 <__aeabi_dsub>
 800385e:	ec41 0b10 	vmov	d0, r0, r1
 8003862:	b005      	add	sp, #20
 8003864:	f85d fb04 	ldr.w	pc, [sp], #4
 8003868:	4668      	mov	r0, sp
 800386a:	f000 f9b9 	bl	8003be0 <__ieee754_rem_pio2>
 800386e:	f000 0003 	and.w	r0, r0, #3
 8003872:	2801      	cmp	r0, #1
 8003874:	d00c      	beq.n	8003890 <sin+0x60>
 8003876:	2802      	cmp	r0, #2
 8003878:	d011      	beq.n	800389e <sin+0x6e>
 800387a:	b9e8      	cbnz	r0, 80038b8 <sin+0x88>
 800387c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003880:	ed9d 0b00 	vldr	d0, [sp]
 8003884:	2001      	movs	r0, #1
 8003886:	f000 f8ef 	bl	8003a68 <__kernel_sin>
 800388a:	ec51 0b10 	vmov	r0, r1, d0
 800388e:	e7e6      	b.n	800385e <sin+0x2e>
 8003890:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003894:	ed9d 0b00 	vldr	d0, [sp]
 8003898:	f000 f81e 	bl	80038d8 <__kernel_cos>
 800389c:	e7f5      	b.n	800388a <sin+0x5a>
 800389e:	ed9d 1b02 	vldr	d1, [sp, #8]
 80038a2:	ed9d 0b00 	vldr	d0, [sp]
 80038a6:	2001      	movs	r0, #1
 80038a8:	f000 f8de 	bl	8003a68 <__kernel_sin>
 80038ac:	ec53 2b10 	vmov	r2, r3, d0
 80038b0:	4610      	mov	r0, r2
 80038b2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80038b6:	e7d2      	b.n	800385e <sin+0x2e>
 80038b8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80038bc:	ed9d 0b00 	vldr	d0, [sp]
 80038c0:	f000 f80a 	bl	80038d8 <__kernel_cos>
 80038c4:	e7f2      	b.n	80038ac <sin+0x7c>
 80038c6:	bf00      	nop
	...
 80038d0:	3fe921fb 	.word	0x3fe921fb
 80038d4:	7fefffff 	.word	0x7fefffff

080038d8 <__kernel_cos>:
 80038d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038dc:	ec57 6b10 	vmov	r6, r7, d0
 80038e0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80038e4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80038e8:	ed8d 1b00 	vstr	d1, [sp]
 80038ec:	d206      	bcs.n	80038fc <__kernel_cos+0x24>
 80038ee:	4630      	mov	r0, r6
 80038f0:	4639      	mov	r1, r7
 80038f2:	f7fc ffd7 	bl	80008a4 <__aeabi_d2iz>
 80038f6:	2800      	cmp	r0, #0
 80038f8:	f000 8088 	beq.w	8003a0c <__kernel_cos+0x134>
 80038fc:	4632      	mov	r2, r6
 80038fe:	463b      	mov	r3, r7
 8003900:	4630      	mov	r0, r6
 8003902:	4639      	mov	r1, r7
 8003904:	f7fc fc60 	bl	80001c8 <__aeabi_dmul>
 8003908:	4b51      	ldr	r3, [pc, #324]	@ (8003a50 <__kernel_cos+0x178>)
 800390a:	2200      	movs	r2, #0
 800390c:	4604      	mov	r4, r0
 800390e:	460d      	mov	r5, r1
 8003910:	f7fc fc5a 	bl	80001c8 <__aeabi_dmul>
 8003914:	a340      	add	r3, pc, #256	@ (adr r3, 8003a18 <__kernel_cos+0x140>)
 8003916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391a:	4682      	mov	sl, r0
 800391c:	468b      	mov	fp, r1
 800391e:	4620      	mov	r0, r4
 8003920:	4629      	mov	r1, r5
 8003922:	f7fc fc51 	bl	80001c8 <__aeabi_dmul>
 8003926:	a33e      	add	r3, pc, #248	@ (adr r3, 8003a20 <__kernel_cos+0x148>)
 8003928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392c:	f7fc fd7c 	bl	8000428 <__adddf3>
 8003930:	4622      	mov	r2, r4
 8003932:	462b      	mov	r3, r5
 8003934:	f7fc fc48 	bl	80001c8 <__aeabi_dmul>
 8003938:	a33b      	add	r3, pc, #236	@ (adr r3, 8003a28 <__kernel_cos+0x150>)
 800393a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800393e:	f7fc fd71 	bl	8000424 <__aeabi_dsub>
 8003942:	4622      	mov	r2, r4
 8003944:	462b      	mov	r3, r5
 8003946:	f7fc fc3f 	bl	80001c8 <__aeabi_dmul>
 800394a:	a339      	add	r3, pc, #228	@ (adr r3, 8003a30 <__kernel_cos+0x158>)
 800394c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003950:	f7fc fd6a 	bl	8000428 <__adddf3>
 8003954:	4622      	mov	r2, r4
 8003956:	462b      	mov	r3, r5
 8003958:	f7fc fc36 	bl	80001c8 <__aeabi_dmul>
 800395c:	a336      	add	r3, pc, #216	@ (adr r3, 8003a38 <__kernel_cos+0x160>)
 800395e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003962:	f7fc fd5f 	bl	8000424 <__aeabi_dsub>
 8003966:	4622      	mov	r2, r4
 8003968:	462b      	mov	r3, r5
 800396a:	f7fc fc2d 	bl	80001c8 <__aeabi_dmul>
 800396e:	a334      	add	r3, pc, #208	@ (adr r3, 8003a40 <__kernel_cos+0x168>)
 8003970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003974:	f7fc fd58 	bl	8000428 <__adddf3>
 8003978:	4622      	mov	r2, r4
 800397a:	462b      	mov	r3, r5
 800397c:	f7fc fc24 	bl	80001c8 <__aeabi_dmul>
 8003980:	4622      	mov	r2, r4
 8003982:	462b      	mov	r3, r5
 8003984:	f7fc fc20 	bl	80001c8 <__aeabi_dmul>
 8003988:	e9dd 2300 	ldrd	r2, r3, [sp]
 800398c:	4604      	mov	r4, r0
 800398e:	460d      	mov	r5, r1
 8003990:	4630      	mov	r0, r6
 8003992:	4639      	mov	r1, r7
 8003994:	f7fc fc18 	bl	80001c8 <__aeabi_dmul>
 8003998:	460b      	mov	r3, r1
 800399a:	4602      	mov	r2, r0
 800399c:	4629      	mov	r1, r5
 800399e:	4620      	mov	r0, r4
 80039a0:	f7fc fd40 	bl	8000424 <__aeabi_dsub>
 80039a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003a54 <__kernel_cos+0x17c>)
 80039a6:	4598      	cmp	r8, r3
 80039a8:	4606      	mov	r6, r0
 80039aa:	460f      	mov	r7, r1
 80039ac:	d810      	bhi.n	80039d0 <__kernel_cos+0xf8>
 80039ae:	4602      	mov	r2, r0
 80039b0:	460b      	mov	r3, r1
 80039b2:	4650      	mov	r0, sl
 80039b4:	4659      	mov	r1, fp
 80039b6:	f7fc fd35 	bl	8000424 <__aeabi_dsub>
 80039ba:	460b      	mov	r3, r1
 80039bc:	4926      	ldr	r1, [pc, #152]	@ (8003a58 <__kernel_cos+0x180>)
 80039be:	4602      	mov	r2, r0
 80039c0:	2000      	movs	r0, #0
 80039c2:	f7fc fd2f 	bl	8000424 <__aeabi_dsub>
 80039c6:	ec41 0b10 	vmov	d0, r0, r1
 80039ca:	b003      	add	sp, #12
 80039cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039d0:	4b22      	ldr	r3, [pc, #136]	@ (8003a5c <__kernel_cos+0x184>)
 80039d2:	4921      	ldr	r1, [pc, #132]	@ (8003a58 <__kernel_cos+0x180>)
 80039d4:	4598      	cmp	r8, r3
 80039d6:	bf8c      	ite	hi
 80039d8:	4d21      	ldrhi	r5, [pc, #132]	@ (8003a60 <__kernel_cos+0x188>)
 80039da:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 80039de:	2400      	movs	r4, #0
 80039e0:	4622      	mov	r2, r4
 80039e2:	462b      	mov	r3, r5
 80039e4:	2000      	movs	r0, #0
 80039e6:	f7fc fd1d 	bl	8000424 <__aeabi_dsub>
 80039ea:	4622      	mov	r2, r4
 80039ec:	4680      	mov	r8, r0
 80039ee:	4689      	mov	r9, r1
 80039f0:	462b      	mov	r3, r5
 80039f2:	4650      	mov	r0, sl
 80039f4:	4659      	mov	r1, fp
 80039f6:	f7fc fd15 	bl	8000424 <__aeabi_dsub>
 80039fa:	4632      	mov	r2, r6
 80039fc:	463b      	mov	r3, r7
 80039fe:	f7fc fd11 	bl	8000424 <__aeabi_dsub>
 8003a02:	4602      	mov	r2, r0
 8003a04:	460b      	mov	r3, r1
 8003a06:	4640      	mov	r0, r8
 8003a08:	4649      	mov	r1, r9
 8003a0a:	e7da      	b.n	80039c2 <__kernel_cos+0xea>
 8003a0c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8003a48 <__kernel_cos+0x170>
 8003a10:	e7db      	b.n	80039ca <__kernel_cos+0xf2>
 8003a12:	bf00      	nop
 8003a14:	f3af 8000 	nop.w
 8003a18:	be8838d4 	.word	0xbe8838d4
 8003a1c:	bda8fae9 	.word	0xbda8fae9
 8003a20:	bdb4b1c4 	.word	0xbdb4b1c4
 8003a24:	3e21ee9e 	.word	0x3e21ee9e
 8003a28:	809c52ad 	.word	0x809c52ad
 8003a2c:	3e927e4f 	.word	0x3e927e4f
 8003a30:	19cb1590 	.word	0x19cb1590
 8003a34:	3efa01a0 	.word	0x3efa01a0
 8003a38:	16c15177 	.word	0x16c15177
 8003a3c:	3f56c16c 	.word	0x3f56c16c
 8003a40:	5555554c 	.word	0x5555554c
 8003a44:	3fa55555 	.word	0x3fa55555
 8003a48:	00000000 	.word	0x00000000
 8003a4c:	3ff00000 	.word	0x3ff00000
 8003a50:	3fe00000 	.word	0x3fe00000
 8003a54:	3fd33332 	.word	0x3fd33332
 8003a58:	3ff00000 	.word	0x3ff00000
 8003a5c:	3fe90000 	.word	0x3fe90000
 8003a60:	3fd20000 	.word	0x3fd20000
 8003a64:	00000000 	.word	0x00000000

08003a68 <__kernel_sin>:
 8003a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a6c:	ec55 4b10 	vmov	r4, r5, d0
 8003a70:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8003a74:	b085      	sub	sp, #20
 8003a76:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8003a7a:	ed8d 1b02 	vstr	d1, [sp, #8]
 8003a7e:	4680      	mov	r8, r0
 8003a80:	d205      	bcs.n	8003a8e <__kernel_sin+0x26>
 8003a82:	4620      	mov	r0, r4
 8003a84:	4629      	mov	r1, r5
 8003a86:	f7fc ff0d 	bl	80008a4 <__aeabi_d2iz>
 8003a8a:	2800      	cmp	r0, #0
 8003a8c:	d052      	beq.n	8003b34 <__kernel_sin+0xcc>
 8003a8e:	4622      	mov	r2, r4
 8003a90:	462b      	mov	r3, r5
 8003a92:	4620      	mov	r0, r4
 8003a94:	4629      	mov	r1, r5
 8003a96:	f7fc fb97 	bl	80001c8 <__aeabi_dmul>
 8003a9a:	4682      	mov	sl, r0
 8003a9c:	468b      	mov	fp, r1
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	4620      	mov	r0, r4
 8003aa4:	4629      	mov	r1, r5
 8003aa6:	f7fc fb8f 	bl	80001c8 <__aeabi_dmul>
 8003aaa:	a342      	add	r3, pc, #264	@ (adr r3, 8003bb4 <__kernel_sin+0x14c>)
 8003aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab0:	e9cd 0100 	strd	r0, r1, [sp]
 8003ab4:	4650      	mov	r0, sl
 8003ab6:	4659      	mov	r1, fp
 8003ab8:	f7fc fb86 	bl	80001c8 <__aeabi_dmul>
 8003abc:	a33f      	add	r3, pc, #252	@ (adr r3, 8003bbc <__kernel_sin+0x154>)
 8003abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac2:	f7fc fcaf 	bl	8000424 <__aeabi_dsub>
 8003ac6:	4652      	mov	r2, sl
 8003ac8:	465b      	mov	r3, fp
 8003aca:	f7fc fb7d 	bl	80001c8 <__aeabi_dmul>
 8003ace:	a33d      	add	r3, pc, #244	@ (adr r3, 8003bc4 <__kernel_sin+0x15c>)
 8003ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad4:	f7fc fca8 	bl	8000428 <__adddf3>
 8003ad8:	4652      	mov	r2, sl
 8003ada:	465b      	mov	r3, fp
 8003adc:	f7fc fb74 	bl	80001c8 <__aeabi_dmul>
 8003ae0:	a33a      	add	r3, pc, #232	@ (adr r3, 8003bcc <__kernel_sin+0x164>)
 8003ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae6:	f7fc fc9d 	bl	8000424 <__aeabi_dsub>
 8003aea:	4652      	mov	r2, sl
 8003aec:	465b      	mov	r3, fp
 8003aee:	f7fc fb6b 	bl	80001c8 <__aeabi_dmul>
 8003af2:	a338      	add	r3, pc, #224	@ (adr r3, 8003bd4 <__kernel_sin+0x16c>)
 8003af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af8:	f7fc fc96 	bl	8000428 <__adddf3>
 8003afc:	4606      	mov	r6, r0
 8003afe:	460f      	mov	r7, r1
 8003b00:	f1b8 0f00 	cmp.w	r8, #0
 8003b04:	d11b      	bne.n	8003b3e <__kernel_sin+0xd6>
 8003b06:	4602      	mov	r2, r0
 8003b08:	460b      	mov	r3, r1
 8003b0a:	4650      	mov	r0, sl
 8003b0c:	4659      	mov	r1, fp
 8003b0e:	f7fc fb5b 	bl	80001c8 <__aeabi_dmul>
 8003b12:	a325      	add	r3, pc, #148	@ (adr r3, 8003ba8 <__kernel_sin+0x140>)
 8003b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b18:	f7fc fc84 	bl	8000424 <__aeabi_dsub>
 8003b1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b20:	f7fc fb52 	bl	80001c8 <__aeabi_dmul>
 8003b24:	4602      	mov	r2, r0
 8003b26:	460b      	mov	r3, r1
 8003b28:	4620      	mov	r0, r4
 8003b2a:	4629      	mov	r1, r5
 8003b2c:	f7fc fc7c 	bl	8000428 <__adddf3>
 8003b30:	4604      	mov	r4, r0
 8003b32:	460d      	mov	r5, r1
 8003b34:	ec45 4b10 	vmov	d0, r4, r5
 8003b38:	b005      	add	sp, #20
 8003b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b42:	4b1b      	ldr	r3, [pc, #108]	@ (8003bb0 <__kernel_sin+0x148>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	f7fc fb3f 	bl	80001c8 <__aeabi_dmul>
 8003b4a:	4632      	mov	r2, r6
 8003b4c:	4680      	mov	r8, r0
 8003b4e:	4689      	mov	r9, r1
 8003b50:	463b      	mov	r3, r7
 8003b52:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003b56:	f7fc fb37 	bl	80001c8 <__aeabi_dmul>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	4640      	mov	r0, r8
 8003b60:	4649      	mov	r1, r9
 8003b62:	f7fc fc5f 	bl	8000424 <__aeabi_dsub>
 8003b66:	4652      	mov	r2, sl
 8003b68:	465b      	mov	r3, fp
 8003b6a:	f7fc fb2d 	bl	80001c8 <__aeabi_dmul>
 8003b6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003b72:	f7fc fc57 	bl	8000424 <__aeabi_dsub>
 8003b76:	a30c      	add	r3, pc, #48	@ (adr r3, 8003ba8 <__kernel_sin+0x140>)
 8003b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b7c:	4606      	mov	r6, r0
 8003b7e:	460f      	mov	r7, r1
 8003b80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003b84:	f7fc fb20 	bl	80001c8 <__aeabi_dmul>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	4630      	mov	r0, r6
 8003b8e:	4639      	mov	r1, r7
 8003b90:	f7fc fc4a 	bl	8000428 <__adddf3>
 8003b94:	4602      	mov	r2, r0
 8003b96:	460b      	mov	r3, r1
 8003b98:	4620      	mov	r0, r4
 8003b9a:	4629      	mov	r1, r5
 8003b9c:	f7fc fc42 	bl	8000424 <__aeabi_dsub>
 8003ba0:	e7c6      	b.n	8003b30 <__kernel_sin+0xc8>
 8003ba2:	bf00      	nop
 8003ba4:	f3af 8000 	nop.w
 8003ba8:	55555549 	.word	0x55555549
 8003bac:	3fc55555 	.word	0x3fc55555
 8003bb0:	3fe00000 	.word	0x3fe00000
 8003bb4:	5acfd57c 	.word	0x5acfd57c
 8003bb8:	3de5d93a 	.word	0x3de5d93a
 8003bbc:	8a2b9ceb 	.word	0x8a2b9ceb
 8003bc0:	3e5ae5e6 	.word	0x3e5ae5e6
 8003bc4:	57b1fe7d 	.word	0x57b1fe7d
 8003bc8:	3ec71de3 	.word	0x3ec71de3
 8003bcc:	19c161d5 	.word	0x19c161d5
 8003bd0:	3f2a01a0 	.word	0x3f2a01a0
 8003bd4:	1110f8a6 	.word	0x1110f8a6
 8003bd8:	3f811111 	.word	0x3f811111
 8003bdc:	00000000 	.word	0x00000000

08003be0 <__ieee754_rem_pio2>:
 8003be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003be4:	ec57 6b10 	vmov	r6, r7, d0
 8003be8:	4bc5      	ldr	r3, [pc, #788]	@ (8003f00 <__ieee754_rem_pio2+0x320>)
 8003bea:	b08d      	sub	sp, #52	@ 0x34
 8003bec:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003bf0:	4598      	cmp	r8, r3
 8003bf2:	4604      	mov	r4, r0
 8003bf4:	9704      	str	r7, [sp, #16]
 8003bf6:	d807      	bhi.n	8003c08 <__ieee754_rem_pio2+0x28>
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	ed80 0b00 	vstr	d0, [r0]
 8003c00:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8003c04:	2500      	movs	r5, #0
 8003c06:	e028      	b.n	8003c5a <__ieee754_rem_pio2+0x7a>
 8003c08:	4bbe      	ldr	r3, [pc, #760]	@ (8003f04 <__ieee754_rem_pio2+0x324>)
 8003c0a:	4598      	cmp	r8, r3
 8003c0c:	d878      	bhi.n	8003d00 <__ieee754_rem_pio2+0x120>
 8003c0e:	9b04      	ldr	r3, [sp, #16]
 8003c10:	4dbd      	ldr	r5, [pc, #756]	@ (8003f08 <__ieee754_rem_pio2+0x328>)
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	4630      	mov	r0, r6
 8003c16:	a3ac      	add	r3, pc, #688	@ (adr r3, 8003ec8 <__ieee754_rem_pio2+0x2e8>)
 8003c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c1c:	4639      	mov	r1, r7
 8003c1e:	dd38      	ble.n	8003c92 <__ieee754_rem_pio2+0xb2>
 8003c20:	f7fc fc00 	bl	8000424 <__aeabi_dsub>
 8003c24:	45a8      	cmp	r8, r5
 8003c26:	4606      	mov	r6, r0
 8003c28:	460f      	mov	r7, r1
 8003c2a:	d01a      	beq.n	8003c62 <__ieee754_rem_pio2+0x82>
 8003c2c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8003ed0 <__ieee754_rem_pio2+0x2f0>)
 8003c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c32:	f7fc fbf7 	bl	8000424 <__aeabi_dsub>
 8003c36:	4602      	mov	r2, r0
 8003c38:	460b      	mov	r3, r1
 8003c3a:	4680      	mov	r8, r0
 8003c3c:	4689      	mov	r9, r1
 8003c3e:	4630      	mov	r0, r6
 8003c40:	4639      	mov	r1, r7
 8003c42:	f7fc fbef 	bl	8000424 <__aeabi_dsub>
 8003c46:	a3a2      	add	r3, pc, #648	@ (adr r3, 8003ed0 <__ieee754_rem_pio2+0x2f0>)
 8003c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c4c:	f7fc fbea 	bl	8000424 <__aeabi_dsub>
 8003c50:	e9c4 8900 	strd	r8, r9, [r4]
 8003c54:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003c58:	2501      	movs	r5, #1
 8003c5a:	4628      	mov	r0, r5
 8003c5c:	b00d      	add	sp, #52	@ 0x34
 8003c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c62:	a39d      	add	r3, pc, #628	@ (adr r3, 8003ed8 <__ieee754_rem_pio2+0x2f8>)
 8003c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c68:	f7fc fbdc 	bl	8000424 <__aeabi_dsub>
 8003c6c:	a39c      	add	r3, pc, #624	@ (adr r3, 8003ee0 <__ieee754_rem_pio2+0x300>)
 8003c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c72:	4606      	mov	r6, r0
 8003c74:	460f      	mov	r7, r1
 8003c76:	f7fc fbd5 	bl	8000424 <__aeabi_dsub>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	4680      	mov	r8, r0
 8003c80:	4689      	mov	r9, r1
 8003c82:	4630      	mov	r0, r6
 8003c84:	4639      	mov	r1, r7
 8003c86:	f7fc fbcd 	bl	8000424 <__aeabi_dsub>
 8003c8a:	a395      	add	r3, pc, #596	@ (adr r3, 8003ee0 <__ieee754_rem_pio2+0x300>)
 8003c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c90:	e7dc      	b.n	8003c4c <__ieee754_rem_pio2+0x6c>
 8003c92:	f7fc fbc9 	bl	8000428 <__adddf3>
 8003c96:	45a8      	cmp	r8, r5
 8003c98:	4606      	mov	r6, r0
 8003c9a:	460f      	mov	r7, r1
 8003c9c:	d018      	beq.n	8003cd0 <__ieee754_rem_pio2+0xf0>
 8003c9e:	a38c      	add	r3, pc, #560	@ (adr r3, 8003ed0 <__ieee754_rem_pio2+0x2f0>)
 8003ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca4:	f7fc fbc0 	bl	8000428 <__adddf3>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	460b      	mov	r3, r1
 8003cac:	4680      	mov	r8, r0
 8003cae:	4689      	mov	r9, r1
 8003cb0:	4630      	mov	r0, r6
 8003cb2:	4639      	mov	r1, r7
 8003cb4:	f7fc fbb6 	bl	8000424 <__aeabi_dsub>
 8003cb8:	a385      	add	r3, pc, #532	@ (adr r3, 8003ed0 <__ieee754_rem_pio2+0x2f0>)
 8003cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cbe:	f7fc fbb3 	bl	8000428 <__adddf3>
 8003cc2:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003cc6:	e9c4 8900 	strd	r8, r9, [r4]
 8003cca:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003cce:	e7c4      	b.n	8003c5a <__ieee754_rem_pio2+0x7a>
 8003cd0:	a381      	add	r3, pc, #516	@ (adr r3, 8003ed8 <__ieee754_rem_pio2+0x2f8>)
 8003cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd6:	f7fc fba7 	bl	8000428 <__adddf3>
 8003cda:	a381      	add	r3, pc, #516	@ (adr r3, 8003ee0 <__ieee754_rem_pio2+0x300>)
 8003cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce0:	4606      	mov	r6, r0
 8003ce2:	460f      	mov	r7, r1
 8003ce4:	f7fc fba0 	bl	8000428 <__adddf3>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	4680      	mov	r8, r0
 8003cee:	4689      	mov	r9, r1
 8003cf0:	4630      	mov	r0, r6
 8003cf2:	4639      	mov	r1, r7
 8003cf4:	f7fc fb96 	bl	8000424 <__aeabi_dsub>
 8003cf8:	a379      	add	r3, pc, #484	@ (adr r3, 8003ee0 <__ieee754_rem_pio2+0x300>)
 8003cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cfe:	e7de      	b.n	8003cbe <__ieee754_rem_pio2+0xde>
 8003d00:	4b82      	ldr	r3, [pc, #520]	@ (8003f0c <__ieee754_rem_pio2+0x32c>)
 8003d02:	4598      	cmp	r8, r3
 8003d04:	f200 80d1 	bhi.w	8003eaa <__ieee754_rem_pio2+0x2ca>
 8003d08:	f000 f966 	bl	8003fd8 <fabs>
 8003d0c:	ec57 6b10 	vmov	r6, r7, d0
 8003d10:	a375      	add	r3, pc, #468	@ (adr r3, 8003ee8 <__ieee754_rem_pio2+0x308>)
 8003d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d16:	4630      	mov	r0, r6
 8003d18:	4639      	mov	r1, r7
 8003d1a:	f7fc fa55 	bl	80001c8 <__aeabi_dmul>
 8003d1e:	4b7c      	ldr	r3, [pc, #496]	@ (8003f10 <__ieee754_rem_pio2+0x330>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	f7fc fb81 	bl	8000428 <__adddf3>
 8003d26:	f7fc fdbd 	bl	80008a4 <__aeabi_d2iz>
 8003d2a:	4605      	mov	r5, r0
 8003d2c:	f7fc fcc8 	bl	80006c0 <__aeabi_i2d>
 8003d30:	4602      	mov	r2, r0
 8003d32:	460b      	mov	r3, r1
 8003d34:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d38:	a363      	add	r3, pc, #396	@ (adr r3, 8003ec8 <__ieee754_rem_pio2+0x2e8>)
 8003d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d3e:	f7fc fa43 	bl	80001c8 <__aeabi_dmul>
 8003d42:	4602      	mov	r2, r0
 8003d44:	460b      	mov	r3, r1
 8003d46:	4630      	mov	r0, r6
 8003d48:	4639      	mov	r1, r7
 8003d4a:	f7fc fb6b 	bl	8000424 <__aeabi_dsub>
 8003d4e:	a360      	add	r3, pc, #384	@ (adr r3, 8003ed0 <__ieee754_rem_pio2+0x2f0>)
 8003d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d54:	4682      	mov	sl, r0
 8003d56:	468b      	mov	fp, r1
 8003d58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d5c:	f7fc fa34 	bl	80001c8 <__aeabi_dmul>
 8003d60:	2d1f      	cmp	r5, #31
 8003d62:	4606      	mov	r6, r0
 8003d64:	460f      	mov	r7, r1
 8003d66:	dc0c      	bgt.n	8003d82 <__ieee754_rem_pio2+0x1a2>
 8003d68:	4b6a      	ldr	r3, [pc, #424]	@ (8003f14 <__ieee754_rem_pio2+0x334>)
 8003d6a:	1e6a      	subs	r2, r5, #1
 8003d6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d70:	4543      	cmp	r3, r8
 8003d72:	d006      	beq.n	8003d82 <__ieee754_rem_pio2+0x1a2>
 8003d74:	4632      	mov	r2, r6
 8003d76:	463b      	mov	r3, r7
 8003d78:	4650      	mov	r0, sl
 8003d7a:	4659      	mov	r1, fp
 8003d7c:	f7fc fb52 	bl	8000424 <__aeabi_dsub>
 8003d80:	e00e      	b.n	8003da0 <__ieee754_rem_pio2+0x1c0>
 8003d82:	463b      	mov	r3, r7
 8003d84:	4632      	mov	r2, r6
 8003d86:	4650      	mov	r0, sl
 8003d88:	4659      	mov	r1, fp
 8003d8a:	f7fc fb4b 	bl	8000424 <__aeabi_dsub>
 8003d8e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003d92:	9305      	str	r3, [sp, #20]
 8003d94:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003d98:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003d9c:	2b10      	cmp	r3, #16
 8003d9e:	dc02      	bgt.n	8003da6 <__ieee754_rem_pio2+0x1c6>
 8003da0:	e9c4 0100 	strd	r0, r1, [r4]
 8003da4:	e039      	b.n	8003e1a <__ieee754_rem_pio2+0x23a>
 8003da6:	a34c      	add	r3, pc, #304	@ (adr r3, 8003ed8 <__ieee754_rem_pio2+0x2f8>)
 8003da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003db0:	f7fc fa0a 	bl	80001c8 <__aeabi_dmul>
 8003db4:	4606      	mov	r6, r0
 8003db6:	460f      	mov	r7, r1
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4650      	mov	r0, sl
 8003dbe:	4659      	mov	r1, fp
 8003dc0:	f7fc fb30 	bl	8000424 <__aeabi_dsub>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	460b      	mov	r3, r1
 8003dc8:	4680      	mov	r8, r0
 8003dca:	4689      	mov	r9, r1
 8003dcc:	4650      	mov	r0, sl
 8003dce:	4659      	mov	r1, fp
 8003dd0:	f7fc fb28 	bl	8000424 <__aeabi_dsub>
 8003dd4:	4632      	mov	r2, r6
 8003dd6:	463b      	mov	r3, r7
 8003dd8:	f7fc fb24 	bl	8000424 <__aeabi_dsub>
 8003ddc:	a340      	add	r3, pc, #256	@ (adr r3, 8003ee0 <__ieee754_rem_pio2+0x300>)
 8003dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de2:	4606      	mov	r6, r0
 8003de4:	460f      	mov	r7, r1
 8003de6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003dea:	f7fc f9ed 	bl	80001c8 <__aeabi_dmul>
 8003dee:	4632      	mov	r2, r6
 8003df0:	463b      	mov	r3, r7
 8003df2:	f7fc fb17 	bl	8000424 <__aeabi_dsub>
 8003df6:	4602      	mov	r2, r0
 8003df8:	460b      	mov	r3, r1
 8003dfa:	4606      	mov	r6, r0
 8003dfc:	460f      	mov	r7, r1
 8003dfe:	4640      	mov	r0, r8
 8003e00:	4649      	mov	r1, r9
 8003e02:	f7fc fb0f 	bl	8000424 <__aeabi_dsub>
 8003e06:	9a05      	ldr	r2, [sp, #20]
 8003e08:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b31      	cmp	r3, #49	@ 0x31
 8003e10:	dc20      	bgt.n	8003e54 <__ieee754_rem_pio2+0x274>
 8003e12:	e9c4 0100 	strd	r0, r1, [r4]
 8003e16:	46c2      	mov	sl, r8
 8003e18:	46cb      	mov	fp, r9
 8003e1a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003e1e:	4650      	mov	r0, sl
 8003e20:	4642      	mov	r2, r8
 8003e22:	464b      	mov	r3, r9
 8003e24:	4659      	mov	r1, fp
 8003e26:	f7fc fafd 	bl	8000424 <__aeabi_dsub>
 8003e2a:	463b      	mov	r3, r7
 8003e2c:	4632      	mov	r2, r6
 8003e2e:	f7fc faf9 	bl	8000424 <__aeabi_dsub>
 8003e32:	9b04      	ldr	r3, [sp, #16]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003e3a:	f6bf af0e 	bge.w	8003c5a <__ieee754_rem_pio2+0x7a>
 8003e3e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8003e42:	6063      	str	r3, [r4, #4]
 8003e44:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003e48:	f8c4 8000 	str.w	r8, [r4]
 8003e4c:	60a0      	str	r0, [r4, #8]
 8003e4e:	60e3      	str	r3, [r4, #12]
 8003e50:	426d      	negs	r5, r5
 8003e52:	e702      	b.n	8003c5a <__ieee754_rem_pio2+0x7a>
 8003e54:	a326      	add	r3, pc, #152	@ (adr r3, 8003ef0 <__ieee754_rem_pio2+0x310>)
 8003e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e5e:	f7fc f9b3 	bl	80001c8 <__aeabi_dmul>
 8003e62:	4606      	mov	r6, r0
 8003e64:	460f      	mov	r7, r1
 8003e66:	4602      	mov	r2, r0
 8003e68:	460b      	mov	r3, r1
 8003e6a:	4640      	mov	r0, r8
 8003e6c:	4649      	mov	r1, r9
 8003e6e:	f7fc fad9 	bl	8000424 <__aeabi_dsub>
 8003e72:	4602      	mov	r2, r0
 8003e74:	460b      	mov	r3, r1
 8003e76:	4682      	mov	sl, r0
 8003e78:	468b      	mov	fp, r1
 8003e7a:	4640      	mov	r0, r8
 8003e7c:	4649      	mov	r1, r9
 8003e7e:	f7fc fad1 	bl	8000424 <__aeabi_dsub>
 8003e82:	4632      	mov	r2, r6
 8003e84:	463b      	mov	r3, r7
 8003e86:	f7fc facd 	bl	8000424 <__aeabi_dsub>
 8003e8a:	a31b      	add	r3, pc, #108	@ (adr r3, 8003ef8 <__ieee754_rem_pio2+0x318>)
 8003e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e90:	4606      	mov	r6, r0
 8003e92:	460f      	mov	r7, r1
 8003e94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e98:	f7fc f996 	bl	80001c8 <__aeabi_dmul>
 8003e9c:	4632      	mov	r2, r6
 8003e9e:	463b      	mov	r3, r7
 8003ea0:	f7fc fac0 	bl	8000424 <__aeabi_dsub>
 8003ea4:	4606      	mov	r6, r0
 8003ea6:	460f      	mov	r7, r1
 8003ea8:	e764      	b.n	8003d74 <__ieee754_rem_pio2+0x194>
 8003eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8003f18 <__ieee754_rem_pio2+0x338>)
 8003eac:	4598      	cmp	r8, r3
 8003eae:	d935      	bls.n	8003f1c <__ieee754_rem_pio2+0x33c>
 8003eb0:	4632      	mov	r2, r6
 8003eb2:	463b      	mov	r3, r7
 8003eb4:	4630      	mov	r0, r6
 8003eb6:	4639      	mov	r1, r7
 8003eb8:	f7fc fab4 	bl	8000424 <__aeabi_dsub>
 8003ebc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003ec0:	e9c4 0100 	strd	r0, r1, [r4]
 8003ec4:	e69e      	b.n	8003c04 <__ieee754_rem_pio2+0x24>
 8003ec6:	bf00      	nop
 8003ec8:	54400000 	.word	0x54400000
 8003ecc:	3ff921fb 	.word	0x3ff921fb
 8003ed0:	1a626331 	.word	0x1a626331
 8003ed4:	3dd0b461 	.word	0x3dd0b461
 8003ed8:	1a600000 	.word	0x1a600000
 8003edc:	3dd0b461 	.word	0x3dd0b461
 8003ee0:	2e037073 	.word	0x2e037073
 8003ee4:	3ba3198a 	.word	0x3ba3198a
 8003ee8:	6dc9c883 	.word	0x6dc9c883
 8003eec:	3fe45f30 	.word	0x3fe45f30
 8003ef0:	2e000000 	.word	0x2e000000
 8003ef4:	3ba3198a 	.word	0x3ba3198a
 8003ef8:	252049c1 	.word	0x252049c1
 8003efc:	397b839a 	.word	0x397b839a
 8003f00:	3fe921fb 	.word	0x3fe921fb
 8003f04:	4002d97b 	.word	0x4002d97b
 8003f08:	3ff921fb 	.word	0x3ff921fb
 8003f0c:	413921fb 	.word	0x413921fb
 8003f10:	3fe00000 	.word	0x3fe00000
 8003f14:	080048f0 	.word	0x080048f0
 8003f18:	7fefffff 	.word	0x7fefffff
 8003f1c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003f20:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8003f24:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8003f28:	4630      	mov	r0, r6
 8003f2a:	460f      	mov	r7, r1
 8003f2c:	f7fc fcba 	bl	80008a4 <__aeabi_d2iz>
 8003f30:	f7fc fbc6 	bl	80006c0 <__aeabi_i2d>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4630      	mov	r0, r6
 8003f3a:	4639      	mov	r1, r7
 8003f3c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003f40:	f7fc fa70 	bl	8000424 <__aeabi_dsub>
 8003f44:	4b22      	ldr	r3, [pc, #136]	@ (8003fd0 <__ieee754_rem_pio2+0x3f0>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	f7fc f93e 	bl	80001c8 <__aeabi_dmul>
 8003f4c:	460f      	mov	r7, r1
 8003f4e:	4606      	mov	r6, r0
 8003f50:	f7fc fca8 	bl	80008a4 <__aeabi_d2iz>
 8003f54:	f7fc fbb4 	bl	80006c0 <__aeabi_i2d>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	4630      	mov	r0, r6
 8003f5e:	4639      	mov	r1, r7
 8003f60:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003f64:	f7fc fa5e 	bl	8000424 <__aeabi_dsub>
 8003f68:	4b19      	ldr	r3, [pc, #100]	@ (8003fd0 <__ieee754_rem_pio2+0x3f0>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f7fc f92c 	bl	80001c8 <__aeabi_dmul>
 8003f70:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8003f74:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8003f78:	f04f 0803 	mov.w	r8, #3
 8003f7c:	2600      	movs	r6, #0
 8003f7e:	2700      	movs	r7, #0
 8003f80:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8003f84:	4632      	mov	r2, r6
 8003f86:	463b      	mov	r3, r7
 8003f88:	46c2      	mov	sl, r8
 8003f8a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003f8e:	f7fc fc57 	bl	8000840 <__aeabi_dcmpeq>
 8003f92:	2800      	cmp	r0, #0
 8003f94:	d1f4      	bne.n	8003f80 <__ieee754_rem_pio2+0x3a0>
 8003f96:	4b0f      	ldr	r3, [pc, #60]	@ (8003fd4 <__ieee754_rem_pio2+0x3f4>)
 8003f98:	9301      	str	r3, [sp, #4]
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	9300      	str	r3, [sp, #0]
 8003f9e:	462a      	mov	r2, r5
 8003fa0:	4653      	mov	r3, sl
 8003fa2:	4621      	mov	r1, r4
 8003fa4:	a806      	add	r0, sp, #24
 8003fa6:	f000 f81f 	bl	8003fe8 <__kernel_rem_pio2>
 8003faa:	9b04      	ldr	r3, [sp, #16]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	4605      	mov	r5, r0
 8003fb0:	f6bf ae53 	bge.w	8003c5a <__ieee754_rem_pio2+0x7a>
 8003fb4:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003fb8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003fbc:	e9c4 2300 	strd	r2, r3, [r4]
 8003fc0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003fc4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003fc8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003fcc:	e740      	b.n	8003e50 <__ieee754_rem_pio2+0x270>
 8003fce:	bf00      	nop
 8003fd0:	41700000 	.word	0x41700000
 8003fd4:	08004970 	.word	0x08004970

08003fd8 <fabs>:
 8003fd8:	ec51 0b10 	vmov	r0, r1, d0
 8003fdc:	4602      	mov	r2, r0
 8003fde:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003fe2:	ec43 2b10 	vmov	d0, r2, r3
 8003fe6:	4770      	bx	lr

08003fe8 <__kernel_rem_pio2>:
 8003fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fec:	ed2d 8b02 	vpush	{d8}
 8003ff0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8003ff4:	f112 0f14 	cmn.w	r2, #20
 8003ff8:	9306      	str	r3, [sp, #24]
 8003ffa:	9104      	str	r1, [sp, #16]
 8003ffc:	4bbe      	ldr	r3, [pc, #760]	@ (80042f8 <__kernel_rem_pio2+0x310>)
 8003ffe:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8004000:	9008      	str	r0, [sp, #32]
 8004002:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004006:	9300      	str	r3, [sp, #0]
 8004008:	9b06      	ldr	r3, [sp, #24]
 800400a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800400e:	bfa8      	it	ge
 8004010:	1ed4      	subge	r4, r2, #3
 8004012:	9305      	str	r3, [sp, #20]
 8004014:	bfb2      	itee	lt
 8004016:	2400      	movlt	r4, #0
 8004018:	2318      	movge	r3, #24
 800401a:	fb94 f4f3 	sdivge	r4, r4, r3
 800401e:	f06f 0317 	mvn.w	r3, #23
 8004022:	fb04 3303 	mla	r3, r4, r3, r3
 8004026:	eb03 0b02 	add.w	fp, r3, r2
 800402a:	9b00      	ldr	r3, [sp, #0]
 800402c:	9a05      	ldr	r2, [sp, #20]
 800402e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 80042e8 <__kernel_rem_pio2+0x300>
 8004032:	eb03 0802 	add.w	r8, r3, r2
 8004036:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8004038:	1aa7      	subs	r7, r4, r2
 800403a:	ae20      	add	r6, sp, #128	@ 0x80
 800403c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004040:	2500      	movs	r5, #0
 8004042:	4545      	cmp	r5, r8
 8004044:	dd13      	ble.n	800406e <__kernel_rem_pio2+0x86>
 8004046:	9b06      	ldr	r3, [sp, #24]
 8004048:	aa20      	add	r2, sp, #128	@ 0x80
 800404a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800404e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8004052:	f04f 0800 	mov.w	r8, #0
 8004056:	9b00      	ldr	r3, [sp, #0]
 8004058:	4598      	cmp	r8, r3
 800405a:	dc31      	bgt.n	80040c0 <__kernel_rem_pio2+0xd8>
 800405c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 80042e8 <__kernel_rem_pio2+0x300>
 8004060:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004064:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004068:	462f      	mov	r7, r5
 800406a:	2600      	movs	r6, #0
 800406c:	e01b      	b.n	80040a6 <__kernel_rem_pio2+0xbe>
 800406e:	42ef      	cmn	r7, r5
 8004070:	d407      	bmi.n	8004082 <__kernel_rem_pio2+0x9a>
 8004072:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004076:	f7fc fb23 	bl	80006c0 <__aeabi_i2d>
 800407a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800407e:	3501      	adds	r5, #1
 8004080:	e7df      	b.n	8004042 <__kernel_rem_pio2+0x5a>
 8004082:	ec51 0b18 	vmov	r0, r1, d8
 8004086:	e7f8      	b.n	800407a <__kernel_rem_pio2+0x92>
 8004088:	e9d7 2300 	ldrd	r2, r3, [r7]
 800408c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004090:	f7fc f89a 	bl	80001c8 <__aeabi_dmul>
 8004094:	4602      	mov	r2, r0
 8004096:	460b      	mov	r3, r1
 8004098:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800409c:	f7fc f9c4 	bl	8000428 <__adddf3>
 80040a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80040a4:	3601      	adds	r6, #1
 80040a6:	9b05      	ldr	r3, [sp, #20]
 80040a8:	429e      	cmp	r6, r3
 80040aa:	f1a7 0708 	sub.w	r7, r7, #8
 80040ae:	ddeb      	ble.n	8004088 <__kernel_rem_pio2+0xa0>
 80040b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80040b4:	f108 0801 	add.w	r8, r8, #1
 80040b8:	ecaa 7b02 	vstmia	sl!, {d7}
 80040bc:	3508      	adds	r5, #8
 80040be:	e7ca      	b.n	8004056 <__kernel_rem_pio2+0x6e>
 80040c0:	9b00      	ldr	r3, [sp, #0]
 80040c2:	f8dd 8000 	ldr.w	r8, [sp]
 80040c6:	aa0c      	add	r2, sp, #48	@ 0x30
 80040c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80040cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80040ce:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80040d0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80040d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80040d6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80040da:	930b      	str	r3, [sp, #44]	@ 0x2c
 80040dc:	ab98      	add	r3, sp, #608	@ 0x260
 80040de:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80040e2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80040e6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80040ea:	ac0c      	add	r4, sp, #48	@ 0x30
 80040ec:	ab70      	add	r3, sp, #448	@ 0x1c0
 80040ee:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80040f2:	46a1      	mov	r9, r4
 80040f4:	46c2      	mov	sl, r8
 80040f6:	f1ba 0f00 	cmp.w	sl, #0
 80040fa:	f1a5 0508 	sub.w	r5, r5, #8
 80040fe:	dc77      	bgt.n	80041f0 <__kernel_rem_pio2+0x208>
 8004100:	4658      	mov	r0, fp
 8004102:	ed9d 0b02 	vldr	d0, [sp, #8]
 8004106:	f000 fac7 	bl	8004698 <scalbn>
 800410a:	ec57 6b10 	vmov	r6, r7, d0
 800410e:	2200      	movs	r2, #0
 8004110:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8004114:	4630      	mov	r0, r6
 8004116:	4639      	mov	r1, r7
 8004118:	f7fc f856 	bl	80001c8 <__aeabi_dmul>
 800411c:	ec41 0b10 	vmov	d0, r0, r1
 8004120:	f000 fb3a 	bl	8004798 <floor>
 8004124:	4b75      	ldr	r3, [pc, #468]	@ (80042fc <__kernel_rem_pio2+0x314>)
 8004126:	ec51 0b10 	vmov	r0, r1, d0
 800412a:	2200      	movs	r2, #0
 800412c:	f7fc f84c 	bl	80001c8 <__aeabi_dmul>
 8004130:	4602      	mov	r2, r0
 8004132:	460b      	mov	r3, r1
 8004134:	4630      	mov	r0, r6
 8004136:	4639      	mov	r1, r7
 8004138:	f7fc f974 	bl	8000424 <__aeabi_dsub>
 800413c:	460f      	mov	r7, r1
 800413e:	4606      	mov	r6, r0
 8004140:	f7fc fbb0 	bl	80008a4 <__aeabi_d2iz>
 8004144:	9002      	str	r0, [sp, #8]
 8004146:	f7fc fabb 	bl	80006c0 <__aeabi_i2d>
 800414a:	4602      	mov	r2, r0
 800414c:	460b      	mov	r3, r1
 800414e:	4630      	mov	r0, r6
 8004150:	4639      	mov	r1, r7
 8004152:	f7fc f967 	bl	8000424 <__aeabi_dsub>
 8004156:	f1bb 0f00 	cmp.w	fp, #0
 800415a:	4606      	mov	r6, r0
 800415c:	460f      	mov	r7, r1
 800415e:	dd6c      	ble.n	800423a <__kernel_rem_pio2+0x252>
 8004160:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8004164:	ab0c      	add	r3, sp, #48	@ 0x30
 8004166:	9d02      	ldr	r5, [sp, #8]
 8004168:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800416c:	f1cb 0018 	rsb	r0, fp, #24
 8004170:	fa43 f200 	asr.w	r2, r3, r0
 8004174:	4415      	add	r5, r2
 8004176:	4082      	lsls	r2, r0
 8004178:	1a9b      	subs	r3, r3, r2
 800417a:	aa0c      	add	r2, sp, #48	@ 0x30
 800417c:	9502      	str	r5, [sp, #8]
 800417e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8004182:	f1cb 0217 	rsb	r2, fp, #23
 8004186:	fa43 f902 	asr.w	r9, r3, r2
 800418a:	f1b9 0f00 	cmp.w	r9, #0
 800418e:	dd64      	ble.n	800425a <__kernel_rem_pio2+0x272>
 8004190:	9b02      	ldr	r3, [sp, #8]
 8004192:	2200      	movs	r2, #0
 8004194:	3301      	adds	r3, #1
 8004196:	9302      	str	r3, [sp, #8]
 8004198:	4615      	mov	r5, r2
 800419a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800419e:	4590      	cmp	r8, r2
 80041a0:	f300 80b8 	bgt.w	8004314 <__kernel_rem_pio2+0x32c>
 80041a4:	f1bb 0f00 	cmp.w	fp, #0
 80041a8:	dd07      	ble.n	80041ba <__kernel_rem_pio2+0x1d2>
 80041aa:	f1bb 0f01 	cmp.w	fp, #1
 80041ae:	f000 80bf 	beq.w	8004330 <__kernel_rem_pio2+0x348>
 80041b2:	f1bb 0f02 	cmp.w	fp, #2
 80041b6:	f000 80c6 	beq.w	8004346 <__kernel_rem_pio2+0x35e>
 80041ba:	f1b9 0f02 	cmp.w	r9, #2
 80041be:	d14c      	bne.n	800425a <__kernel_rem_pio2+0x272>
 80041c0:	4632      	mov	r2, r6
 80041c2:	463b      	mov	r3, r7
 80041c4:	494e      	ldr	r1, [pc, #312]	@ (8004300 <__kernel_rem_pio2+0x318>)
 80041c6:	2000      	movs	r0, #0
 80041c8:	f7fc f92c 	bl	8000424 <__aeabi_dsub>
 80041cc:	4606      	mov	r6, r0
 80041ce:	460f      	mov	r7, r1
 80041d0:	2d00      	cmp	r5, #0
 80041d2:	d042      	beq.n	800425a <__kernel_rem_pio2+0x272>
 80041d4:	4658      	mov	r0, fp
 80041d6:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 80042f0 <__kernel_rem_pio2+0x308>
 80041da:	f000 fa5d 	bl	8004698 <scalbn>
 80041de:	4630      	mov	r0, r6
 80041e0:	4639      	mov	r1, r7
 80041e2:	ec53 2b10 	vmov	r2, r3, d0
 80041e6:	f7fc f91d 	bl	8000424 <__aeabi_dsub>
 80041ea:	4606      	mov	r6, r0
 80041ec:	460f      	mov	r7, r1
 80041ee:	e034      	b.n	800425a <__kernel_rem_pio2+0x272>
 80041f0:	4b44      	ldr	r3, [pc, #272]	@ (8004304 <__kernel_rem_pio2+0x31c>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041f8:	f7fb ffe6 	bl	80001c8 <__aeabi_dmul>
 80041fc:	f7fc fb52 	bl	80008a4 <__aeabi_d2iz>
 8004200:	f7fc fa5e 	bl	80006c0 <__aeabi_i2d>
 8004204:	4b40      	ldr	r3, [pc, #256]	@ (8004308 <__kernel_rem_pio2+0x320>)
 8004206:	2200      	movs	r2, #0
 8004208:	4606      	mov	r6, r0
 800420a:	460f      	mov	r7, r1
 800420c:	f7fb ffdc 	bl	80001c8 <__aeabi_dmul>
 8004210:	4602      	mov	r2, r0
 8004212:	460b      	mov	r3, r1
 8004214:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004218:	f7fc f904 	bl	8000424 <__aeabi_dsub>
 800421c:	f7fc fb42 	bl	80008a4 <__aeabi_d2iz>
 8004220:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004224:	f849 0b04 	str.w	r0, [r9], #4
 8004228:	4639      	mov	r1, r7
 800422a:	4630      	mov	r0, r6
 800422c:	f7fc f8fc 	bl	8000428 <__adddf3>
 8004230:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004234:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004238:	e75d      	b.n	80040f6 <__kernel_rem_pio2+0x10e>
 800423a:	d107      	bne.n	800424c <__kernel_rem_pio2+0x264>
 800423c:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8004240:	aa0c      	add	r2, sp, #48	@ 0x30
 8004242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004246:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800424a:	e79e      	b.n	800418a <__kernel_rem_pio2+0x1a2>
 800424c:	4b2f      	ldr	r3, [pc, #188]	@ (800430c <__kernel_rem_pio2+0x324>)
 800424e:	2200      	movs	r2, #0
 8004250:	f7fc fb14 	bl	800087c <__aeabi_dcmpge>
 8004254:	2800      	cmp	r0, #0
 8004256:	d143      	bne.n	80042e0 <__kernel_rem_pio2+0x2f8>
 8004258:	4681      	mov	r9, r0
 800425a:	2200      	movs	r2, #0
 800425c:	2300      	movs	r3, #0
 800425e:	4630      	mov	r0, r6
 8004260:	4639      	mov	r1, r7
 8004262:	f7fc faed 	bl	8000840 <__aeabi_dcmpeq>
 8004266:	2800      	cmp	r0, #0
 8004268:	f000 80bf 	beq.w	80043ea <__kernel_rem_pio2+0x402>
 800426c:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8004270:	2200      	movs	r2, #0
 8004272:	9900      	ldr	r1, [sp, #0]
 8004274:	428b      	cmp	r3, r1
 8004276:	da6e      	bge.n	8004356 <__kernel_rem_pio2+0x36e>
 8004278:	2a00      	cmp	r2, #0
 800427a:	f000 8089 	beq.w	8004390 <__kernel_rem_pio2+0x3a8>
 800427e:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004282:	ab0c      	add	r3, sp, #48	@ 0x30
 8004284:	f1ab 0b18 	sub.w	fp, fp, #24
 8004288:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d0f6      	beq.n	800427e <__kernel_rem_pio2+0x296>
 8004290:	4658      	mov	r0, fp
 8004292:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 80042f0 <__kernel_rem_pio2+0x308>
 8004296:	f000 f9ff 	bl	8004698 <scalbn>
 800429a:	f108 0301 	add.w	r3, r8, #1
 800429e:	00da      	lsls	r2, r3, #3
 80042a0:	9205      	str	r2, [sp, #20]
 80042a2:	ec55 4b10 	vmov	r4, r5, d0
 80042a6:	aa70      	add	r2, sp, #448	@ 0x1c0
 80042a8:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8004304 <__kernel_rem_pio2+0x31c>
 80042ac:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 80042b0:	4646      	mov	r6, r8
 80042b2:	f04f 0a00 	mov.w	sl, #0
 80042b6:	2e00      	cmp	r6, #0
 80042b8:	f280 80cf 	bge.w	800445a <__kernel_rem_pio2+0x472>
 80042bc:	4644      	mov	r4, r8
 80042be:	2c00      	cmp	r4, #0
 80042c0:	f2c0 80fd 	blt.w	80044be <__kernel_rem_pio2+0x4d6>
 80042c4:	4b12      	ldr	r3, [pc, #72]	@ (8004310 <__kernel_rem_pio2+0x328>)
 80042c6:	461f      	mov	r7, r3
 80042c8:	ab70      	add	r3, sp, #448	@ 0x1c0
 80042ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80042ce:	9306      	str	r3, [sp, #24]
 80042d0:	f04f 0a00 	mov.w	sl, #0
 80042d4:	f04f 0b00 	mov.w	fp, #0
 80042d8:	2600      	movs	r6, #0
 80042da:	eba8 0504 	sub.w	r5, r8, r4
 80042de:	e0e2      	b.n	80044a6 <__kernel_rem_pio2+0x4be>
 80042e0:	f04f 0902 	mov.w	r9, #2
 80042e4:	e754      	b.n	8004190 <__kernel_rem_pio2+0x1a8>
 80042e6:	bf00      	nop
	...
 80042f4:	3ff00000 	.word	0x3ff00000
 80042f8:	08004ab8 	.word	0x08004ab8
 80042fc:	40200000 	.word	0x40200000
 8004300:	3ff00000 	.word	0x3ff00000
 8004304:	3e700000 	.word	0x3e700000
 8004308:	41700000 	.word	0x41700000
 800430c:	3fe00000 	.word	0x3fe00000
 8004310:	08004a78 	.word	0x08004a78
 8004314:	f854 3b04 	ldr.w	r3, [r4], #4
 8004318:	b945      	cbnz	r5, 800432c <__kernel_rem_pio2+0x344>
 800431a:	b123      	cbz	r3, 8004326 <__kernel_rem_pio2+0x33e>
 800431c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8004320:	f844 3c04 	str.w	r3, [r4, #-4]
 8004324:	2301      	movs	r3, #1
 8004326:	3201      	adds	r2, #1
 8004328:	461d      	mov	r5, r3
 800432a:	e738      	b.n	800419e <__kernel_rem_pio2+0x1b6>
 800432c:	1acb      	subs	r3, r1, r3
 800432e:	e7f7      	b.n	8004320 <__kernel_rem_pio2+0x338>
 8004330:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 8004334:	ab0c      	add	r3, sp, #48	@ 0x30
 8004336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800433a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800433e:	a90c      	add	r1, sp, #48	@ 0x30
 8004340:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004344:	e739      	b.n	80041ba <__kernel_rem_pio2+0x1d2>
 8004346:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800434a:	ab0c      	add	r3, sp, #48	@ 0x30
 800434c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004350:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004354:	e7f3      	b.n	800433e <__kernel_rem_pio2+0x356>
 8004356:	a90c      	add	r1, sp, #48	@ 0x30
 8004358:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800435c:	3b01      	subs	r3, #1
 800435e:	430a      	orrs	r2, r1
 8004360:	e787      	b.n	8004272 <__kernel_rem_pio2+0x28a>
 8004362:	3401      	adds	r4, #1
 8004364:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8004368:	2a00      	cmp	r2, #0
 800436a:	d0fa      	beq.n	8004362 <__kernel_rem_pio2+0x37a>
 800436c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800436e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004372:	eb0d 0503 	add.w	r5, sp, r3
 8004376:	9b06      	ldr	r3, [sp, #24]
 8004378:	aa20      	add	r2, sp, #128	@ 0x80
 800437a:	4443      	add	r3, r8
 800437c:	f108 0701 	add.w	r7, r8, #1
 8004380:	3d98      	subs	r5, #152	@ 0x98
 8004382:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8004386:	4444      	add	r4, r8
 8004388:	42bc      	cmp	r4, r7
 800438a:	da04      	bge.n	8004396 <__kernel_rem_pio2+0x3ae>
 800438c:	46a0      	mov	r8, r4
 800438e:	e6a2      	b.n	80040d6 <__kernel_rem_pio2+0xee>
 8004390:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004392:	2401      	movs	r4, #1
 8004394:	e7e6      	b.n	8004364 <__kernel_rem_pio2+0x37c>
 8004396:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004398:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800439c:	f7fc f990 	bl	80006c0 <__aeabi_i2d>
 80043a0:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8004668 <__kernel_rem_pio2+0x680>
 80043a4:	e8e6 0102 	strd	r0, r1, [r6], #8
 80043a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80043ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043b0:	46b2      	mov	sl, r6
 80043b2:	f04f 0800 	mov.w	r8, #0
 80043b6:	9b05      	ldr	r3, [sp, #20]
 80043b8:	4598      	cmp	r8, r3
 80043ba:	dd05      	ble.n	80043c8 <__kernel_rem_pio2+0x3e0>
 80043bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80043c0:	3701      	adds	r7, #1
 80043c2:	eca5 7b02 	vstmia	r5!, {d7}
 80043c6:	e7df      	b.n	8004388 <__kernel_rem_pio2+0x3a0>
 80043c8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80043cc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80043d0:	f7fb fefa 	bl	80001c8 <__aeabi_dmul>
 80043d4:	4602      	mov	r2, r0
 80043d6:	460b      	mov	r3, r1
 80043d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80043dc:	f7fc f824 	bl	8000428 <__adddf3>
 80043e0:	f108 0801 	add.w	r8, r8, #1
 80043e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80043e8:	e7e5      	b.n	80043b6 <__kernel_rem_pio2+0x3ce>
 80043ea:	f1cb 0000 	rsb	r0, fp, #0
 80043ee:	ec47 6b10 	vmov	d0, r6, r7
 80043f2:	f000 f951 	bl	8004698 <scalbn>
 80043f6:	ec55 4b10 	vmov	r4, r5, d0
 80043fa:	4b9d      	ldr	r3, [pc, #628]	@ (8004670 <__kernel_rem_pio2+0x688>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	4620      	mov	r0, r4
 8004400:	4629      	mov	r1, r5
 8004402:	f7fc fa3b 	bl	800087c <__aeabi_dcmpge>
 8004406:	b300      	cbz	r0, 800444a <__kernel_rem_pio2+0x462>
 8004408:	4b9a      	ldr	r3, [pc, #616]	@ (8004674 <__kernel_rem_pio2+0x68c>)
 800440a:	2200      	movs	r2, #0
 800440c:	4620      	mov	r0, r4
 800440e:	4629      	mov	r1, r5
 8004410:	f7fb feda 	bl	80001c8 <__aeabi_dmul>
 8004414:	f7fc fa46 	bl	80008a4 <__aeabi_d2iz>
 8004418:	4606      	mov	r6, r0
 800441a:	f7fc f951 	bl	80006c0 <__aeabi_i2d>
 800441e:	4b94      	ldr	r3, [pc, #592]	@ (8004670 <__kernel_rem_pio2+0x688>)
 8004420:	2200      	movs	r2, #0
 8004422:	f7fb fed1 	bl	80001c8 <__aeabi_dmul>
 8004426:	460b      	mov	r3, r1
 8004428:	4602      	mov	r2, r0
 800442a:	4629      	mov	r1, r5
 800442c:	4620      	mov	r0, r4
 800442e:	f7fb fff9 	bl	8000424 <__aeabi_dsub>
 8004432:	f7fc fa37 	bl	80008a4 <__aeabi_d2iz>
 8004436:	ab0c      	add	r3, sp, #48	@ 0x30
 8004438:	f10b 0b18 	add.w	fp, fp, #24
 800443c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8004440:	f108 0801 	add.w	r8, r8, #1
 8004444:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8004448:	e722      	b.n	8004290 <__kernel_rem_pio2+0x2a8>
 800444a:	4620      	mov	r0, r4
 800444c:	4629      	mov	r1, r5
 800444e:	f7fc fa29 	bl	80008a4 <__aeabi_d2iz>
 8004452:	ab0c      	add	r3, sp, #48	@ 0x30
 8004454:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8004458:	e71a      	b.n	8004290 <__kernel_rem_pio2+0x2a8>
 800445a:	ab0c      	add	r3, sp, #48	@ 0x30
 800445c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004460:	f7fc f92e 	bl	80006c0 <__aeabi_i2d>
 8004464:	4622      	mov	r2, r4
 8004466:	462b      	mov	r3, r5
 8004468:	f7fb feae 	bl	80001c8 <__aeabi_dmul>
 800446c:	4652      	mov	r2, sl
 800446e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8004472:	465b      	mov	r3, fp
 8004474:	4620      	mov	r0, r4
 8004476:	4629      	mov	r1, r5
 8004478:	f7fb fea6 	bl	80001c8 <__aeabi_dmul>
 800447c:	3e01      	subs	r6, #1
 800447e:	4604      	mov	r4, r0
 8004480:	460d      	mov	r5, r1
 8004482:	e718      	b.n	80042b6 <__kernel_rem_pio2+0x2ce>
 8004484:	9906      	ldr	r1, [sp, #24]
 8004486:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800448a:	9106      	str	r1, [sp, #24]
 800448c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8004490:	f7fb fe9a 	bl	80001c8 <__aeabi_dmul>
 8004494:	4602      	mov	r2, r0
 8004496:	460b      	mov	r3, r1
 8004498:	4650      	mov	r0, sl
 800449a:	4659      	mov	r1, fp
 800449c:	f7fb ffc4 	bl	8000428 <__adddf3>
 80044a0:	3601      	adds	r6, #1
 80044a2:	4682      	mov	sl, r0
 80044a4:	468b      	mov	fp, r1
 80044a6:	9b00      	ldr	r3, [sp, #0]
 80044a8:	429e      	cmp	r6, r3
 80044aa:	dc01      	bgt.n	80044b0 <__kernel_rem_pio2+0x4c8>
 80044ac:	42b5      	cmp	r5, r6
 80044ae:	dae9      	bge.n	8004484 <__kernel_rem_pio2+0x49c>
 80044b0:	ab48      	add	r3, sp, #288	@ 0x120
 80044b2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80044b6:	e9c5 ab00 	strd	sl, fp, [r5]
 80044ba:	3c01      	subs	r4, #1
 80044bc:	e6ff      	b.n	80042be <__kernel_rem_pio2+0x2d6>
 80044be:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	dc0b      	bgt.n	80044dc <__kernel_rem_pio2+0x4f4>
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	dc39      	bgt.n	800453c <__kernel_rem_pio2+0x554>
 80044c8:	d05d      	beq.n	8004586 <__kernel_rem_pio2+0x59e>
 80044ca:	9b02      	ldr	r3, [sp, #8]
 80044cc:	f003 0007 	and.w	r0, r3, #7
 80044d0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80044d4:	ecbd 8b02 	vpop	{d8}
 80044d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044dc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80044de:	2b03      	cmp	r3, #3
 80044e0:	d1f3      	bne.n	80044ca <__kernel_rem_pio2+0x4e2>
 80044e2:	9b05      	ldr	r3, [sp, #20]
 80044e4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80044e8:	eb0d 0403 	add.w	r4, sp, r3
 80044ec:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80044f0:	4625      	mov	r5, r4
 80044f2:	46c2      	mov	sl, r8
 80044f4:	f1ba 0f00 	cmp.w	sl, #0
 80044f8:	f1a5 0508 	sub.w	r5, r5, #8
 80044fc:	dc6b      	bgt.n	80045d6 <__kernel_rem_pio2+0x5ee>
 80044fe:	4645      	mov	r5, r8
 8004500:	2d01      	cmp	r5, #1
 8004502:	f1a4 0408 	sub.w	r4, r4, #8
 8004506:	f300 8087 	bgt.w	8004618 <__kernel_rem_pio2+0x630>
 800450a:	9c05      	ldr	r4, [sp, #20]
 800450c:	ab48      	add	r3, sp, #288	@ 0x120
 800450e:	441c      	add	r4, r3
 8004510:	2000      	movs	r0, #0
 8004512:	2100      	movs	r1, #0
 8004514:	f1b8 0f01 	cmp.w	r8, #1
 8004518:	f300 809c 	bgt.w	8004654 <__kernel_rem_pio2+0x66c>
 800451c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8004520:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8004524:	f1b9 0f00 	cmp.w	r9, #0
 8004528:	f040 80a6 	bne.w	8004678 <__kernel_rem_pio2+0x690>
 800452c:	9b04      	ldr	r3, [sp, #16]
 800452e:	e9c3 7800 	strd	r7, r8, [r3]
 8004532:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8004536:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800453a:	e7c6      	b.n	80044ca <__kernel_rem_pio2+0x4e2>
 800453c:	9d05      	ldr	r5, [sp, #20]
 800453e:	ab48      	add	r3, sp, #288	@ 0x120
 8004540:	441d      	add	r5, r3
 8004542:	4644      	mov	r4, r8
 8004544:	2000      	movs	r0, #0
 8004546:	2100      	movs	r1, #0
 8004548:	2c00      	cmp	r4, #0
 800454a:	da35      	bge.n	80045b8 <__kernel_rem_pio2+0x5d0>
 800454c:	f1b9 0f00 	cmp.w	r9, #0
 8004550:	d038      	beq.n	80045c4 <__kernel_rem_pio2+0x5dc>
 8004552:	4602      	mov	r2, r0
 8004554:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004558:	9c04      	ldr	r4, [sp, #16]
 800455a:	e9c4 2300 	strd	r2, r3, [r4]
 800455e:	4602      	mov	r2, r0
 8004560:	460b      	mov	r3, r1
 8004562:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8004566:	f7fb ff5d 	bl	8000424 <__aeabi_dsub>
 800456a:	ad4a      	add	r5, sp, #296	@ 0x128
 800456c:	2401      	movs	r4, #1
 800456e:	45a0      	cmp	r8, r4
 8004570:	da2b      	bge.n	80045ca <__kernel_rem_pio2+0x5e2>
 8004572:	f1b9 0f00 	cmp.w	r9, #0
 8004576:	d002      	beq.n	800457e <__kernel_rem_pio2+0x596>
 8004578:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800457c:	4619      	mov	r1, r3
 800457e:	9b04      	ldr	r3, [sp, #16]
 8004580:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8004584:	e7a1      	b.n	80044ca <__kernel_rem_pio2+0x4e2>
 8004586:	9c05      	ldr	r4, [sp, #20]
 8004588:	ab48      	add	r3, sp, #288	@ 0x120
 800458a:	441c      	add	r4, r3
 800458c:	2000      	movs	r0, #0
 800458e:	2100      	movs	r1, #0
 8004590:	f1b8 0f00 	cmp.w	r8, #0
 8004594:	da09      	bge.n	80045aa <__kernel_rem_pio2+0x5c2>
 8004596:	f1b9 0f00 	cmp.w	r9, #0
 800459a:	d002      	beq.n	80045a2 <__kernel_rem_pio2+0x5ba>
 800459c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80045a0:	4619      	mov	r1, r3
 80045a2:	9b04      	ldr	r3, [sp, #16]
 80045a4:	e9c3 0100 	strd	r0, r1, [r3]
 80045a8:	e78f      	b.n	80044ca <__kernel_rem_pio2+0x4e2>
 80045aa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80045ae:	f7fb ff3b 	bl	8000428 <__adddf3>
 80045b2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80045b6:	e7eb      	b.n	8004590 <__kernel_rem_pio2+0x5a8>
 80045b8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80045bc:	f7fb ff34 	bl	8000428 <__adddf3>
 80045c0:	3c01      	subs	r4, #1
 80045c2:	e7c1      	b.n	8004548 <__kernel_rem_pio2+0x560>
 80045c4:	4602      	mov	r2, r0
 80045c6:	460b      	mov	r3, r1
 80045c8:	e7c6      	b.n	8004558 <__kernel_rem_pio2+0x570>
 80045ca:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80045ce:	f7fb ff2b 	bl	8000428 <__adddf3>
 80045d2:	3401      	adds	r4, #1
 80045d4:	e7cb      	b.n	800456e <__kernel_rem_pio2+0x586>
 80045d6:	ed95 7b00 	vldr	d7, [r5]
 80045da:	ed8d 7b00 	vstr	d7, [sp]
 80045de:	ed95 7b02 	vldr	d7, [r5, #8]
 80045e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80045e6:	ec53 2b17 	vmov	r2, r3, d7
 80045ea:	ed8d 7b06 	vstr	d7, [sp, #24]
 80045ee:	f7fb ff1b 	bl	8000428 <__adddf3>
 80045f2:	4602      	mov	r2, r0
 80045f4:	460b      	mov	r3, r1
 80045f6:	4606      	mov	r6, r0
 80045f8:	460f      	mov	r7, r1
 80045fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80045fe:	f7fb ff11 	bl	8000424 <__aeabi_dsub>
 8004602:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004606:	f7fb ff0f 	bl	8000428 <__adddf3>
 800460a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800460e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8004612:	e9c5 6700 	strd	r6, r7, [r5]
 8004616:	e76d      	b.n	80044f4 <__kernel_rem_pio2+0x50c>
 8004618:	ed94 7b00 	vldr	d7, [r4]
 800461c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8004620:	ec51 0b17 	vmov	r0, r1, d7
 8004624:	4652      	mov	r2, sl
 8004626:	465b      	mov	r3, fp
 8004628:	ed8d 7b00 	vstr	d7, [sp]
 800462c:	f7fb fefc 	bl	8000428 <__adddf3>
 8004630:	4602      	mov	r2, r0
 8004632:	460b      	mov	r3, r1
 8004634:	4606      	mov	r6, r0
 8004636:	460f      	mov	r7, r1
 8004638:	e9dd 0100 	ldrd	r0, r1, [sp]
 800463c:	f7fb fef2 	bl	8000424 <__aeabi_dsub>
 8004640:	4652      	mov	r2, sl
 8004642:	465b      	mov	r3, fp
 8004644:	f7fb fef0 	bl	8000428 <__adddf3>
 8004648:	3d01      	subs	r5, #1
 800464a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800464e:	e9c4 6700 	strd	r6, r7, [r4]
 8004652:	e755      	b.n	8004500 <__kernel_rem_pio2+0x518>
 8004654:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004658:	f7fb fee6 	bl	8000428 <__adddf3>
 800465c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004660:	e758      	b.n	8004514 <__kernel_rem_pio2+0x52c>
 8004662:	bf00      	nop
 8004664:	f3af 8000 	nop.w
	...
 8004670:	41700000 	.word	0x41700000
 8004674:	3e700000 	.word	0x3e700000
 8004678:	9b04      	ldr	r3, [sp, #16]
 800467a:	9a04      	ldr	r2, [sp, #16]
 800467c:	601f      	str	r7, [r3, #0]
 800467e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8004682:	605c      	str	r4, [r3, #4]
 8004684:	609d      	str	r5, [r3, #8]
 8004686:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800468a:	60d3      	str	r3, [r2, #12]
 800468c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004690:	6110      	str	r0, [r2, #16]
 8004692:	6153      	str	r3, [r2, #20]
 8004694:	e719      	b.n	80044ca <__kernel_rem_pio2+0x4e2>
 8004696:	bf00      	nop

08004698 <scalbn>:
 8004698:	b570      	push	{r4, r5, r6, lr}
 800469a:	ec55 4b10 	vmov	r4, r5, d0
 800469e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80046a2:	4606      	mov	r6, r0
 80046a4:	462b      	mov	r3, r5
 80046a6:	b991      	cbnz	r1, 80046ce <scalbn+0x36>
 80046a8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80046ac:	4323      	orrs	r3, r4
 80046ae:	d03d      	beq.n	800472c <scalbn+0x94>
 80046b0:	4b35      	ldr	r3, [pc, #212]	@ (8004788 <scalbn+0xf0>)
 80046b2:	4620      	mov	r0, r4
 80046b4:	4629      	mov	r1, r5
 80046b6:	2200      	movs	r2, #0
 80046b8:	f7fb fd86 	bl	80001c8 <__aeabi_dmul>
 80046bc:	4b33      	ldr	r3, [pc, #204]	@ (800478c <scalbn+0xf4>)
 80046be:	429e      	cmp	r6, r3
 80046c0:	4604      	mov	r4, r0
 80046c2:	460d      	mov	r5, r1
 80046c4:	da0f      	bge.n	80046e6 <scalbn+0x4e>
 80046c6:	a328      	add	r3, pc, #160	@ (adr r3, 8004768 <scalbn+0xd0>)
 80046c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046cc:	e01e      	b.n	800470c <scalbn+0x74>
 80046ce:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80046d2:	4291      	cmp	r1, r2
 80046d4:	d10b      	bne.n	80046ee <scalbn+0x56>
 80046d6:	4622      	mov	r2, r4
 80046d8:	4620      	mov	r0, r4
 80046da:	4629      	mov	r1, r5
 80046dc:	f7fb fea4 	bl	8000428 <__adddf3>
 80046e0:	4604      	mov	r4, r0
 80046e2:	460d      	mov	r5, r1
 80046e4:	e022      	b.n	800472c <scalbn+0x94>
 80046e6:	460b      	mov	r3, r1
 80046e8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80046ec:	3936      	subs	r1, #54	@ 0x36
 80046ee:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80046f2:	4296      	cmp	r6, r2
 80046f4:	dd0d      	ble.n	8004712 <scalbn+0x7a>
 80046f6:	2d00      	cmp	r5, #0
 80046f8:	a11d      	add	r1, pc, #116	@ (adr r1, 8004770 <scalbn+0xd8>)
 80046fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80046fe:	da02      	bge.n	8004706 <scalbn+0x6e>
 8004700:	a11d      	add	r1, pc, #116	@ (adr r1, 8004778 <scalbn+0xe0>)
 8004702:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004706:	a31a      	add	r3, pc, #104	@ (adr r3, 8004770 <scalbn+0xd8>)
 8004708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800470c:	f7fb fd5c 	bl	80001c8 <__aeabi_dmul>
 8004710:	e7e6      	b.n	80046e0 <scalbn+0x48>
 8004712:	1872      	adds	r2, r6, r1
 8004714:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8004718:	428a      	cmp	r2, r1
 800471a:	dcec      	bgt.n	80046f6 <scalbn+0x5e>
 800471c:	2a00      	cmp	r2, #0
 800471e:	dd08      	ble.n	8004732 <scalbn+0x9a>
 8004720:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004724:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004728:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800472c:	ec45 4b10 	vmov	d0, r4, r5
 8004730:	bd70      	pop	{r4, r5, r6, pc}
 8004732:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8004736:	da08      	bge.n	800474a <scalbn+0xb2>
 8004738:	2d00      	cmp	r5, #0
 800473a:	a10b      	add	r1, pc, #44	@ (adr r1, 8004768 <scalbn+0xd0>)
 800473c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004740:	dac1      	bge.n	80046c6 <scalbn+0x2e>
 8004742:	a10f      	add	r1, pc, #60	@ (adr r1, 8004780 <scalbn+0xe8>)
 8004744:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004748:	e7bd      	b.n	80046c6 <scalbn+0x2e>
 800474a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800474e:	3236      	adds	r2, #54	@ 0x36
 8004750:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004754:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004758:	4620      	mov	r0, r4
 800475a:	4b0d      	ldr	r3, [pc, #52]	@ (8004790 <scalbn+0xf8>)
 800475c:	4629      	mov	r1, r5
 800475e:	2200      	movs	r2, #0
 8004760:	e7d4      	b.n	800470c <scalbn+0x74>
 8004762:	bf00      	nop
 8004764:	f3af 8000 	nop.w
 8004768:	c2f8f359 	.word	0xc2f8f359
 800476c:	01a56e1f 	.word	0x01a56e1f
 8004770:	8800759c 	.word	0x8800759c
 8004774:	7e37e43c 	.word	0x7e37e43c
 8004778:	8800759c 	.word	0x8800759c
 800477c:	fe37e43c 	.word	0xfe37e43c
 8004780:	c2f8f359 	.word	0xc2f8f359
 8004784:	81a56e1f 	.word	0x81a56e1f
 8004788:	43500000 	.word	0x43500000
 800478c:	ffff3cb0 	.word	0xffff3cb0
 8004790:	3c900000 	.word	0x3c900000
 8004794:	00000000 	.word	0x00000000

08004798 <floor>:
 8004798:	ec51 0b10 	vmov	r0, r1, d0
 800479c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80047a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047a4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80047a8:	2e13      	cmp	r6, #19
 80047aa:	460c      	mov	r4, r1
 80047ac:	4605      	mov	r5, r0
 80047ae:	4680      	mov	r8, r0
 80047b0:	dc34      	bgt.n	800481c <floor+0x84>
 80047b2:	2e00      	cmp	r6, #0
 80047b4:	da17      	bge.n	80047e6 <floor+0x4e>
 80047b6:	a332      	add	r3, pc, #200	@ (adr r3, 8004880 <floor+0xe8>)
 80047b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047bc:	f7fb fe34 	bl	8000428 <__adddf3>
 80047c0:	2200      	movs	r2, #0
 80047c2:	2300      	movs	r3, #0
 80047c4:	f7fc f864 	bl	8000890 <__aeabi_dcmpgt>
 80047c8:	b150      	cbz	r0, 80047e0 <floor+0x48>
 80047ca:	2c00      	cmp	r4, #0
 80047cc:	da55      	bge.n	800487a <floor+0xe2>
 80047ce:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80047d2:	432c      	orrs	r4, r5
 80047d4:	2500      	movs	r5, #0
 80047d6:	42ac      	cmp	r4, r5
 80047d8:	4c2b      	ldr	r4, [pc, #172]	@ (8004888 <floor+0xf0>)
 80047da:	bf08      	it	eq
 80047dc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80047e0:	4621      	mov	r1, r4
 80047e2:	4628      	mov	r0, r5
 80047e4:	e023      	b.n	800482e <floor+0x96>
 80047e6:	4f29      	ldr	r7, [pc, #164]	@ (800488c <floor+0xf4>)
 80047e8:	4137      	asrs	r7, r6
 80047ea:	ea01 0307 	and.w	r3, r1, r7
 80047ee:	4303      	orrs	r3, r0
 80047f0:	d01d      	beq.n	800482e <floor+0x96>
 80047f2:	a323      	add	r3, pc, #140	@ (adr r3, 8004880 <floor+0xe8>)
 80047f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f8:	f7fb fe16 	bl	8000428 <__adddf3>
 80047fc:	2200      	movs	r2, #0
 80047fe:	2300      	movs	r3, #0
 8004800:	f7fc f846 	bl	8000890 <__aeabi_dcmpgt>
 8004804:	2800      	cmp	r0, #0
 8004806:	d0eb      	beq.n	80047e0 <floor+0x48>
 8004808:	2c00      	cmp	r4, #0
 800480a:	bfbe      	ittt	lt
 800480c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8004810:	4133      	asrlt	r3, r6
 8004812:	18e4      	addlt	r4, r4, r3
 8004814:	ea24 0407 	bic.w	r4, r4, r7
 8004818:	2500      	movs	r5, #0
 800481a:	e7e1      	b.n	80047e0 <floor+0x48>
 800481c:	2e33      	cmp	r6, #51	@ 0x33
 800481e:	dd0a      	ble.n	8004836 <floor+0x9e>
 8004820:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8004824:	d103      	bne.n	800482e <floor+0x96>
 8004826:	4602      	mov	r2, r0
 8004828:	460b      	mov	r3, r1
 800482a:	f7fb fdfd 	bl	8000428 <__adddf3>
 800482e:	ec41 0b10 	vmov	d0, r0, r1
 8004832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004836:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800483a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800483e:	40df      	lsrs	r7, r3
 8004840:	4207      	tst	r7, r0
 8004842:	d0f4      	beq.n	800482e <floor+0x96>
 8004844:	a30e      	add	r3, pc, #56	@ (adr r3, 8004880 <floor+0xe8>)
 8004846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800484a:	f7fb fded 	bl	8000428 <__adddf3>
 800484e:	2200      	movs	r2, #0
 8004850:	2300      	movs	r3, #0
 8004852:	f7fc f81d 	bl	8000890 <__aeabi_dcmpgt>
 8004856:	2800      	cmp	r0, #0
 8004858:	d0c2      	beq.n	80047e0 <floor+0x48>
 800485a:	2c00      	cmp	r4, #0
 800485c:	da0a      	bge.n	8004874 <floor+0xdc>
 800485e:	2e14      	cmp	r6, #20
 8004860:	d101      	bne.n	8004866 <floor+0xce>
 8004862:	3401      	adds	r4, #1
 8004864:	e006      	b.n	8004874 <floor+0xdc>
 8004866:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800486a:	2301      	movs	r3, #1
 800486c:	40b3      	lsls	r3, r6
 800486e:	441d      	add	r5, r3
 8004870:	4545      	cmp	r5, r8
 8004872:	d3f6      	bcc.n	8004862 <floor+0xca>
 8004874:	ea25 0507 	bic.w	r5, r5, r7
 8004878:	e7b2      	b.n	80047e0 <floor+0x48>
 800487a:	2500      	movs	r5, #0
 800487c:	462c      	mov	r4, r5
 800487e:	e7af      	b.n	80047e0 <floor+0x48>
 8004880:	8800759c 	.word	0x8800759c
 8004884:	7e37e43c 	.word	0x7e37e43c
 8004888:	bff00000 	.word	0xbff00000
 800488c:	000fffff 	.word	0x000fffff

08004890 <_init>:
 8004890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004892:	bf00      	nop
 8004894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004896:	bc08      	pop	{r3}
 8004898:	469e      	mov	lr, r3
 800489a:	4770      	bx	lr

0800489c <_fini>:
 800489c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800489e:	bf00      	nop
 80048a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048a2:	bc08      	pop	{r3}
 80048a4:	469e      	mov	lr, r3
 80048a6:	4770      	bx	lr
