
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Compiled: Dec 15 2023.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T120F324" ...

***** Beginning stage routing graph generation ... *****
Read ipin pattern from D:/Efinity/2023.2/arch/./ipin_oph.xml
Finished parsing ipin pattern file 'D:/Efinity/2023.2/arch/./ipin_oph.xdb'.
Finished parsing switch_block file 'D:/Efinity/2023.2/arch/.\sb_connectivity_subset.xdb'.
BuildGraph process took 29.7508 seconds.
	BuildGraph process took 29.2969 seconds (approximately) in total CPU time.
BuildGraph process virtual memory usage: begin = 278.36 MB, end = 2424.87 MB, delta = 2146.51 MB
	BuildGraph process peak virtual memory usage = 2450.68 MB
BuildGraph process resident set memory usage: begin = 272.528 MB, end = 2361.62 MB, delta = 2089.09 MB
	BuildGraph process peak resident set memory usage = 2387.13 MB
check rr_graph process took 0.559214 seconds.
	check rr_graph process took 0.546875 seconds (approximately) in total CPU time.
check rr_graph process virtual memory usage: begin = 2640.04 MB, end = 2640.04 MB, delta = 0 MB
	check rr_graph process peak virtual memory usage = 2698.79 MB
check rr_graph process resident set memory usage: begin = 2576.43 MB, end = 2576.5 MB, delta = 0.064 MB
	check rr_graph process peak resident set memory usage = 2635.07 MB
Generated 6663557 RR nodes and 25230675 RR edges
This design has 0 global control net(s). See E:/vicharak/effinity_projects/sha_v1/outflow\sha_v1.route.rpt for details.
Routing graph took 30.7709 seconds.
	Routing graph took 30.2031 seconds (approximately) in total CPU time.
Routing graph virtual memory usage: begin = 277.04 MB, end = 2408.8 MB, delta = 2131.76 MB
	Routing graph peak virtual memory usage = 2698.79 MB
Routing graph resident set memory usage: begin = 271.524 MB, end = 2345.78 MB, delta = 2074.26 MB
	Routing graph peak resident set memory usage = 2635.07 MB
***** Ending stage routing graph generation *****

***** Beginning stage routing ... *****

SDC file 'E:/vicharak/effinity_projects/sha_v1/sha_v1.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.


 ---------      -------     --------------      -------------
 Iteration      Overuse     Crit Path (ns)      Calc Time (s)
 ---------      -------     --------------      -------------
         1        46416              116.6               2.81
         2        13404              116.4               3.55
         3         7078              116.3               3.05
         4         3589              116.2               2.93
         5         2159              116.1               2.75
         6         1397              116.2               2.95
         7          849              116.1               3.45
         8          466              116.1               3.61
         9          220              116.2               1.69
        10          100              116.3               1.37
        11           45              116.3                  1
        12           21              116.5               1.37
        13            2              116.5               1.36
        14            0              116.5                2.6

Successfully routed netlist after 14 routing iterations and 93415530 heapops
Completed net delay value cross check successfully.

***** Beginning stage routing check ... *****
***** Ending stage routing check *****


Serial number (magic cookie) for the routing is: 1720931807
Netlist fully routed.

Successfully created FPGA route file 'E:/vicharak/effinity_projects/sha_v1/outflow/sha_v1.route'
Routing took 37.714 seconds.
	Routing took 37.6094 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 2408.8 MB, end = 2577.44 MB, delta = 168.64 MB
	Routing peak virtual memory usage = 3118.6 MB
Routing resident set memory usage: begin = 2345.79 MB, end = 2516.89 MB, delta = 171.096 MB
	Routing peak resident set memory usage = 2951.17 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****

SDC file 'E:/vicharak/effinity_projects/sha_v1/sha_v1.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
    clk        116.628        8.574          (R-R)

Geomean max period: 116.628

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
      clk              clk             10.000          -106.628          (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
      clk              clk             0.000            0.307            (R-R)

WARNING(1): Clock domain between clk (rising) and clk (rising) may not meet (slack: -106.628 ns) the setup (max) timing requirement

Write Timing Report to "E:/vicharak/effinity_projects/sha_v1/outflow\sha_v1.timing.rpt" ...
final timing analysis took 1.40853 seconds.
	final timing analysis took 1.32812 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 2548.66 MB, end = 2573.56 MB, delta = 24.896 MB
	final timing analysis peak virtual memory usage = 3118.6 MB
final timing analysis resident set memory usage: begin = 2488.2 MB, end = 2507.18 MB, delta = 18.984 MB
	final timing analysis peak resident set memory usage = 2951.17 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from 'E:/vicharak/effinity_projects/sha_v1/outflow/sha_v1.interface.csv'.
Successfully processed interface constraints file "E:/vicharak/effinity_projects/sha_v1/outflow/sha_v1.interface.csv".
Finished writing bitstream file E:/vicharak/effinity_projects/sha_v1/work_pnr\sha_v1.lbf.
Bitstream generation took 3.29237 seconds.
	Bitstream generation took 3.15625 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 2573.56 MB, end = 2769.81 MB, delta = 196.256 MB
	Bitstream generation peak virtual memory usage = 3118.6 MB
Bitstream generation resident set memory usage: begin = 2507.21 MB, end = 2696.74 MB, delta = 189.536 MB
	Bitstream generation peak resident set memory usage = 2951.17 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 152.413 seconds.
	The entire flow of EFX_PNR took 231.094 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 5.592 MB, end = 285.952 MB, delta = 280.36 MB
	The entire flow of EFX_PNR peak virtual memory usage = 3118.6 MB
The entire flow of EFX_PNR resident set memory usage: begin = 12.628 MB, end = 283.08 MB, delta = 270.452 MB
	The entire flow of EFX_PNR peak resident set memory usage = 2951.17 MB
