#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec  9 11:18:47 2022
# Process ID: 8100
# Current directory: E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/vivado.log
# Journal file: E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog\vivado.jou
# Running On: DESKTOP-NOAPFMR, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16866 MB
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Software/Embeded/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Software/Embeded/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Software/Embeded/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Software/Embeded/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Software/Embeded/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Software/Embeded/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Software/Embeded/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Software/Embeded/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Software/Embeded/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Embeded/xilinx/Vivado/2022.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1800.266 ; gain = 398.238
# open_wave_database group3.wdb
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/AESL_inst_group3_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137/grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160/grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169/grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128/grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179/grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_fu_84_activity
open_wave_config E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 11:19:55 2022...
