# 1 "arch/arm/boot/dts/imx6sx-udoo-neo-full.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx6sx-udoo-neo-full.dts"
# 43 "arch/arm/boot/dts/imx6sx-udoo-neo-full.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/imx6sx-udoo-neo.dtsi" 1
# 43 "arch/arm/boot/dts/imx6sx-udoo-neo.dtsi"
# 1 "arch/arm/boot/dts/imx6sx.dtsi" 1
# 9 "arch/arm/boot/dts/imx6sx.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx6sx-clock.h" 1
# 10 "arch/arm/boot/dts/imx6sx.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm/boot/dts/imx6sx.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 12 "arch/arm/boot/dts/imx6sx.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "arch/arm/boot/dts/imx6sx.dtsi" 2
# 1 "arch/arm/boot/dts/imx6sx-pinfunc.h" 1
# 14 "arch/arm/boot/dts/imx6sx.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;






 chosen {};
 memory { device_type = "memory"; reg = <0 0>; };

 aliases {
  can0 = &flexcan1;
  can1 = &flexcan2;
  ethernet0 = &fec1;
  ethernet1 = &fec2;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  gpio5 = &gpio6;
  gpio6 = &gpio7;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  mmc3 = &usdhc4;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  serial5 = &uart6;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
  spi3 = &ecspi4;
  spi4 = &ecspi5;
  usbphy0 = &usbphy1;
  usbphy1 = &usbphy2;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
   operating-points = <

    996000 1250000
    792000 1175000
    396000 1075000
    198000 975000
   >;
   fsl,soc-operating-points = <

    996000 1175000
    792000 1175000
    396000 1175000
    198000 1175000
   >;
   clock-latency = <61036>;
   clocks = <&clks 129>,
     <&clks 20>,
     <&clks 35>,
     <&clks 36>,
     <&clks 4>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys";
   arm-supply = <&reg_arm>;
   soc-supply = <&reg_soc>;
  };
 };

 intc: interrupt-controller@00a01000 {
  compatible = "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00a01000 0x1000>,
        <0x00a00100 0x100>;
  interrupt-parent = <&intc>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  ckil: clock@0 {
   compatible = "fixed-clock";
   reg = <0>;
   #clock-cells = <0>;
   clock-frequency = <32768>;
   clock-output-names = "ckil";
  };

  osc: clock@1 {
   compatible = "fixed-clock";
   reg = <1>;
   #clock-cells = <0>;
   clock-frequency = <24000000>;
   clock-output-names = "osc";
  };

  ipp_di0: clock@2 {
   compatible = "fixed-clock";
   reg = <2>;
   #clock-cells = <0>;
   clock-frequency = <0>;
   clock-output-names = "ipp_di0";
  };

  ipp_di1: clock@3 {
   compatible = "fixed-clock";
   reg = <3>;
   #clock-cells = <0>;
   clock-frequency = <0>;
   clock-output-names = "ipp_di1";
  };
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&gpc>;
  ranges;

  pmu {
   compatible = "arm,cortex-a9-pmu";
   interrupts = <0 94 4>;
  };

  ocram: sram@00900000 {
   compatible = "mmio-sram";
   reg = <0x00900000 0x20000>;
   clocks = <&clks 126>;
  };

  L2: l2-cache@00a02000 {
   compatible = "arm,pl310-cache";
   reg = <0x00a02000 0x1000>;
   interrupts = <0 92 4>;
   cache-unified;
   cache-level = <2>;
   arm,tag-latency = <4 2 3>;
   arm,data-latency = <4 2 3>;
  };

  gpu: gpu@01800000 {
   compatible = "vivante,gc";
   reg = <0x01800000 0x4000>;
   interrupts = <0 10 4>;
   clocks = <&clks 156>,
     <&clks 156>,
     <&clks 156>;
   clock-names = "bus", "core", "shader";
  };

  dma_apbh: dma-apbh@01804000 {
   compatible = "fsl,imx6sx-dma-apbh", "fsl,imx28-dma-apbh";
   reg = <0x01804000 0x2000>;
   interrupts = <0 13 4>,
         <0 13 4>,
         <0 13 4>,
         <0 13 4>;
   interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
   #dma-cells = <1>;
   dma-channels = <4>;
   clocks = <&clks 132>;
  };

  gpmi: gpmi-nand@01806000{
   compatible = "fsl,imx6sx-gpmi-nand";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x01806000 0x2000>, <0x01808000 0x4000>;
   reg-names = "gpmi-nand", "bch";
   interrupts = <0 15 4>;
   interrupt-names = "bch";
   clocks = <&clks 192>,
     <&clks 193>,
     <&clks 191>,
     <&clks 190>,
     <&clks 184>;
   clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch",
          "gpmi_bch_apb", "per1_bch";
   dmas = <&dma_apbh 0>;
   dma-names = "rx-tx";
   status = "disabled";
  };

  aips1: aips-bus@02000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02000000 0x100000>;
   ranges;

   spba-bus@02000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02000000 0x40000>;
    ranges;

    spdif: spdif@02004000 {
     compatible = "fsl,imx6sx-spdif", "fsl,imx35-spdif";
     reg = <0x02004000 0x4000>;
     interrupts = <0 52 4>;
     dmas = <&sdma 14 18 0>,
            <&sdma 15 18 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 264>,
       <&clks 3>,
       <&clks 197>,
       <&clks 0>, <&clks 0>, <&clks 0>,
       <&clks 82>,
       <&clks 0>, <&clks 0>,
       <&clks 196>;
     clock-names = "core", "rxtx0",
            "rxtx1", "rxtx2",
            "rxtx3", "rxtx4",
            "rxtx5", "rxtx6",
            "rxtx7", "spba";
     status = "disabled";
    };

    ecspi1: ecspi@02008000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
     reg = <0x02008000 0x4000>;
     interrupts = <0 31 4>;
     clocks = <&clks 145>,
       <&clks 145>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi2: ecspi@0200c000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
     reg = <0x0200c000 0x4000>;
     interrupts = <0 32 4>;
     clocks = <&clks 146>,
       <&clks 146>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi3: ecspi@02010000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
     reg = <0x02010000 0x4000>;
     interrupts = <0 33 4>;
     clocks = <&clks 147>,
       <&clks 147>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi4: ecspi@02014000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
     reg = <0x02014000 0x4000>;
     interrupts = <0 34 4>;
     clocks = <&clks 148>,
       <&clks 148>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    uart1: serial@02020000 {
     compatible = "fsl,imx6sx-uart",
           "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02020000 0x4000>;
     interrupts = <0 26 4>;
     clocks = <&clks 204>,
       <&clks 205>;
     clock-names = "ipg", "per";
     dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    esai: esai@02024000 {
     reg = <0x02024000 0x4000>;
     interrupts = <0 51 4>;
     clocks = <&clks 239>,
       <&clks 240>,
       <&clks 152>,
       <&clks 239>,
       <&clks 196>;
     clock-names = "core", "mem", "extal",
            "fsys", "spba";
     status = "disabled";
    };

    ssi1: ssi@02028000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6sx-ssi", "fsl,imx51-ssi";
     reg = <0x02028000 0x4000>;
     interrupts = <0 46 4>;
     clocks = <&clks 198>,
       <&clks 201>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 37 1 0>, <&sdma 38 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    ssi2: ssi@0202c000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6sx-ssi", "fsl,imx51-ssi";
     reg = <0x0202c000 0x4000>;
     interrupts = <0 47 4>;
     clocks = <&clks 199>,
       <&clks 202>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 41 1 0>, <&sdma 42 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    ssi3: ssi@02030000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6sx-ssi", "fsl,imx51-ssi";
     reg = <0x02030000 0x4000>;
     interrupts = <0 48 4>;
     clocks = <&clks 200>,
       <&clks 203>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 45 1 0>, <&sdma 46 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    asrc: asrc@02034000 {
     reg = <0x02034000 0x4000>;
     interrupts = <0 50 4>;
     clocks = <&clks 236>,
       <&clks 235>,
       <&clks 197>,
       <&clks 196>;
     clock-names = "mem", "ipg", "asrck", "spba";
     dmas = <&sdma 17 20 1>, <&sdma 18 20 1>,
            <&sdma 19 20 1>, <&sdma 20 20 1>,
            <&sdma 21 20 1>, <&sdma 22 20 1>;
     dma-names = "rxa", "rxb", "rxc",
          "txa", "txb", "txc";
     status = "okay";
    };
   };

   pwm1: pwm@02080000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x02080000 0x4000>;
    interrupts = <0 83 4>;
    clocks = <&clks 186>,
      <&clks 186>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm2: pwm@02084000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x02084000 0x4000>;
    interrupts = <0 84 4>;
    clocks = <&clks 187>,
      <&clks 187>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm3: pwm@02088000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x02088000 0x4000>;
    interrupts = <0 85 4>;
    clocks = <&clks 188>,
      <&clks 188>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm4: pwm@0208c000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x0208c000 0x4000>;
    interrupts = <0 86 4>;
    clocks = <&clks 189>,
      <&clks 189>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   flexcan1: can@02090000 {
    compatible = "fsl,imx6sx-flexcan", "fsl,imx6q-flexcan";
    reg = <0x02090000 0x4000>;
    interrupts = <0 110 4>;
    clocks = <&clks 137>,
      <&clks 138>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   flexcan2: can@02094000 {
    compatible = "fsl,imx6sx-flexcan", "fsl,imx6q-flexcan";
    reg = <0x02094000 0x4000>;
    interrupts = <0 111 4>;
    clocks = <&clks 139>,
      <&clks 140>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   gpt: gpt@02098000 {
    compatible = "fsl,imx6sx-gpt", "fsl,imx31-gpt";
    reg = <0x02098000 0x4000>;
    interrupts = <0 55 4>;
    clocks = <&clks 154>,
      <&clks 227>;
    clock-names = "ipg", "per";
   };

   gpio1: gpio@0209c000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x0209c000 0x4000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 5 26>;
   };

   gpio2: gpio@020a0000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x020a0000 0x4000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 31 20>;
   };

   gpio3: gpio@020a4000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x020a4000 0x4000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 51 29>;
   };

   gpio4: gpio@020a8000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x020a8000 0x4000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 80 32>;
   };

   gpio5: gpio@020ac000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x020ac000 0x4000>;
    interrupts = <0 74 4>,
          <0 75 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 112 24>;
   };

   gpio6: gpio@020b0000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x020b0000 0x4000>;
    interrupts = <0 76 4>,
          <0 77 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 136 12>, <&iomuxc 12 158 11>;
   };

   gpio7: gpio@020b4000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x020b4000 0x4000>;
    interrupts = <0 78 4>,
          <0 79 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 148 10>, <&iomuxc 10 169 2>;
   };

   kpp: kpp@020b8000 {
    compatible = "fsl,imx6sx-kpp", "fsl,imx21-kpp";
    reg = <0x020b8000 0x4000>;
    interrupts = <0 82 4>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   wdog1: wdog@020bc000 {
    compatible = "fsl,imx6sx-wdt", "fsl,imx21-wdt";
    reg = <0x020bc000 0x4000>;
    interrupts = <0 80 4>;
    clocks = <&clks 0>;
   };

   wdog2: wdog@020c0000 {
    compatible = "fsl,imx6sx-wdt", "fsl,imx21-wdt";
    reg = <0x020c0000 0x4000>;
    interrupts = <0 81 4>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   clks: ccm@020c4000 {
    compatible = "fsl,imx6sx-ccm";
    reg = <0x020c4000 0x4000>;
    interrupts = <0 87 4>,
          <0 88 4>;
    #clock-cells = <1>;
    clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>;
    clock-names = "ckil", "osc", "ipp_di0", "ipp_di1";
   };

   anatop: anatop@020c8000 {
    compatible = "fsl,imx6sx-anatop", "fsl,imx6q-anatop",
          "syscon", "simple-bus";
    reg = <0x020c8000 0x1000>;
    interrupts = <0 49 4>,
          <0 54 4>,
          <0 127 4>;

    regulator-1p1 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd1p1";
     regulator-min-microvolt = <800000>;
     regulator-max-microvolt = <1375000>;
     regulator-always-on;
     anatop-reg-offset = <0x110>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <4>;
     anatop-min-voltage = <800000>;
     anatop-max-voltage = <1375000>;
     anatop-enable-bit = <0>;
    };

    regulator-3p0 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd3p0";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <3150000>;
     regulator-always-on;
     anatop-reg-offset = <0x120>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2625000>;
     anatop-max-voltage = <3400000>;
     anatop-enable-bit = <0>;
    };

    regulator-2p5 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd2p5";
     regulator-min-microvolt = <2100000>;
     regulator-max-microvolt = <2875000>;
     regulator-always-on;
     anatop-reg-offset = <0x130>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2100000>;
     anatop-max-voltage = <2875000>;
     anatop-enable-bit = <0>;
    };

    reg_arm: regulator-vddcore {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddarm";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <0>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <24>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_pcie: regulator-vddpcie {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddpcie";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <9>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <26>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_soc: regulator-vddsoc {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddsoc";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <18>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <28>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };
   };

   tempmon: tempmon {
    compatible = "fsl,imx6sx-tempmon", "fsl,imx6q-tempmon";
    interrupts = <0 49 4>;
    fsl,tempmon = <&anatop>;
    fsl,tempmon-data = <&ocotp>;
    clocks = <&clks 6>;
   };

   usbphy1: usbphy@020c9000 {
    compatible = "fsl,imx6sx-usbphy", "fsl,imx23-usbphy";
    reg = <0x020c9000 0x1000>;
    interrupts = <0 44 4>;
    clocks = <&clks 11>;
    fsl,anatop = <&anatop>;
   };

   usbphy2: usbphy@020ca000 {
    compatible = "fsl,imx6sx-usbphy", "fsl,imx23-usbphy";
    reg = <0x020ca000 0x1000>;
    interrupts = <0 45 4>;
    clocks = <&clks 12>;
    fsl,anatop = <&anatop>;
   };

   snvs: snvs@020cc000 {
    compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
    reg = <0x020cc000 0x4000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>, <0 20 4>;
    };

    snvs_poweroff: snvs-poweroff {
     compatible = "syscon-poweroff";
     regmap = <&snvs>;
     offset = <0x38>;
     value = <0x60>;
     mask = <0x60>;
     status = "disabled";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     linux,keycode = <116>;
     wakeup-source;
    };
   };

   epit1: epit@020d0000 {
    reg = <0x020d0000 0x4000>;
    interrupts = <0 56 4>;
   };

   epit2: epit@020d4000 {
    reg = <0x020d4000 0x4000>;
    interrupts = <0 57 4>;
   };

   src: src@020d8000 {
    compatible = "fsl,imx6sx-src", "fsl,imx51-src";
    reg = <0x020d8000 0x4000>;
    interrupts = <0 91 4>,
          <0 96 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@020dc000 {
    compatible = "fsl,imx6sx-gpc", "fsl,imx6q-gpc";
    reg = <0x020dc000 0x4000>;
    interrupt-controller;
    #interrupt-cells = <3>;
    interrupts = <0 89 4>;
    interrupt-parent = <&intc>;
   };

   iomuxc: iomuxc@020e0000 {
    compatible = "fsl,imx6sx-iomuxc";
    reg = <0x020e0000 0x4000>;
   };

   gpr: iomuxc-gpr@020e4000 {
    compatible = "fsl,imx6sx-iomuxc-gpr",
          "fsl,imx6q-iomuxc-gpr", "syscon";
    reg = <0x020e4000 0x4000>;
   };

   sdma: sdma@020ec000 {
    compatible = "fsl,imx6sx-sdma", "fsl,imx6q-sdma";
    reg = <0x020ec000 0x4000>;
    interrupts = <0 2 4>;
    clocks = <&clks 82>,
      <&clks 195>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;

    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
   };
  };

  aips2: aips-bus@02100000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02100000 0x100000>;
   ranges;

   crypto: caam@2100000 {
    compatible = "fsl,sec-v4.0";
    fsl,sec-era = <4>;
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x2100000 0x10000>;
    ranges = <0 0x2100000 0x10000>;
    interrupt-parent = <&intc>;
    clocks = <&clks 134>,
      <&clks 135>,
      <&clks 136>,
      <&clks 213>;
    clock-names = "mem", "aclk", "ipg", "emi_slow";

    sec_jr0: jr0@1000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x1000 0x1000>;
     interrupts = <0 105 4>;
    };

    sec_jr1: jr1@2000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x2000 0x1000>;
     interrupts = <0 106 4>;
    };
   };

   usbotg1: usb@02184000 {
    compatible = "fsl,imx6sx-usb", "fsl,imx27-usb";
    reg = <0x02184000 0x200>;
    interrupts = <0 43 4>;
    clocks = <&clks 208>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc 0>;
    fsl,anatop = <&anatop>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbotg2: usb@02184200 {
    compatible = "fsl,imx6sx-usb", "fsl,imx27-usb";
    reg = <0x02184200 0x200>;
    interrupts = <0 42 4>;
    clocks = <&clks 208>;
    fsl,usbphy = <&usbphy2>;
    fsl,usbmisc = <&usbmisc 1>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbh: usb@02184400 {
    compatible = "fsl,imx6sx-usb", "fsl,imx27-usb";
    reg = <0x02184400 0x200>;
    interrupts = <0 40 4>;
    clocks = <&clks 208>;
    fsl,usbmisc = <&usbmisc 2>;
    phy_type = "hsic";
    fsl,anatop = <&anatop>;
    dr_mode = "host";
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbmisc: usbmisc@02184800 {
    #index-cells = <1>;
    compatible = "fsl,imx6sx-usbmisc", "fsl,imx6q-usbmisc";
    reg = <0x02184800 0x200>;
    clocks = <&clks 208>;
   };

   fec1: ethernet@02188000 {
    compatible = "fsl,imx6sx-fec", "fsl,imx6q-fec";
    reg = <0x02188000 0x4000>;
    interrupts = <0 118 4>,
          <0 119 4>;
    clocks = <&clks 172>,
      <&clks 225>,
      <&clks 228>,
      <&clks 17>,
      <&clks 228>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    fsl,num-tx-queues=<3>;
    fsl,num-rx-queues=<3>;
    status = "disabled";
   };

   mlb: mlb@0218c000 {
    reg = <0x0218c000 0x4000>;
    interrupts = <0 53 4>,
          <0 117 4>,
          <0 126 4>;
    clocks = <&clks 178>;
    status = "disabled";
   };

   usdhc1: usdhc@02190000 {
    compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
    reg = <0x02190000 0x4000>;
    interrupts = <0 22 4>;
    clocks = <&clks 209>,
      <&clks 209>,
      <&clks 209>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: usdhc@02194000 {
    compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
    reg = <0x02194000 0x4000>;
    interrupts = <0 23 4>;
    clocks = <&clks 210>,
      <&clks 210>,
      <&clks 210>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: usdhc@02198000 {
    compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
    reg = <0x02198000 0x4000>;
    interrupts = <0 24 4>;
    clocks = <&clks 211>,
      <&clks 211>,
      <&clks 211>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc4: usdhc@0219c000 {
    compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
    reg = <0x0219c000 0x4000>;
    interrupts = <0 25 4>;
    clocks = <&clks 212>,
      <&clks 212>,
      <&clks 212>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   i2c1: i2c@021a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <0 36 4>;
    clocks = <&clks 160>;
    status = "disabled";
   };

   i2c2: i2c@021a4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-i2c", "fsl,imx21-i2c";
    reg = <0x021a4000 0x4000>;
    interrupts = <0 37 4>;
    clocks = <&clks 161>;
    status = "disabled";
   };

   i2c3: i2c@021a8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-i2c", "fsl,imx21-i2c";
    reg = <0x021a8000 0x4000>;
    interrupts = <0 38 4>;
    clocks = <&clks 162>;
    status = "disabled";
   };

   mmdc: mmdc@021b0000 {
    compatible = "fsl,imx6sx-mmdc", "fsl,imx6q-mmdc";
    reg = <0x021b0000 0x4000>;
   };

   fec2: ethernet@021b4000 {
    compatible = "fsl,imx6sx-fec", "fsl,imx6q-fec";
    reg = <0x021b4000 0x4000>;
    interrupts = <0 102 4>,
          <0 103 4>;
    clocks = <&clks 172>,
      <&clks 225>,
      <&clks 228>,
      <&clks 231>,
      <&clks 228>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    status = "disabled";
   };

   weim: weim@021b8000 {
    #address-cells = <2>;
    #size-cells = <1>;
    compatible = "fsl,imx6sx-weim", "fsl,imx6q-weim";
    reg = <0x021b8000 0x4000>;
    interrupts = <0 14 4>;
    clocks = <&clks 213>;
    fsl,weim-cs-gpr = <&gpr>;
    status = "disabled";
   };

   ocotp: ocotp@021bc000 {
    compatible = "fsl,imx6sx-ocotp", "syscon";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 163>;
   };

   sai1: sai@021d4000 {
    compatible = "fsl,imx6sx-sai";
    reg = <0x021d4000 0x4000>;
    interrupts = <0 97 4>;
    clocks = <&clks 237>,
      <&clks 206>,
      <&clks 0>, <&clks 0>;
    clock-names = "bus", "mclk1", "mclk2", "mclk3";
    dma-names = "rx", "tx";
    dmas = <&sdma 31 24 0>, <&sdma 32 24 0>;
    status = "disabled";
   };

   audmux: audmux@021d8000 {
    compatible = "fsl,imx6sx-audmux", "fsl,imx31-audmux";
    reg = <0x021d8000 0x4000>;
    status = "disabled";
   };

   sai2: sai@021dc000 {
    compatible = "fsl,imx6sx-sai";
    reg = <0x021dc000 0x4000>;
    interrupts = <0 98 4>;
    clocks = <&clks 238>,
      <&clks 207>,
      <&clks 0>, <&clks 0>;
    clock-names = "bus", "mclk1", "mclk2", "mclk3";
    dma-names = "rx", "tx";
    dmas = <&sdma 33 24 0>, <&sdma 34 24 0>;
    status = "disabled";
   };

   qspi1: qspi@021e0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-qspi";
    reg = <0x021e0000 0x4000>, <0x60000000 0x10000000>;
    reg-names = "QuadSPI", "QuadSPI-memory";
    interrupts = <0 107 4>;
    clocks = <&clks 177>,
      <&clks 177>;
    clock-names = "qspi_en", "qspi";
    status = "disabled";
   };

   qspi2: qspi@021e4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-qspi";
    reg = <0x021e4000 0x4000>, <0x70000000 0x10000000>;
    reg-names = "QuadSPI", "QuadSPI-memory";
    interrupts = <0 109 4>;
    clocks = <&clks 183>,
      <&clks 183>;
    clock-names = "qspi_en", "qspi";
    status = "disabled";
   };

   uart2: serial@021e8000 {
    compatible = "fsl,imx6sx-uart",
          "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021e8000 0x4000>;
    interrupts = <0 27 4>;
    clocks = <&clks 204>,
      <&clks 205>;
    clock-names = "ipg", "per";
    dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart3: serial@021ec000 {
    compatible = "fsl,imx6sx-uart",
          "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021ec000 0x4000>;
    interrupts = <0 28 4>;
    clocks = <&clks 204>,
      <&clks 205>;
    clock-names = "ipg", "per";
    dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart4: serial@021f0000 {
    compatible = "fsl,imx6sx-uart",
          "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021f0000 0x4000>;
    interrupts = <0 29 4>;
    clocks = <&clks 204>,
      <&clks 205>;
    clock-names = "ipg", "per";
    dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart5: serial@021f4000 {
    compatible = "fsl,imx6sx-uart",
          "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021f4000 0x4000>;
    interrupts = <0 30 4>;
    clocks = <&clks 204>,
      <&clks 205>;
    clock-names = "ipg", "per";
    dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   i2c4: i2c@021f8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-i2c", "fsl,imx21-i2c";
    reg = <0x021f8000 0x4000>;
    interrupts = <0 35 4>;
    clocks = <&clks 217>;
    status = "disabled";
   };
  };

  aips3: aips-bus@02200000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02200000 0x100000>;
   ranges;

   spba-bus@02200000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02240000 0x40000>;
    ranges;

    csi1: csi@02214000 {
     reg = <0x02214000 0x4000>;
     interrupts = <0 7 4>;
     clocks = <&clks 173>,
       <&clks 159>,
       <&clks 142>;
     clock-names = "disp-axi", "csi_mclk", "dcic";
     status = "disabled";
    };

    pxp: pxp@02218000 {
     reg = <0x02218000 0x4000>;
     interrupts = <0 8 4>;
     clocks = <&clks 170>,
       <&clks 173>;
     clock-names = "pxp-axi", "disp-axi";
     status = "disabled";
    };

    csi2: csi@0221c000 {
     reg = <0x0221c000 0x4000>;
     interrupts = <0 41 4>;
     clocks = <&clks 173>,
       <&clks 159>,
       <&clks 143>;
     clock-names = "disp-axi", "csi_mclk", "dcic";
     status = "disabled";
    };

    lcdif1: lcdif@02220000 {
     compatible = "fsl,imx6sx-lcdif", "fsl,imx28-lcdif";
     reg = <0x02220000 0x4000>;
     interrupts = <0 5 1>;
     clocks = <&clks 175>,
       <&clks 169>,
       <&clks 173>;
     clock-names = "pix", "axi", "disp_axi";
     status = "disabled";
    };

    lcdif2: lcdif@02224000 {
     compatible = "fsl,imx6sx-lcdif", "fsl,imx28-lcdif";
     reg = <0x02224000 0x4000>;
     interrupts = <0 6 1>;
     clocks = <&clks 174>,
       <&clks 169>,
       <&clks 173>;
     clock-names = "pix", "axi", "disp_axi";
     status = "disabled";
    };

    vadc: vadc@02228000 {
     reg = <0x02228000 0x4000>, <0x0222c000 0x4000>;
     reg-names = "vadc-vafe", "vadc-vdec";
     clocks = <&clks 215>,
       <&clks 159>;
     clock-names = "vadc", "csi";
     status = "disabled";
    };
   };

   adc1: adc@02280000 {
    compatible = "fsl,imx6sx-adc", "fsl,vf610-adc";
    reg = <0x02280000 0x4000>;
    interrupts = <0 100 4>;
    clocks = <&clks 82>;
    clock-names = "adc";
    fsl,adck-max-frequency = <30000000>, <40000000>,
        <20000000>;
    status = "disabled";
   };

   adc2: adc@02284000 {
    compatible = "fsl,imx6sx-adc", "fsl,vf610-adc";
    reg = <0x02284000 0x4000>;
    interrupts = <0 101 4>;
    clocks = <&clks 82>;
    clock-names = "adc";
    fsl,adck-max-frequency = <30000000>, <40000000>,
        <20000000>;
    status = "disabled";
   };

   wdog3: wdog@02288000 {
    compatible = "fsl,imx6sx-wdt", "fsl,imx21-wdt";
    reg = <0x02288000 0x4000>;
    interrupts = <0 11 4>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   ecspi5: ecspi@0228c000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
    reg = <0x0228c000 0x4000>;
    interrupts = <0 18 4>;
    clocks = <&clks 149>,
      <&clks 149>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart6: serial@022a0000 {
    compatible = "fsl,imx6sx-uart",
          "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x022a0000 0x4000>;
    interrupts = <0 17 4>;
    clocks = <&clks 204>,
      <&clks 205>;
    clock-names = "ipg", "per";
    dmas = <&sdma 0 4 0>, <&sdma 47 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   pwm5: pwm@022a4000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x022a4000 0x4000>;
    interrupts = <0 83 4>;
    clocks = <&clks 218>,
      <&clks 218>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm6: pwm@022a8000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x022a8000 0x4000>;
    interrupts = <0 84 4>;
    clocks = <&clks 219>,
      <&clks 219>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm7: pwm@022ac000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x022ac000 0x4000>;
    interrupts = <0 85 4>;
    clocks = <&clks 220>,
      <&clks 220>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm8: pwm@0022b0000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x0022b0000 0x4000>;
    interrupts = <0 86 4>;
    clocks = <&clks 214>,
      <&clks 214>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };
  };

  pcie: pcie@8ffc000 {
   compatible = "fsl,imx6sx-pcie", "snps,dw-pcie";
   reg = <0x08ffc000 0x4000>;
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";

   ranges = <0x00000800 0 0x08f00000 0x08f00000 0 0x00080000

      0x81000000 0 0 0x08f80000 0 0x00010000

      0x82000000 0 0x08000000 0x08000000 0 0x00f00000>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   interrupts = <0 120 4>;
   clocks = <&clks 16>,
     <&clks 182>,
     <&clks 234>,
     <&clks 173>;
   clock-names = "pcie_ref_125m", "pcie_axi",
          "lvds_gate", "display_axi";
   status = "disabled";
  };
 };

 gpu-subsystem {
  compatible = "fsl,imx-gpu-subsystem";
  cores = <&gpu>;
 };
};
# 44 "arch/arm/boot/dts/imx6sx-udoo-neo.dtsi" 2

/ {
 compatible = "fsl,imx6sx";

 chosen {
  stdout-path = "serial0:115200n8";
 };

 leds {
  compatible = "gpio-leds";

  red {
   label = "udoo-neo:red:mmc";
   gpios = <&gpio6 0 0>;
   default-state = "off";
   linux,default-trigger = "mmc0";
  };

  orange {
   label = "udoo-neo:orange:user";
   gpios = <&gpio4 6 0>;
   default-state = "keep";
  };
 };

 reg_sdio_pwr: regulator-sdio-pwr {
  compatible = "regulator-fixed";
  gpio = <&gpio6 1 0>;
  enable-active-high;
  regulator-name = "SDIO_PWR";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
 };

 reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_otg1_reg>;
  regulator-name = "usb_otg1_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&gpio1 9 0>;
  enable-active-high;
 };

 reg_usb_otg2_vbus: regulator-usb-otg2-vbus {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_otg2_reg>;
  regulator-name = "usb_otg2_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&gpio4 12 0>;
  enable-active-high;
 };

 reg_wlan: regulator-wlan {
  compatible = "regulator-fixed";
  regulator-name = "wlan-en-regulator";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  gpio = <&gpio2 12 0>;
  startup-delay-us = <70000>;
  enable-active-high;
 };

 reg_bt: regulator-bt {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_bt_reg>;
  enable-active-high;
  gpio = <&gpio2 17 0>;
  regulator-name = "bt_reg";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  regulator-always-on;
 };
};

&fec1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_enet1>;
 phy-mode = "rmii";
 phy-reset-duration = <10>;
 phy-reset-gpios = <&gpio2 1 1>;
};

&i2c1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c1>;
 clock-frequency = <100000>;
 status = "okay";

 pmic: pmic@08 {
  compatible = "fsl,pfuze3000";
  reg = <0x08>;

  regulators {
   sw1a_reg: sw1a {
    regulator-min-microvolt = <700000>;
    regulator-max-microvolt = <1475000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <6250>;
   };

   sw1c_reg: sw1b {
    regulator-min-microvolt = <700000>;
    regulator-max-microvolt = <1475000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <6250>;
   };

   sw2_reg: sw2 {
    regulator-min-microvolt = <1500000>;
    regulator-max-microvolt = <1850000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw3a_reg: sw3 {
    regulator-min-microvolt = <900000>;
    regulator-max-microvolt = <1650000>;
    regulator-boot-on;
    regulator-always-on;
   };

   swbst_reg: swbst {
    regulator-min-microvolt = <5000000>;
    regulator-max-microvolt = <5150000>;
   };

   snvs_reg: vsnvs {
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <3000000>;
    regulator-boot-on;
    regulator-always-on;
   };

   vref_reg: vrefddr {
    regulator-boot-on;
    regulator-always-on;
   };

   vgen1_reg: vldo1 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };

   vgen2_reg: vldo2 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1550000>;
   };

   vgen3_reg: vccsd {
    regulator-min-microvolt = <2850000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };

   vgen4_reg: v33 {
    regulator-min-microvolt = <2850000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };

   vgen5_reg: vldo3 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };

   vgen6_reg: vldo4 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };
  };
 };
};

&iomuxc {
 pinctrl_bt_reg: btreggrp {
  fsl,pins =
   <0x00C0 0x0408 0x0000 0x5 0x0 0x15059>;
 };

 pinctrl_enet1: enet1grp {
  fsl,pins =
   <0x0080 0x03C8 0x0000 0x5 0x0 0xa0b1>,
   <0x0084 0x03CC 0x0000 0x0 0x0 0xa0b1>,
   <0x0088 0x03D0 0x0764 0x0 0x1 0xa0b1>,
   <0x01D8 0x0520 0x0000 0x0 0x0 0xa0b1>,
   <0x01DC 0x0524 0x0000 0x0 0x0 0xa0b1>,
   <0x01E8 0x0530 0x0000 0x0 0x0 0xa0b1>,

   <0x0090 0x03D8 0x0760 0x1 0x1 0x3081>,
   <0x00A0 0x03E8 0x0000 0x5 0x0 0x3081>,
   <0x01C0 0x0508 0x0000 0x0 0x0 0x3081>,
   <0x01C4 0x050C 0x0000 0x0 0x0 0x3081>,
   <0x01D0 0x0518 0x0000 0x0 0x0 0x3081>,
   <0x01D4 0x051C 0x0000 0x1 0x0 0x3081>,

   <0x009C 0x03E4 0x0000 0x1 0x0 0x91>;
 };

 pinctrl_i2c1: i2c1grp {
  fsl,pins =
   <0x0014 0x035C 0x07A8 0x0 0x1 0x4001b8b1>,
   <0x0018 0x0360 0x07AC 0x0 0x1 0x4001b8b1>;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins =
   <0x0024 0x036C 0x0000 0x0 0x0 0x1b0b1>,
   <0x0028 0x0370 0x0830 0x0 0x1 0x1b0b1>;
 };

 pinctrl_uart2: uart2grp {
  fsl,pins =
   <0x002C 0x0374 0x0000 0x0 0x0 0x1b0b1>,
   <0x0030 0x0378 0x0838 0x0 0x1 0x1b0b1>;
 };

 pinctrl_uart3: uart3grp {
  fsl,pins =
   <0x0268 0x05B0 0x0840 0x3 0x2 0x13059>,
   <0x026C 0x05B4 0x0000 0x3 0x0 0x13059>,
   <0x0270 0x05B8 0x083C 0x3 0x2 0x13059>,
   <0x0274 0x05BC 0x0000 0x3 0x0 0x13059>;
 };

 pinctrl_uart5: uart5grp {
  fsl,pins =
   <0x0290 0x05D8 0x0850 0x2 0x0 0x1b0b1>,
   <0x0294 0x05DC 0x0000 0x2 0x0 0x1b0b1>;
 };

 pinctrl_uart6: uart6grp {
  fsl,pins =
   <0x004C 0x0394 0x0000 0x4 0x0 0x1b0b1>,
   <0x0050 0x0398 0x0000 0x4 0x0 0x1b0b1>,
   <0x0054 0x039C 0x0000 0x4 0x0 0x1b0b1>,
   <0x0058 0x03A0 0x0000 0x4 0x0 0x1b0b1>,
   <0x005C 0x03A4 0x0858 0x4 0x0 0x1b0b1>,
   <0x0060 0x03A8 0x0000 0x4 0x0 0x1b0b1>,
   <0x0064 0x03AC 0x0854 0x4 0x0 0x1b0b1>,
   <0x0068 0x03B0 0x0000 0x4 0x0 0x1b0b1>;
 };

 pinctrl_otg1_reg: otg1grp {
  fsl,pins =
   <0x0038 0x0380 0x0000 0x5 0x0 0x10b0>;
 };


 pinctrl_otg2_reg: otg2grp {
  fsl,pins =
   <0x0170 0x04B8 0x0000 0x5 0x0 0x10b0>;
 };

 pinctrl_usb_otg1: usbotg1grp {
  fsl,pins =
   <0x003C 0x0384 0x0624 0x0 0x0 0x17059>,
   <0x0034 0x037C 0x0860 0x0 0x0 0x10b0>;
 };

 pinctrl_usb_otg2: usbot2ggrp {
  fsl,pins =
   <0x0180 0x04C8 0x085C 0x1 0x2 0x10b0>;
 };

 pinctrl_usdhc2: usdhc2grp {
  fsl,pins =
   <0x023C 0x0584 0x0000 0x0 0x0 0x17059>,
   <0x0238 0x0580 0x0000 0x0 0x0 0x10059>,
   <0x0240 0x0588 0x0000 0x0 0x0 0x17059>,
   <0x0244 0x058C 0x0000 0x0 0x0 0x17059>,
   <0x0248 0x0590 0x0000 0x0 0x0 0x17059>,
   <0x024C 0x0594 0x0000 0x0 0x0 0x17059>,
   <0x0228 0x0570 0x0000 0x5 0x0 0x17059>;
 };

 pinctrl_usdhc3: usdhc3grp {
  fsl,pins =
   <0x00AC 0x03F4 0x0000 0x5 0x0 0x15059>,
   <0x00BC 0x0404 0x0000 0x5 0x0 0x13059>,
   <0x0258 0x05A0 0x0000 0x0 0x0 0x17069>,
   <0x025C 0x05A4 0x0000 0x0 0x0 0x17069>,
   <0x0260 0x05A8 0x0000 0x0 0x0 0x17069>,
   <0x0264 0x05AC 0x0000 0x0 0x0 0x17069>,
   <0x0254 0x059C 0x0000 0x0 0x0 0x17069>,
   <0x0250 0x0598 0x0000 0x0 0x0 0x10069>,
   <0x0070 0x03B8 0x0000 0x2 0x0 0x10059>;
 };
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};


&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 status = "disabled";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>;
 uart-has-rtscts;
 status = "okay";
};


&uart5 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart5>;
 status = "disabled";
};

&uart6 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart6>;
 uart-has-rtscts;
 status = "disabled";
};

&usbotg1 {
 vbus-supply = <&reg_usb_otg1_vbus>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usb_otg1>;
 status = "okay";
};

&usbotg2 {
 vbus-supply = <&reg_usb_otg2_vbus>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usb_otg2>;
 dr_mode = "host";
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc2>;
 vmmc-supply = <&reg_sdio_pwr>;
 bus-width = <4>;
 cd-gpios = <&gpio6 2 1>;
 no-1-8-v;
 keep-power-in-suspend;
 wakeup-source;
 status = "okay";
};

&usdhc3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc3>;
 non-removable;
 vmmc-supply = <&reg_wlan>;
 cap-power-off-card;
 wakeup-source;
 keep-power-in-suspend;
 #address-cells = <1>;
 #size-cells = <0>;
 status = "okay";

 wlcore: wlcore@2 {
  compatible = "ti,wl1831";
  reg = <2>;
  interrupt-parent = <&gpio2>;
  interrupts = <16 1>;
  ref-clock-frequency = <38400000>;
  tcxo-clock-frequency = <26000000>;
 };
};
# 46 "arch/arm/boot/dts/imx6sx-udoo-neo-full.dts" 2

/ {
 model = "UDOO Neo Full";
 compatible = "udoo,neofull", "fsl,imx6sx";

 memory {
  reg = <0x80000000 0x40000000>;
 };
};

&fec1 {
 phy-handle = <&ethphy1>;
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy1: ethernet-phy@0 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <0>;
  };
 };
};
