library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity my_UART is
	port (
		clk : in std_logic;
		rst_l : in std_logic;
		
		TX : in std_logic;
		RX : out std_logic;
		data_tx : in  std_logic_vector(15 downto 0);
		data_rx : out std_logic_vector(15 downto 0);
	);
end entity my_UART;