{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629963181192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629963181192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 26 02:33:01 2021 " "Processing started: Thu Aug 26 02:33:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629963181192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963181192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Camara_Desinfeccion -c Camara_Desinfeccion " "Command: quartus_map --read_settings_files=on --write_settings_files=off Camara_Desinfeccion -c Camara_Desinfeccion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963181192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629963181645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629963181645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "../Teclado Matricial/Comparador.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629963190780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "../LCD 16x2/LCD_Controller.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629963190780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190780 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 LCD_TEST.v(124) " "Verilog HDL Expression warning at LCD_TEST.v(124): truncated literal to match 18 bits" {  } { { "../LCD 16x2/LCD_TEST.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_TEST.v" 124 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1629963190780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "../LCD 16x2/LCD_TEST.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629963190780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190780 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Reset_Delay.v(9) " "Verilog HDL information at Reset_Delay.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "../LCD 16x2/Reset_Delay.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Reset_Delay.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629963190780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../LCD 16x2/Reset_Delay.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629963190780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camara_desinfeccion.v 1 1 " "Found 1 design units, including 1 entities, in source file camara_desinfeccion.v" { { "Info" "ISGN_ENTITY_NAME" "1 Camara_Desinfeccion " "Found entity 1: Camara_Desinfeccion" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629963190796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190796 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_Top.v(134) " "Verilog HDL information at LCD_Top.v(134): always construct contains both blocking and non-blocking assignments" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629963190796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INICIO inicio LCD_Top.v(67) " "Verilog HDL Declaration information at LCD_Top.v(67): object \"INICIO\" differs only in case from object \"inicio\" in the same scope" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629963190796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Top " "Found entity 1: LCD_Top" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629963190796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/teclado_matricial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/teclado_matricial.v" { { "Info" "ISGN_ENTITY_NAME" "1 Teclado_Matricial " "Found entity 1: Teclado_Matricial" {  } { { "../Teclado Matricial/Teclado_Matricial.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Teclado_Matricial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629963190796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/barrido_filas.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/barrido_filas.v" { { "Info" "ISGN_ENTITY_NAME" "1 Barrido_Filas " "Found entity 1: Barrido_Filas" {  } { { "../Teclado Matricial/Barrido_Filas.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Barrido_Filas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629963190796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/bcd2sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/bcd2sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2sseg " "Found entity 1: bcd2sseg" {  } { { "../Teclado Matricial/bcd2sseg.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/bcd2sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629963190796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190796 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Divisor_Frecuencia.v(11) " "Verilog HDL information at Divisor_Frecuencia.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629963190796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/divisor_frecuencia.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/teclado matricial/divisor_frecuencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frecuencia " "Found entity 1: Divisor_Frecuencia" {  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629963190796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/dividir_digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/onedrive/documentos/lab electronica digital i/proyecto final - electrónica digital i 2021-1/lcd 16x2/dividir_digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dividir_digitos " "Found entity 1: Dividir_digitos" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629963190811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_fpga Camara_Desinfeccion.v(85) " "Verilog HDL Implicit Net warning at Camara_Desinfeccion.v(85): created implicit net for \"led_fpga\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629963190811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Camara_Desinfeccion " "Elaborating entity \"Camara_Desinfeccion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629963190842 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ledfpga_neg\[4\] 0 Camara_Desinfeccion.v(65) " "Net \"ledfpga_neg\[4\]\" at Camara_Desinfeccion.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629963190842 "|Camara_Desinfeccion"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sensor_out Camara_Desinfeccion.v(70) " "Output port \"sensor_out\" at Camara_Desinfeccion.v(70) has no driver" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629963190842 "|Camara_Desinfeccion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Top LCD_Top:lcd " "Elaborating entity \"LCD_Top\" for hierarchy \"LCD_Top:lcd\"" {  } { { "Camara_Desinfeccion.v" "lcd" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629963190858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LCD_Top.v(78) " "Verilog HDL assignment warning at LCD_Top.v(78): truncated value with size 32 to match size of target (9)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190858 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(416) " "Verilog HDL assignment warning at LCD_Top.v(416): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190858 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(417) " "Verilog HDL assignment warning at LCD_Top.v(417): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190858 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(424) " "Verilog HDL assignment warning at LCD_Top.v(424): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190858 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(425) " "Verilog HDL assignment warning at LCD_Top.v(425): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190858 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(494) " "Verilog HDL assignment warning at LCD_Top.v(494): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190858 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(495) " "Verilog HDL assignment warning at LCD_Top.v(495): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190858 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(502) " "Verilog HDL assignment warning at LCD_Top.v(502): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190858 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(503) " "Verilog HDL assignment warning at LCD_Top.v(503): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190858 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(670) " "Verilog HDL assignment warning at LCD_Top.v(670): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190858 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Top.v(671) " "Verilog HDL assignment warning at LCD_Top.v(671): truncated value with size 2 to match size of target (1)" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190858 "|Camara_Desinfeccion|LCD_Top:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD_Top:lcd\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD_Top:lcd\|Reset_Delay:r0\"" {  } { { "../LCD 16x2/LCD_Top.v" "r0" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629963190905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(12) " "Verilog HDL assignment warning at Reset_Delay.v(12): truncated value with size 32 to match size of target (20)" {  } { { "../LCD 16x2/Reset_Delay.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Reset_Delay.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190905 "|Camara_Desinfeccion|LCD_Top:lcd|Reset_Delay:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Reset_Delay.v(21) " "Verilog HDL assignment warning at Reset_Delay.v(21): truncated value with size 32 to match size of target (28)" {  } { { "../LCD 16x2/Reset_Delay.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Reset_Delay.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190905 "|Camara_Desinfeccion|LCD_Top:lcd|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dividir_digitos LCD_Top:lcd\|Dividir_digitos:dig " "Elaborating entity \"Dividir_digitos\" for hierarchy \"LCD_Top:lcd\|Dividir_digitos:dig\"" {  } { { "../LCD 16x2/LCD_Top.v" "dig" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Dividir_digitos.v(18) " "Verilog HDL assignment warning at Dividir_digitos.v(18): truncated value with size 9 to match size of target (8)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Dividir_digitos.v(21) " "Verilog HDL assignment warning at Dividir_digitos.v(21): truncated value with size 32 to match size of target (8)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Dividir_digitos.v(24) " "Verilog HDL assignment warning at Dividir_digitos.v(24): truncated value with size 32 to match size of target (8)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Dividir_digitos.v(27) " "Verilog HDL assignment warning at Dividir_digitos.v(27): truncated value with size 32 to match size of target (8)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Dividir_digitos.v(30) " "Verilog HDL assignment warning at Dividir_digitos.v(30): truncated value with size 32 to match size of target (8)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Dividir_digitos.v(52) " "Verilog HDL Case Statement warning at Dividir_digitos.v(52): incomplete case statement has no default case item" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 52 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Dividir_digitos.v(65) " "Verilog HDL Case Statement warning at Dividir_digitos.v(65): incomplete case statement has no default case item" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mostrar_dec Dividir_digitos.v(17) " "Verilog HDL Always Construct warning at Dividir_digitos.v(17): inferring latch(es) for variable \"mostrar_dec\", which holds its previous value in one or more paths through the always construct" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mostrar_uni Dividir_digitos.v(17) " "Verilog HDL Always Construct warning at Dividir_digitos.v(17): inferring latch(es) for variable \"mostrar_uni\", which holds its previous value in one or more paths through the always construct" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[0\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[0\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[1\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[1\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[2\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[2\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[3\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[3\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[4\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[4\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[5\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[5\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[6\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[6\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[7\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[7\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_uni\[8\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_uni\[8\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[0\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[0\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[1\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[1\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[2\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[2\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[3\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[3\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[4\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[4\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[5\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[5\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[6\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[6\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[7\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[7\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrar_dec\[8\] Dividir_digitos.v(17) " "Inferred latch for \"mostrar_dec\[8\]\" at Dividir_digitos.v(17)" {  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|Dividir_digitos:dig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_Top:lcd\|LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_Top:lcd\|LCD_TEST:u5\"" {  } { { "../LCD 16x2/LCD_Top.v" "u5" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(125) " "Verilog HDL assignment warning at LCD_TEST.v(125): truncated value with size 32 to match size of target (18)" {  } { { "../LCD 16x2/LCD_TEST.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_TEST.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(133) " "Verilog HDL assignment warning at LCD_TEST.v(133): truncated value with size 32 to match size of target (6)" {  } { { "../LCD 16x2/LCD_TEST.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_TEST.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|LCD_TEST:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_Top:lcd\|LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_Top:lcd\|LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "../LCD 16x2/LCD_TEST.v" "u0" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_TEST.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(70) " "Verilog HDL assignment warning at LCD_Controller.v(70): truncated value with size 32 to match size of target (5)" {  } { { "../LCD 16x2/LCD_Controller.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 "|Camara_Desinfeccion|LCD_Top:lcd|LCD_TEST:u5|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Teclado_Matricial Teclado_Matricial:tmatr " "Elaborating entity \"Teclado_Matricial\" for hierarchy \"Teclado_Matricial:tmatr\"" {  } { { "Camara_Desinfeccion.v" "tmatr" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629963190921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Frecuencia Teclado_Matricial:tmatr\|Divisor_Frecuencia:div " "Elaborating entity \"Divisor_Frecuencia\" for hierarchy \"Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\"" {  } { { "../Teclado Matricial/Teclado_Matricial.v" "div" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Teclado_Matricial.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629963190936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Divisor_Frecuencia.v(14) " "Verilog HDL assignment warning at Divisor_Frecuencia.v(14): truncated value with size 32 to match size of target (28)" {  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190936 "|Camara_Desinfeccion|Teclado_Matricial:tmatr|Divisor_Frecuencia:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Divisor_Frecuencia.v(22) " "Verilog HDL assignment warning at Divisor_Frecuencia.v(22): truncated value with size 32 to match size of target (28)" {  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190936 "|Camara_Desinfeccion|Teclado_Matricial:tmatr|Divisor_Frecuencia:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrido_Filas Teclado_Matricial:tmatr\|Barrido_Filas:bar " "Elaborating entity \"Barrido_Filas\" for hierarchy \"Teclado_Matricial:tmatr\|Barrido_Filas:bar\"" {  } { { "../Teclado Matricial/Teclado_Matricial.v" "bar" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Teclado_Matricial.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629963190936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Teclado_Matricial:tmatr\|Comparador:com " "Elaborating entity \"Comparador\" for hierarchy \"Teclado_Matricial:tmatr\|Comparador:com\"" {  } { { "../Teclado Matricial/Teclado_Matricial.v" "com" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Teclado_Matricial.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629963190936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Comparador.v(16) " "Verilog HDL assignment warning at Comparador.v(16): truncated value with size 32 to match size of target (5)" {  } { { "../Teclado Matricial/Comparador.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Comparador.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629963190936 "|Camara_Desinfeccion|Teclado_Matricial:tmatr|Comparador:com"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Comparador.v(29) " "Verilog HDL Case Statement information at Comparador.v(29): all case item expressions in this case statement are onehot" {  } { { "../Teclado Matricial/Comparador.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Comparador.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1629963190936 "|Camara_Desinfeccion|Teclado_Matricial:tmatr|Comparador:com"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Comparador.v(40) " "Verilog HDL Case Statement information at Comparador.v(40): all case item expressions in this case statement are onehot" {  } { { "../Teclado Matricial/Comparador.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Comparador.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1629963190936 "|Camara_Desinfeccion|Teclado_Matricial:tmatr|Comparador:com"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Comparador.v(50) " "Verilog HDL Case Statement information at Comparador.v(50): all case item expressions in this case statement are onehot" {  } { { "../Teclado Matricial/Comparador.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Comparador.v" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1629963190936 "|Camara_Desinfeccion|Teclado_Matricial:tmatr|Comparador:com"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2sseg Teclado_Matricial:tmatr\|bcd2sseg:display " "Elaborating entity \"bcd2sseg\" for hierarchy \"Teclado_Matricial:tmatr\|bcd2sseg:display\"" {  } { { "../Teclado Matricial/Teclado_Matricial.v" "display" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Teclado_Matricial.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629963190936 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1629963191842 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629963191858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629963191858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629963191858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629963191858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629963191858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629963191858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629963191858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629963191858 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1629963191858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[0\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[8\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[8\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629963191858 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629963191858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[1\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[8\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[8\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629963191858 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629963191858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[2\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[8\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[8\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629963191858 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629963191858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[3\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_uni\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[3\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[3\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629963191858 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629963191858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[0\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[4\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[4\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629963191858 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629963191858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[1\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[5\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[5\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629963191858 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629963191858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[2\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[6\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[6\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629963191858 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629963191858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[3\] " "Latch LCD_Top:lcd\|Dividir_digitos:dig\|mostrar_dec\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Top:lcd\|tiempo\[8\] " "Ports D and ENA on the latch are fed by the same signal LCD_Top:lcd\|tiempo\[8\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629963191858 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629963191858 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629963192202 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629963192202 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629963192202 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629963192202 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629963192202 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629963192202 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629963192202 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629963192202 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629963192202 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629963192202 "|Camara_Desinfeccion|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[0\] GND " "Pin \"anodos\[0\]\" is stuck at GND" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629963192202 "|Camara_Desinfeccion|anodos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[1\] VCC " "Pin \"anodos\[1\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629963192202 "|Camara_Desinfeccion|anodos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[2\] VCC " "Pin \"anodos\[2\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629963192202 "|Camara_Desinfeccion|anodos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[3\] VCC " "Pin \"anodos\[3\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629963192202 "|Camara_Desinfeccion|anodos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[4\] VCC " "Pin \"anodos\[4\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629963192202 "|Camara_Desinfeccion|anodos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[5\] VCC " "Pin \"anodos\[5\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629963192202 "|Camara_Desinfeccion|anodos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[6\] VCC " "Pin \"anodos\[6\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629963192202 "|Camara_Desinfeccion|anodos[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDFPGA\[4\] VCC " "Pin \"LEDFPGA\[4\]\" is stuck at VCC" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629963192202 "|Camara_Desinfeccion|LEDFPGA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sensor_out GND " "Pin \"sensor_out\" is stuck at GND" {  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629963192202 "|Camara_Desinfeccion|sensor_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629963192202 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629963192311 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629963193530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/output_files/Camara_Desinfeccion.map.smsg " "Generated suppressed messages file C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/output_files/Camara_Desinfeccion.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963193592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629963193733 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629963193733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "792 " "Implemented 792 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629963193827 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629963193827 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1629963193827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "744 " "Implemented 744 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629963193827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629963193827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629963193874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 26 02:33:13 2021 " "Processing ended: Thu Aug 26 02:33:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629963193874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629963193874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629963193874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629963193874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1629963195230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629963195231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 26 02:33:14 2021 " "Processing started: Thu Aug 26 02:33:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629963195231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1629963195231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Camara_Desinfeccion -c Camara_Desinfeccion " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Camara_Desinfeccion -c Camara_Desinfeccion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1629963195231 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1629963195367 ""}
{ "Info" "0" "" "Project  = Camara_Desinfeccion" {  } {  } 0 0 "Project  = Camara_Desinfeccion" 0 0 "Fitter" 0 0 1629963195368 ""}
{ "Info" "0" "" "Revision = Camara_Desinfeccion" {  } {  } 0 0 "Revision = Camara_Desinfeccion" 0 0 "Fitter" 0 0 1629963195368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1629963195448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1629963195448 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Camara_Desinfeccion EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Camara_Desinfeccion\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1629963195464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629963195526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629963195526 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1629963195636 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1629963195651 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629963195813 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629963195813 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629963195813 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1629963195813 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629963195828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629963195828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629963195828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629963195828 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1629963195828 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1629963195828 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1629963196386 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Camara_Desinfeccion.sdc " "Synopsys Design Constraints File file not found: 'Camara_Desinfeccion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1629963196386 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1629963196386 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~0  from: dataa  to: combout " "Cell: lcd\|dig\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~10  from: cin  to: combout " "Cell: lcd\|dig\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~12  from: cin  to: combout " "Cell: lcd\|dig\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~2  from: cin  to: combout " "Cell: lcd\|dig\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~4  from: cin  to: combout " "Cell: lcd\|dig\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~6  from: cin  to: combout " "Cell: lcd\|dig\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~8  from: cin  to: combout " "Cell: lcd\|dig\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~0  from: dataa  to: combout " "Cell: lcd\|dig\|Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~10  from: cin  to: combout " "Cell: lcd\|dig\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~12  from: cin  to: combout " "Cell: lcd\|dig\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~2  from: cin  to: combout " "Cell: lcd\|dig\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~4  from: cin  to: combout " "Cell: lcd\|dig\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~6  from: cin  to: combout " "Cell: lcd\|dig\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~8  from: cin  to: combout " "Cell: lcd\|dig\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[1\]~12  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[1\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~22  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[3\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~23  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[3\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~23  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~24  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[3\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~24  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~25  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~32  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[5\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~32  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[5\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~33  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[5\]~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~33  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[5\]~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~30  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[6\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~30  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[6\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~31  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[6\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~31  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[6\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~34  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[7\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~34  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[7\]~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~35  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[7\]~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~35  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[7\]~35  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963196402 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1629963196402 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1629963196402 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1629963196402 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1629963196402 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629963196495 ""}  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629963196495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz  " "Automatically promoted node Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629963196495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz~0 " "Destination node Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz~0" {  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629963196495 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1629963196495 ""}  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629963196495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz  " "Automatically promoted node Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629963196495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz~0 " "Destination node Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz~0" {  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629963196495 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1629963196495 ""}  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629963196495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Top:lcd\|Dividir_digitos:dig\|Mux0~1  " "Automatically promoted node LCD_Top:lcd\|Dividir_digitos:dig\|Mux0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629963196495 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629963196495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Top:lcd\|Dividir_digitos:dig\|Mux7~0  " "Automatically promoted node LCD_Top:lcd\|Dividir_digitos:dig\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629963196495 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629963196495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Top:lcd\|Reset_Delay:r0\|clk1hz  " "Automatically promoted node LCD_Top:lcd\|Reset_Delay:r0\|clk1hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629963196495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[2\] " "Destination node LCD_Top:lcd\|tiempo\[2\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629963196495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[3\] " "Destination node LCD_Top:lcd\|tiempo\[3\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629963196495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[4\] " "Destination node LCD_Top:lcd\|tiempo\[4\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629963196495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[5\] " "Destination node LCD_Top:lcd\|tiempo\[5\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629963196495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[6\] " "Destination node LCD_Top:lcd\|tiempo\[6\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629963196495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[7\] " "Destination node LCD_Top:lcd\|tiempo\[7\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629963196495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[8\] " "Destination node LCD_Top:lcd\|tiempo\[8\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629963196495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|Reset_Delay:r0\|clk1hz~0 " "Destination node LCD_Top:lcd\|Reset_Delay:r0\|clk1hz~0" {  } { { "../LCD 16x2/Reset_Delay.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629963196495 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1629963196495 ""}  } { { "../LCD 16x2/Reset_Delay.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629963196495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1629963196761 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629963196761 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629963196761 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629963196777 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629963196777 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1629963196777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1629963196777 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1629963196777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1629963196839 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1629963196839 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1629963196839 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629963196902 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1629963196902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1629963197448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629963197714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1629963197730 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1629963199964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629963199964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1629963200308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1629963201469 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1629963201469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1629963204376 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1629963204376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629963204376 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.25 " "Total time spent on timing analysis during the Fitter is 1.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1629963204516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629963204532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629963204751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629963204751 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629963205016 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629963205516 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629963205797 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629963205797 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629963205797 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629963205797 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629963205797 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629963205797 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629963205797 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629963205797 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1629963205797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/output_files/Camara_Desinfeccion.fit.smsg " "Generated suppressed messages file C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/output_files/Camara_Desinfeccion.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1629963205891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5809 " "Peak virtual memory: 5809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629963206376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 26 02:33:26 2021 " "Processing ended: Thu Aug 26 02:33:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629963206376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629963206376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629963206376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1629963206376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1629963207485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629963207485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 26 02:33:27 2021 " "Processing started: Thu Aug 26 02:33:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629963207485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1629963207485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Camara_Desinfeccion -c Camara_Desinfeccion " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Camara_Desinfeccion -c Camara_Desinfeccion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1629963207485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1629963207829 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1629963208157 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1629963208172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629963208344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 26 02:33:28 2021 " "Processing ended: Thu Aug 26 02:33:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629963208344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629963208344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629963208344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1629963208344 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1629963208969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1629963209672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629963209672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 26 02:33:29 2021 " "Processing started: Thu Aug 26 02:33:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629963209672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1629963209672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Camara_Desinfeccion -c Camara_Desinfeccion " "Command: quartus_sta Camara_Desinfeccion -c Camara_Desinfeccion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1629963209672 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1629963209813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1629963210032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1629963210032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963210079 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963210079 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1629963210250 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Camara_Desinfeccion.sdc " "Synopsys Design Constraints File file not found: 'Camara_Desinfeccion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1629963210297 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963210297 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629963210297 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_Top:lcd\|Reset_Delay:r0\|clk1hz LCD_Top:lcd\|Reset_Delay:r0\|clk1hz " "create_clock -period 1.000 -name LCD_Top:lcd\|Reset_Delay:r0\|clk1hz LCD_Top:lcd\|Reset_Delay:r0\|clk1hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629963210297 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz " "create_clock -period 1.000 -name Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629963210297 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz " "create_clock -period 1.000 -name Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629963210297 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_Top:lcd\|tiempo\[1\] LCD_Top:lcd\|tiempo\[1\] " "create_clock -period 1.000 -name LCD_Top:lcd\|tiempo\[1\] LCD_Top:lcd\|tiempo\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629963210297 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629963210297 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~0  from: datab  to: combout " "Cell: lcd\|dig\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~10  from: cin  to: combout " "Cell: lcd\|dig\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~12  from: cin  to: combout " "Cell: lcd\|dig\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~2  from: cin  to: combout " "Cell: lcd\|dig\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~4  from: cin  to: combout " "Cell: lcd\|dig\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~6  from: cin  to: combout " "Cell: lcd\|dig\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~8  from: cin  to: combout " "Cell: lcd\|dig\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~0  from: datab  to: combout " "Cell: lcd\|dig\|Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~10  from: cin  to: combout " "Cell: lcd\|dig\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~12  from: cin  to: combout " "Cell: lcd\|dig\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~2  from: cin  to: combout " "Cell: lcd\|dig\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~4  from: cin  to: combout " "Cell: lcd\|dig\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~6  from: cin  to: combout " "Cell: lcd\|dig\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~8  from: cin  to: combout " "Cell: lcd\|dig\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[1\]~12  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[1\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~22  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~23  from: datab  to: combout " "Cell: lcd\|dig\|resultado\[3\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~23  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~24  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[3\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~24  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~25  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[3\]~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~32  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[5\]~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~32  from: datab  to: combout " "Cell: lcd\|dig\|resultado\[5\]~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~33  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[5\]~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~33  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[5\]~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~30  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[6\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~30  from: datab  to: combout " "Cell: lcd\|dig\|resultado\[6\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~31  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[6\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~31  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[6\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~34  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[7\]~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~34  from: datab  to: combout " "Cell: lcd\|dig\|resultado\[7\]~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~35  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[7\]~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~35  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[7\]~35  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963210313 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1629963210313 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1629963210313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629963210313 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1629963210313 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1629963210329 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1629963210391 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629963210391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.426 " "Worst-case setup slack is -12.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.426             -82.880 LCD_Top:lcd\|tiempo\[1\]  " "  -12.426             -82.880 LCD_Top:lcd\|tiempo\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.131            -892.457 CLOCK_50  " "  -11.131            -892.457 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.921             -32.626 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz  " "   -3.921             -32.626 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.677             -44.685 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz  " "   -3.677             -44.685 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -0.692 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz  " "   -0.186              -0.692 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963210391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.246 " "Worst-case hold slack is -2.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.246              -4.234 LCD_Top:lcd\|tiempo\[1\]  " "   -2.246              -4.234 LCD_Top:lcd\|tiempo\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 CLOCK_50  " "    0.431               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz  " "    0.452               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz  " "    0.453               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz  " "    0.454               0.000 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963210407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.308 " "Worst-case recovery slack is -1.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308             -61.305 CLOCK_50  " "   -1.308             -61.305 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963210422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.139 " "Worst-case removal slack is 1.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.139               0.000 CLOCK_50  " "    1.139               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963210422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.197 " "Worst-case minimum pulse width slack is -3.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.197            -299.281 LCD_Top:lcd\|tiempo\[1\]  " "   -3.197            -299.281 LCD_Top:lcd\|tiempo\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -428.282 CLOCK_50  " "   -3.000            -428.282 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -41.636 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz  " "   -1.487             -41.636 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz  " "   -1.487             -13.383 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz  " "   -1.487              -8.922 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963210438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963210438 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1629963210610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1629963210641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1629963210971 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~0  from: datab  to: combout " "Cell: lcd\|dig\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~10  from: cin  to: combout " "Cell: lcd\|dig\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~12  from: cin  to: combout " "Cell: lcd\|dig\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~2  from: cin  to: combout " "Cell: lcd\|dig\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~4  from: cin  to: combout " "Cell: lcd\|dig\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~6  from: cin  to: combout " "Cell: lcd\|dig\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~8  from: cin  to: combout " "Cell: lcd\|dig\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~0  from: datab  to: combout " "Cell: lcd\|dig\|Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~10  from: cin  to: combout " "Cell: lcd\|dig\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~12  from: cin  to: combout " "Cell: lcd\|dig\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~2  from: cin  to: combout " "Cell: lcd\|dig\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~4  from: cin  to: combout " "Cell: lcd\|dig\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~6  from: cin  to: combout " "Cell: lcd\|dig\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~8  from: cin  to: combout " "Cell: lcd\|dig\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[1\]~12  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[1\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~22  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~23  from: datab  to: combout " "Cell: lcd\|dig\|resultado\[3\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~23  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~24  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[3\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~24  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~25  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[3\]~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~32  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[5\]~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~32  from: datab  to: combout " "Cell: lcd\|dig\|resultado\[5\]~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~33  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[5\]~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~33  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[5\]~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~30  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[6\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~30  from: datab  to: combout " "Cell: lcd\|dig\|resultado\[6\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~31  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[6\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~31  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[6\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~34  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[7\]~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~34  from: datab  to: combout " "Cell: lcd\|dig\|resultado\[7\]~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~35  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[7\]~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~35  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[7\]~35  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211096 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1629963211096 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629963211111 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1629963211127 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629963211127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.136 " "Worst-case setup slack is -12.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.136             -80.652 LCD_Top:lcd\|tiempo\[1\]  " "  -12.136             -80.652 LCD_Top:lcd\|tiempo\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.285            -815.618 CLOCK_50  " "  -10.285            -815.618 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.542             -29.239 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz  " "   -3.542             -29.239 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.377             -40.332 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz  " "   -3.377             -40.332 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.228 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz  " "   -0.071              -0.228 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963211142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.202 " "Worst-case hold slack is -2.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.202              -4.421 LCD_Top:lcd\|tiempo\[1\]  " "   -2.202              -4.421 LCD_Top:lcd\|tiempo\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 CLOCK_50  " "    0.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz  " "    0.401               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz  " "    0.401               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz  " "    0.403               0.000 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963211158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.160 " "Worst-case recovery slack is -1.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.160             -53.966 CLOCK_50  " "   -1.160             -53.966 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963211158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.001 " "Worst-case removal slack is 1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 CLOCK_50  " "    1.001               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963211174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -428.282 CLOCK_50  " "   -3.000            -428.282 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.999            -272.903 LCD_Top:lcd\|tiempo\[1\]  " "   -2.999            -272.903 LCD_Top:lcd\|tiempo\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -41.636 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz  " "   -1.487             -41.636 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz  " "   -1.487             -13.383 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz  " "   -1.487              -8.922 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963211174 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1629963211361 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~0  from: datab  to: combout " "Cell: lcd\|dig\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~10  from: cin  to: combout " "Cell: lcd\|dig\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~12  from: cin  to: combout " "Cell: lcd\|dig\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~2  from: cin  to: combout " "Cell: lcd\|dig\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~4  from: cin  to: combout " "Cell: lcd\|dig\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~6  from: cin  to: combout " "Cell: lcd\|dig\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~8  from: cin  to: combout " "Cell: lcd\|dig\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~0  from: datab  to: combout " "Cell: lcd\|dig\|Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~10  from: cin  to: combout " "Cell: lcd\|dig\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~12  from: cin  to: combout " "Cell: lcd\|dig\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~2  from: cin  to: combout " "Cell: lcd\|dig\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~4  from: cin  to: combout " "Cell: lcd\|dig\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~6  from: cin  to: combout " "Cell: lcd\|dig\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~8  from: cin  to: combout " "Cell: lcd\|dig\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[1\]~12  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[1\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~22  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~23  from: datab  to: combout " "Cell: lcd\|dig\|resultado\[3\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~23  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~24  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[3\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~24  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~25  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[3\]~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~32  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[5\]~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~32  from: datab  to: combout " "Cell: lcd\|dig\|resultado\[5\]~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~33  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[5\]~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~33  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[5\]~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~30  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[6\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~30  from: datab  to: combout " "Cell: lcd\|dig\|resultado\[6\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~31  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[6\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~31  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[6\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~34  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[7\]~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~34  from: datab  to: combout " "Cell: lcd\|dig\|resultado\[7\]~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~35  from: dataa  to: combout " "Cell: lcd\|dig\|resultado\[7\]~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~35  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[7\]~35  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629963211502 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1629963211502 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629963211502 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1629963211502 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629963211502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.249 " "Worst-case setup slack is -5.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.249             -35.324 LCD_Top:lcd\|tiempo\[1\]  " "   -5.249             -35.324 LCD_Top:lcd\|tiempo\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.522            -230.158 CLOCK_50  " "   -4.522            -230.158 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.142              -9.307 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz  " "   -1.142              -9.307 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.004              -7.932 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz  " "   -1.004              -7.932 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz  " "    0.484               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963211517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.987 " "Worst-case hold slack is -0.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987              -1.241 LCD_Top:lcd\|tiempo\[1\]  " "   -0.987              -1.241 LCD_Top:lcd\|tiempo\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 CLOCK_50  " "    0.176               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz  " "    0.186               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz  " "    0.187               0.000 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz  " "    0.187               0.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963211533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.063 " "Worst-case recovery slack is -0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -1.584 CLOCK_50  " "   -0.063              -1.584 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963211533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.485 " "Worst-case removal slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 CLOCK_50  " "    0.485               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963211549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -308.607 CLOCK_50  " "   -3.000            -308.607 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122             -80.734 LCD_Top:lcd\|tiempo\[1\]  " "   -1.122             -80.734 LCD_Top:lcd\|tiempo\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz  " "   -1.000             -28.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz  " "   -1.000              -9.000 LCD_Top:lcd\|Reset_Delay:r0\|clk1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz  " "   -1.000              -6.000 Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629963211549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629963211549 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629963212189 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629963212189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629963212314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 26 02:33:32 2021 " "Processing ended: Thu Aug 26 02:33:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629963212314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629963212314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629963212314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1629963212314 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 92 s " "Quartus Prime Full Compilation was successful. 0 errors, 92 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1629963213064 ""}
