// Seed: 1680161924
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3
    , id_11,
    output logic id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input logic id_10
);
  logic id_12;
  always @* begin
    id_3 = id_2;
  end
endmodule
module module_1;
  genvar id_11;
  logic id_12;
  assign id_11 = 1;
  assign id_12 = id_8 ^ 1;
endmodule
