
DHT11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033f4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  080035c4  080035c4  000135c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003744  08003744  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003744  08003744  00013744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800374c  0800374c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800374c  0800374c  0001374c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003750  08003750  00013750  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003754  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  20000070  080037c4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  080037c4  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008726  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001820  00000000  00000000  000287c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000770  00000000  00000000  00029fe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000698  00000000  00000000  0002a758  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021dca  00000000  00000000  0002adf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006fe3  00000000  00000000  0004cbba  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8822  00000000  00000000  00053b9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011c3bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002378  00000000  00000000  0011c43c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080035ac 	.word	0x080035ac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080035ac 	.word	0x080035ac

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b972 	b.w	80005ac <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	4688      	mov	r8, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14b      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4615      	mov	r5, r2
 80002f2:	d967      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0720 	rsb	r7, r2, #32
 80002fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000302:	fa20 f707 	lsr.w	r7, r0, r7
 8000306:	4095      	lsls	r5, r2
 8000308:	ea47 0803 	orr.w	r8, r7, r3
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbb8 f7fe 	udiv	r7, r8, lr
 8000318:	fa1f fc85 	uxth.w	ip, r5
 800031c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000320:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000324:	fb07 f10c 	mul.w	r1, r7, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000332:	f080 811b 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8118 	bls.w	800056c <__udivmoddi4+0x28c>
 800033c:	3f02      	subs	r7, #2
 800033e:	442b      	add	r3, r5
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0fe 	udiv	r0, r3, lr
 8000348:	fb0e 3310 	mls	r3, lr, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fc0c 	mul.w	ip, r0, ip
 8000354:	45a4      	cmp	ip, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8107 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000362:	45a4      	cmp	ip, r4
 8000364:	f240 8104 	bls.w	8000570 <__udivmoddi4+0x290>
 8000368:	3802      	subs	r0, #2
 800036a:	442c      	add	r4, r5
 800036c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	2700      	movs	r7, #0
 8000376:	b11e      	cbz	r6, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c6 4300 	strd	r4, r3, [r6]
 8000380:	4639      	mov	r1, r7
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0xbe>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80eb 	beq.w	8000566 <__udivmoddi4+0x286>
 8000390:	2700      	movs	r7, #0
 8000392:	e9c6 0100 	strd	r0, r1, [r6]
 8000396:	4638      	mov	r0, r7
 8000398:	4639      	mov	r1, r7
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f783 	clz	r7, r3
 80003a2:	2f00      	cmp	r7, #0
 80003a4:	d147      	bne.n	8000436 <__udivmoddi4+0x156>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0xd0>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80fa 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0303 	sbc.w	r3, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	4698      	mov	r8, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d0e0      	beq.n	8000380 <__udivmoddi4+0xa0>
 80003be:	e9c6 4800 	strd	r4, r8, [r6]
 80003c2:	e7dd      	b.n	8000380 <__udivmoddi4+0xa0>
 80003c4:	b902      	cbnz	r2, 80003c8 <__udivmoddi4+0xe8>
 80003c6:	deff      	udf	#255	; 0xff
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f040 808f 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d2:	1b49      	subs	r1, r1, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f f885 	uxth.w	r8, r5
 80003dc:	2701      	movs	r7, #1
 80003de:	fbb1 fcfe 	udiv	ip, r1, lr
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb08 f10c 	mul.w	r1, r8, ip
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f4:	18eb      	adds	r3, r5, r3
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2bc>
 8000402:	4684      	mov	ip, r0
 8000404:	1a59      	subs	r1, r3, r1
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000410:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x14c>
 800041c:	192c      	adds	r4, r5, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x14a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80b6 	bhi.w	8000596 <__udivmoddi4+0x2b6>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e79f      	b.n	8000376 <__udivmoddi4+0x96>
 8000436:	f1c7 0c20 	rsb	ip, r7, #32
 800043a:	40bb      	lsls	r3, r7
 800043c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000440:	ea4e 0e03 	orr.w	lr, lr, r3
 8000444:	fa01 f407 	lsl.w	r4, r1, r7
 8000448:	fa20 f50c 	lsr.w	r5, r0, ip
 800044c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000450:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000454:	4325      	orrs	r5, r4
 8000456:	fbb3 f9f8 	udiv	r9, r3, r8
 800045a:	0c2c      	lsrs	r4, r5, #16
 800045c:	fb08 3319 	mls	r3, r8, r9, r3
 8000460:	fa1f fa8e 	uxth.w	sl, lr
 8000464:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000468:	fb09 f40a 	mul.w	r4, r9, sl
 800046c:	429c      	cmp	r4, r3
 800046e:	fa02 f207 	lsl.w	r2, r2, r7
 8000472:	fa00 f107 	lsl.w	r1, r0, r7
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1e 0303 	adds.w	r3, lr, r3
 800047c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000480:	f080 8087 	bcs.w	8000592 <__udivmoddi4+0x2b2>
 8000484:	429c      	cmp	r4, r3
 8000486:	f240 8084 	bls.w	8000592 <__udivmoddi4+0x2b2>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4473      	add	r3, lr
 8000490:	1b1b      	subs	r3, r3, r4
 8000492:	b2ad      	uxth	r5, r5
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3310 	mls	r3, r8, r0, r3
 800049c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004a4:	45a2      	cmp	sl, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b0:	d26b      	bcs.n	800058a <__udivmoddi4+0x2aa>
 80004b2:	45a2      	cmp	sl, r4
 80004b4:	d969      	bls.n	800058a <__udivmoddi4+0x2aa>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4474      	add	r4, lr
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	fba0 8902 	umull	r8, r9, r0, r2
 80004c2:	eba4 040a 	sub.w	r4, r4, sl
 80004c6:	454c      	cmp	r4, r9
 80004c8:	46c2      	mov	sl, r8
 80004ca:	464b      	mov	r3, r9
 80004cc:	d354      	bcc.n	8000578 <__udivmoddi4+0x298>
 80004ce:	d051      	beq.n	8000574 <__udivmoddi4+0x294>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d069      	beq.n	80005a8 <__udivmoddi4+0x2c8>
 80004d4:	ebb1 050a 	subs.w	r5, r1, sl
 80004d8:	eb64 0403 	sbc.w	r4, r4, r3
 80004dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004e0:	40fd      	lsrs	r5, r7
 80004e2:	40fc      	lsrs	r4, r7
 80004e4:	ea4c 0505 	orr.w	r5, ip, r5
 80004e8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ec:	2700      	movs	r7, #0
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0xa0>
 80004f0:	f1c2 0320 	rsb	r3, r2, #32
 80004f4:	fa20 f703 	lsr.w	r7, r0, r3
 80004f8:	4095      	lsls	r5, r2
 80004fa:	fa01 f002 	lsl.w	r0, r1, r2
 80004fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000506:	4338      	orrs	r0, r7
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	fbb3 f7fe 	udiv	r7, r3, lr
 800050e:	fa1f f885 	uxth.w	r8, r5
 8000512:	fb0e 3317 	mls	r3, lr, r7, r3
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb07 f308 	mul.w	r3, r7, r8
 800051e:	428b      	cmp	r3, r1
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d907      	bls.n	8000536 <__udivmoddi4+0x256>
 8000526:	1869      	adds	r1, r5, r1
 8000528:	f107 3cff 	add.w	ip, r7, #4294967295
 800052c:	d22f      	bcs.n	800058e <__udivmoddi4+0x2ae>
 800052e:	428b      	cmp	r3, r1
 8000530:	d92d      	bls.n	800058e <__udivmoddi4+0x2ae>
 8000532:	3f02      	subs	r7, #2
 8000534:	4429      	add	r1, r5
 8000536:	1acb      	subs	r3, r1, r3
 8000538:	b281      	uxth	r1, r0
 800053a:	fbb3 f0fe 	udiv	r0, r3, lr
 800053e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000542:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000546:	fb00 f308 	mul.w	r3, r0, r8
 800054a:	428b      	cmp	r3, r1
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x27e>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f100 3cff 	add.w	ip, r0, #4294967295
 8000554:	d217      	bcs.n	8000586 <__udivmoddi4+0x2a6>
 8000556:	428b      	cmp	r3, r1
 8000558:	d915      	bls.n	8000586 <__udivmoddi4+0x2a6>
 800055a:	3802      	subs	r0, #2
 800055c:	4429      	add	r1, r5
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000564:	e73b      	b.n	80003de <__udivmoddi4+0xfe>
 8000566:	4637      	mov	r7, r6
 8000568:	4630      	mov	r0, r6
 800056a:	e709      	b.n	8000380 <__udivmoddi4+0xa0>
 800056c:	4607      	mov	r7, r0
 800056e:	e6e7      	b.n	8000340 <__udivmoddi4+0x60>
 8000570:	4618      	mov	r0, r3
 8000572:	e6fb      	b.n	800036c <__udivmoddi4+0x8c>
 8000574:	4541      	cmp	r1, r8
 8000576:	d2ab      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 8000578:	ebb8 0a02 	subs.w	sl, r8, r2
 800057c:	eb69 020e 	sbc.w	r2, r9, lr
 8000580:	3801      	subs	r0, #1
 8000582:	4613      	mov	r3, r2
 8000584:	e7a4      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000586:	4660      	mov	r0, ip
 8000588:	e7e9      	b.n	800055e <__udivmoddi4+0x27e>
 800058a:	4618      	mov	r0, r3
 800058c:	e795      	b.n	80004ba <__udivmoddi4+0x1da>
 800058e:	4667      	mov	r7, ip
 8000590:	e7d1      	b.n	8000536 <__udivmoddi4+0x256>
 8000592:	4681      	mov	r9, r0
 8000594:	e77c      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000596:	3802      	subs	r0, #2
 8000598:	442c      	add	r4, r5
 800059a:	e747      	b.n	800042c <__udivmoddi4+0x14c>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	442b      	add	r3, r5
 80005a2:	e72f      	b.n	8000404 <__udivmoddi4+0x124>
 80005a4:	4638      	mov	r0, r7
 80005a6:	e708      	b.n	80003ba <__udivmoddi4+0xda>
 80005a8:	4637      	mov	r7, r6
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0xa0>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80005b4:	4b14      	ldr	r3, [pc, #80]	; (8000608 <DWT_Delay_Init+0x58>)
 80005b6:	68db      	ldr	r3, [r3, #12]
 80005b8:	4a13      	ldr	r2, [pc, #76]	; (8000608 <DWT_Delay_Init+0x58>)
 80005ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80005be:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80005c0:	4b11      	ldr	r3, [pc, #68]	; (8000608 <DWT_Delay_Init+0x58>)
 80005c2:	68db      	ldr	r3, [r3, #12]
 80005c4:	4a10      	ldr	r2, [pc, #64]	; (8000608 <DWT_Delay_Init+0x58>)
 80005c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80005ca:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80005cc:	4b0f      	ldr	r3, [pc, #60]	; (800060c <DWT_Delay_Init+0x5c>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a0e      	ldr	r2, [pc, #56]	; (800060c <DWT_Delay_Init+0x5c>)
 80005d2:	f023 0301 	bic.w	r3, r3, #1
 80005d6:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80005d8:	4b0c      	ldr	r3, [pc, #48]	; (800060c <DWT_Delay_Init+0x5c>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a0b      	ldr	r2, [pc, #44]	; (800060c <DWT_Delay_Init+0x5c>)
 80005de:	f043 0301 	orr.w	r3, r3, #1
 80005e2:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80005e4:	4b09      	ldr	r3, [pc, #36]	; (800060c <DWT_Delay_Init+0x5c>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 80005ea:	bf00      	nop
     __ASM volatile ("NOP");
 80005ec:	bf00      	nop
  __ASM volatile ("NOP");
 80005ee:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <DWT_Delay_Init+0x5c>)
 80005f2:	685b      	ldr	r3, [r3, #4]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 80005f8:	2300      	movs	r3, #0
 80005fa:	e000      	b.n	80005fe <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 80005fc:	2301      	movs	r3, #1
  }
}
 80005fe:	4618      	mov	r0, r3
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	e000edf0 	.word	0xe000edf0
 800060c:	e0001000 	.word	0xe0001000

08000610 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8000618:	4b0c      	ldr	r3, [pc, #48]	; (800064c <DWT_Delay_us+0x3c>)
 800061a:	685b      	ldr	r3, [r3, #4]
 800061c:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800061e:	f000 ffd5 	bl	80015cc <HAL_RCC_GetHCLKFreq>
 8000622:	4602      	mov	r2, r0
 8000624:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <DWT_Delay_us+0x40>)
 8000626:	fba3 2302 	umull	r2, r3, r3, r2
 800062a:	0c9b      	lsrs	r3, r3, #18
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	fb02 f303 	mul.w	r3, r2, r3
 8000632:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8000634:	bf00      	nop
 8000636:	4b05      	ldr	r3, [pc, #20]	; (800064c <DWT_Delay_us+0x3c>)
 8000638:	685a      	ldr	r2, [r3, #4]
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	1ad2      	subs	r2, r2, r3
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	429a      	cmp	r2, r3
 8000642:	d3f8      	bcc.n	8000636 <DWT_Delay_us+0x26>
}
 8000644:	bf00      	nop
 8000646:	3710      	adds	r7, #16
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	e0001000 	.word	0xe0001000
 8000650:	431bde83 	.word	0x431bde83

08000654 <set_gpio_output>:

GPIO_InitTypeDef GPIO_InitStruct;

//To Configure PA5 as output
void set_gpio_output (void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
	/*Configure GPIO pin output: PA7 - to this DHT11 output is connected */
  GPIO_InitStruct.Pin = DHT11_PIN;                   //Pin5 is selected
 8000658:	4b07      	ldr	r3, [pc, #28]	; (8000678 <set_gpio_output+0x24>)
 800065a:	2201      	movs	r2, #1
 800065c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;         //Mode is output push-pull
 800065e:	4b06      	ldr	r3, [pc, #24]	; (8000678 <set_gpio_output+0x24>)
 8000660:	2201      	movs	r2, #1
 8000662:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;        //GPIO clock frequency selected as low
 8000664:	4b04      	ldr	r3, [pc, #16]	; (8000678 <set_gpio_output+0x24>)
 8000666:	2200      	movs	r2, #0
 8000668:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);             //Initialize Pin5 of GPIO Port A
 800066a:	4903      	ldr	r1, [pc, #12]	; (8000678 <set_gpio_output+0x24>)
 800066c:	4803      	ldr	r0, [pc, #12]	; (800067c <set_gpio_output+0x28>)
 800066e:	f000 fd03 	bl	8001078 <HAL_GPIO_Init>
}
 8000672:	bf00      	nop
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	200000a0 	.word	0x200000a0
 800067c:	40020000 	.word	0x40020000

08000680 <set_gpio_input>:

//To Configure PA5 as input
void set_gpio_input (void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /*Configure GPIO pin input: PA2 */
  GPIO_InitStruct.Pin = DHT11_PIN;
 8000684:	4b07      	ldr	r3, [pc, #28]	; (80006a4 <set_gpio_input+0x24>)
 8000686:	2201      	movs	r2, #1
 8000688:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800068a:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <set_gpio_input+0x24>)
 800068c:	2200      	movs	r2, #0
 800068e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000690:	4b04      	ldr	r3, [pc, #16]	; (80006a4 <set_gpio_input+0x24>)
 8000692:	2200      	movs	r2, #0
 8000694:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000696:	4903      	ldr	r1, [pc, #12]	; (80006a4 <set_gpio_input+0x24>)
 8000698:	4803      	ldr	r0, [pc, #12]	; (80006a8 <set_gpio_input+0x28>)
 800069a:	f000 fced 	bl	8001078 <HAL_GPIO_Init>
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	200000a0 	.word	0x200000a0
 80006a8:	40020000 	.word	0x40020000

080006ac <DHT11_start>:

//Initialize DHT11
void DHT11_start (void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
	set_gpio_output ();  						// set the pin as output
 80006b0:	f7ff ffd0 	bl	8000654 <set_gpio_output>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 80006b4:	2200      	movs	r2, #0
 80006b6:	2101      	movs	r1, #1
 80006b8:	4805      	ldr	r0, [pc, #20]	; (80006d0 <DHT11_start+0x24>)
 80006ba:	f000 fe87 	bl	80013cc <HAL_GPIO_WritePin>
	DWT_Delay_us (18000);   					// wait for 18ms
 80006be:	f244 6050 	movw	r0, #18000	; 0x4650
 80006c2:	f7ff ffa5 	bl	8000610 <DWT_Delay_us>
	set_gpio_input ();   						// set as input for receiving data
 80006c6:	f7ff ffdb 	bl	8000680 <set_gpio_input>
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	40020000 	.word	0x40020000

080006d4 <check_response>:

//Check response from DHT11
void check_response (void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
	DWT_Delay_us (40);  							//wait for 40us
 80006d8:	2028      	movs	r0, #40	; 0x28
 80006da:	f7ff ff99 	bl	8000610 <DWT_Delay_us>
	if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))==0)	// read PA5 pin & check if the pin PA5 is low
 80006de:	2101      	movs	r1, #1
 80006e0:	480b      	ldr	r0, [pc, #44]	; (8000710 <check_response+0x3c>)
 80006e2:	f000 fe5b 	bl	800139c <HAL_GPIO_ReadPin>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d106      	bne.n	80006fa <check_response+0x26>
	{
		DWT_Delay_us (80);							//wait for 80us
 80006ec:	2050      	movs	r0, #80	; 0x50
 80006ee:	f7ff ff8f 	bl	8000610 <DWT_Delay_us>
		if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))==1)
 80006f2:	2101      	movs	r1, #1
 80006f4:	4806      	ldr	r0, [pc, #24]	; (8000710 <check_response+0x3c>)
 80006f6:	f000 fe51 	bl	800139c <HAL_GPIO_ReadPin>
			{
				//printf("Check response ok");        //Check if the pin is high. If it is, than the response is ok.
			}
	}
	//This will totally be a delay of 120us and the pin should be high now.
	while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))==1);   // wait for the pin to go low
 80006fa:	bf00      	nop
 80006fc:	2101      	movs	r1, #1
 80006fe:	4804      	ldr	r0, [pc, #16]	; (8000710 <check_response+0x3c>)
 8000700:	f000 fe4c 	bl	800139c <HAL_GPIO_ReadPin>
 8000704:	4603      	mov	r3, r0
 8000706:	2b01      	cmp	r3, #1
 8000708:	d0f8      	beq.n	80006fc <check_response+0x28>
}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40020000 	.word	0x40020000

08000714 <read_data>:

//Read Data from DHT11
uint8_t read_data (void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 800071a:	2300      	movs	r3, #0
 800071c:	71bb      	strb	r3, [r7, #6]
 800071e:	e037      	b.n	8000790 <read_data+0x7c>
	{
		while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));   // wait for the pin to go high
 8000720:	bf00      	nop
 8000722:	2101      	movs	r1, #1
 8000724:	481e      	ldr	r0, [pc, #120]	; (80007a0 <read_data+0x8c>)
 8000726:	f000 fe39 	bl	800139c <HAL_GPIO_ReadPin>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d0f8      	beq.n	8000722 <read_data+0xe>

		/* wait for 40 us. This is because the length of �0� bit is 26-28us
		 * and if the pin is high after 40us, it indicates that the bit is �1�.
		 * */
		DWT_Delay_us (40);   //This function is included from library dwt_stm32_delay.h to give delay in microseconds
 8000730:	2028      	movs	r0, #40	; 0x28
 8000732:	f7ff ff6d 	bl	8000610 <DWT_Delay_us>
		if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) == 0)   // if the pin is low
 8000736:	2101      	movs	r1, #1
 8000738:	4819      	ldr	r0, [pc, #100]	; (80007a0 <read_data+0x8c>)
 800073a:	f000 fe2f 	bl	800139c <HAL_GPIO_ReadPin>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d10e      	bne.n	8000762 <read_data+0x4e>
		{
			i&= ~(1<<(7-j));    // write 0
 8000744:	79bb      	ldrb	r3, [r7, #6]
 8000746:	f1c3 0307 	rsb	r3, r3, #7
 800074a:	2201      	movs	r2, #1
 800074c:	fa02 f303 	lsl.w	r3, r2, r3
 8000750:	b25b      	sxtb	r3, r3
 8000752:	43db      	mvns	r3, r3
 8000754:	b25a      	sxtb	r2, r3
 8000756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075a:	4013      	ands	r3, r2
 800075c:	b25b      	sxtb	r3, r3
 800075e:	71fb      	strb	r3, [r7, #7]
 8000760:	e00b      	b.n	800077a <read_data+0x66>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8000762:	79bb      	ldrb	r3, [r7, #6]
 8000764:	f1c3 0307 	rsb	r3, r3, #7
 8000768:	2201      	movs	r2, #1
 800076a:	fa02 f303 	lsl.w	r3, r2, r3
 800076e:	b25a      	sxtb	r2, r3
 8000770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000774:	4313      	orrs	r3, r2
 8000776:	b25b      	sxtb	r3, r3
 8000778:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));  // wait for the pin to go low
 800077a:	bf00      	nop
 800077c:	2101      	movs	r1, #1
 800077e:	4808      	ldr	r0, [pc, #32]	; (80007a0 <read_data+0x8c>)
 8000780:	f000 fe0c 	bl	800139c <HAL_GPIO_ReadPin>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d1f8      	bne.n	800077c <read_data+0x68>
	for (j=0;j<8;j++)
 800078a:	79bb      	ldrb	r3, [r7, #6]
 800078c:	3301      	adds	r3, #1
 800078e:	71bb      	strb	r3, [r7, #6]
 8000790:	79bb      	ldrb	r3, [r7, #6]
 8000792:	2b07      	cmp	r3, #7
 8000794:	d9c4      	bls.n	8000720 <read_data+0xc>
	}
	return i;
 8000796:	79fb      	ldrb	r3, [r7, #7]
}
 8000798:	4618      	mov	r0, r3
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40020000 	.word	0x40020000

080007a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
   /* Output a message on terminal using printf function */

   /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007a8:	f000 faec 	bl	8000d84 <HAL_Init>
  /* Configure the system clock */
  SystemClock_Config();
 80007ac:	f000 f8a2 	bl	80008f4 <SystemClock_Config>
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b0:	f000 f934 	bl	8000a1c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007b4:	f000 f908 	bl	80009c8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 - Initialize function to give delay in microseconds*/
  DWT_Delay_Init ();
 80007b8:	f7ff fefa 	bl	80005b0 <DWT_Delay_Init>
  /* USER CODE END 2 */


  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("\n\r Entering in the while loop of code\n\r");
 80007bc:	483a      	ldr	r0, [pc, #232]	; (80008a8 <main+0x104>)
 80007be:	f002 f811 	bl	80027e4 <iprintf>
  while (1)
  {

	  DHT11_start ();            //Initialize DHT11
 80007c2:	f7ff ff73 	bl	80006ac <DHT11_start>
	  check_response ();         //Check response from DHT11
 80007c6:	f7ff ff85 	bl	80006d4 <check_response>
	  Rh_byte1 = read_data ();   //Read date i.e. Relative Humidity - first byte
 80007ca:	f7ff ffa3 	bl	8000714 <read_data>
 80007ce:	4603      	mov	r3, r0
 80007d0:	461a      	mov	r2, r3
 80007d2:	4b36      	ldr	r3, [pc, #216]	; (80008ac <main+0x108>)
 80007d4:	701a      	strb	r2, [r3, #0]
	  Rh_byte2 = read_data ();   //Read date i.e. Relative Humidity - second byte
 80007d6:	f7ff ff9d 	bl	8000714 <read_data>
 80007da:	4603      	mov	r3, r0
 80007dc:	461a      	mov	r2, r3
 80007de:	4b34      	ldr	r3, [pc, #208]	; (80008b0 <main+0x10c>)
 80007e0:	701a      	strb	r2, [r3, #0]
	  Temp_byte1 = read_data (); //Read date i.e. Temperature - first byte
 80007e2:	f7ff ff97 	bl	8000714 <read_data>
 80007e6:	4603      	mov	r3, r0
 80007e8:	461a      	mov	r2, r3
 80007ea:	4b32      	ldr	r3, [pc, #200]	; (80008b4 <main+0x110>)
 80007ec:	701a      	strb	r2, [r3, #0]
	  Temp_byte2 = read_data (); //Read date i.e. Temperature - second byte
 80007ee:	f7ff ff91 	bl	8000714 <read_data>
 80007f2:	4603      	mov	r3, r0
 80007f4:	461a      	mov	r2, r3
 80007f6:	4b30      	ldr	r3, [pc, #192]	; (80008b8 <main+0x114>)
 80007f8:	701a      	strb	r2, [r3, #0]
	  sum = read_data();         //Read checksum data
 80007fa:	f7ff ff8b 	bl	8000714 <read_data>
 80007fe:	4603      	mov	r3, r0
 8000800:	b29a      	uxth	r2, r3
 8000802:	4b2e      	ldr	r3, [pc, #184]	; (80008bc <main+0x118>)
 8000804:	801a      	strh	r2, [r3, #0]

	  if (sum == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))    // if the data is correct
 8000806:	4b2d      	ldr	r3, [pc, #180]	; (80008bc <main+0x118>)
 8000808:	881b      	ldrh	r3, [r3, #0]
 800080a:	4619      	mov	r1, r3
 800080c:	4b27      	ldr	r3, [pc, #156]	; (80008ac <main+0x108>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	461a      	mov	r2, r3
 8000812:	4b27      	ldr	r3, [pc, #156]	; (80008b0 <main+0x10c>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	4413      	add	r3, r2
 8000818:	4a26      	ldr	r2, [pc, #152]	; (80008b4 <main+0x110>)
 800081a:	7812      	ldrb	r2, [r2, #0]
 800081c:	4413      	add	r3, r2
 800081e:	4a26      	ldr	r2, [pc, #152]	; (80008b8 <main+0x114>)
 8000820:	7812      	ldrb	r2, [r2, #0]
 8000822:	4413      	add	r3, r2
 8000824:	4299      	cmp	r1, r3
 8000826:	d136      	bne.n	8000896 <main+0xf2>
	  {
          printf("\n\rRelative Humidity value is: %c%c percentage",((Rh_byte1/10)+48),((Rh_byte1%10)+48));
 8000828:	4b20      	ldr	r3, [pc, #128]	; (80008ac <main+0x108>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	4a24      	ldr	r2, [pc, #144]	; (80008c0 <main+0x11c>)
 800082e:	fba2 2303 	umull	r2, r3, r2, r3
 8000832:	08db      	lsrs	r3, r3, #3
 8000834:	b2db      	uxtb	r3, r3
 8000836:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800083a:	4b1c      	ldr	r3, [pc, #112]	; (80008ac <main+0x108>)
 800083c:	781a      	ldrb	r2, [r3, #0]
 800083e:	4b20      	ldr	r3, [pc, #128]	; (80008c0 <main+0x11c>)
 8000840:	fba3 1302 	umull	r1, r3, r3, r2
 8000844:	08d9      	lsrs	r1, r3, #3
 8000846:	460b      	mov	r3, r1
 8000848:	009b      	lsls	r3, r3, #2
 800084a:	440b      	add	r3, r1
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	1ad3      	subs	r3, r2, r3
 8000850:	b2db      	uxtb	r3, r3
 8000852:	3330      	adds	r3, #48	; 0x30
 8000854:	461a      	mov	r2, r3
 8000856:	4601      	mov	r1, r0
 8000858:	481a      	ldr	r0, [pc, #104]	; (80008c4 <main+0x120>)
 800085a:	f001 ffc3 	bl	80027e4 <iprintf>
          printf("\n\rTemperature value is: %c%c Celcius",((Temp_byte1/10)+48),((Temp_byte1%10)+48));
 800085e:	4b15      	ldr	r3, [pc, #84]	; (80008b4 <main+0x110>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	4a17      	ldr	r2, [pc, #92]	; (80008c0 <main+0x11c>)
 8000864:	fba2 2303 	umull	r2, r3, r2, r3
 8000868:	08db      	lsrs	r3, r3, #3
 800086a:	b2db      	uxtb	r3, r3
 800086c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8000870:	4b10      	ldr	r3, [pc, #64]	; (80008b4 <main+0x110>)
 8000872:	781a      	ldrb	r2, [r3, #0]
 8000874:	4b12      	ldr	r3, [pc, #72]	; (80008c0 <main+0x11c>)
 8000876:	fba3 1302 	umull	r1, r3, r3, r2
 800087a:	08d9      	lsrs	r1, r3, #3
 800087c:	460b      	mov	r3, r1
 800087e:	009b      	lsls	r3, r3, #2
 8000880:	440b      	add	r3, r1
 8000882:	005b      	lsls	r3, r3, #1
 8000884:	1ad3      	subs	r3, r2, r3
 8000886:	b2db      	uxtb	r3, r3
 8000888:	3330      	adds	r3, #48	; 0x30
 800088a:	461a      	mov	r2, r3
 800088c:	4601      	mov	r1, r0
 800088e:	480e      	ldr	r0, [pc, #56]	; (80008c8 <main+0x124>)
 8000890:	f001 ffa8 	bl	80027e4 <iprintf>
 8000894:	e002      	b.n	800089c <main+0xf8>
	  }
	  else
	  {
		  printf("\n\r Checksum not matched..Incorrect data from DHT11\n\r");
 8000896:	480d      	ldr	r0, [pc, #52]	; (80008cc <main+0x128>)
 8000898:	f001 ffa4 	bl	80027e4 <iprintf>
	  }
      HAL_Delay(1000); // This is delay function in HAL library . Take another reading after 1 second
 800089c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008a0:	f000 fae2 	bl	8000e68 <HAL_Delay>
	  DHT11_start ();            //Initialize DHT11
 80008a4:	e78d      	b.n	80007c2 <main+0x1e>
 80008a6:	bf00      	nop
 80008a8:	080035c4 	.word	0x080035c4
 80008ac:	2000009a 	.word	0x2000009a
 80008b0:	2000009c 	.word	0x2000009c
 80008b4:	2000009b 	.word	0x2000009b
 80008b8:	200000f4 	.word	0x200000f4
 80008bc:	20000098 	.word	0x20000098
 80008c0:	cccccccd 	.word	0xcccccccd
 80008c4:	080035ec 	.word	0x080035ec
 80008c8:	0800361c 	.word	0x0800361c
 80008cc:	08003644 	.word	0x08003644

080008d0 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80008d8:	1d39      	adds	r1, r7, #4
 80008da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008de:	2201      	movs	r2, #1
 80008e0:	4803      	ldr	r0, [pc, #12]	; (80008f0 <__io_putchar+0x20>)
 80008e2:	f001 faee 	bl	8001ec2 <HAL_UART_Transmit>

  return ch;
 80008e6:	687b      	ldr	r3, [r7, #4]
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	200000b4 	.word	0x200000b4

080008f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b094      	sub	sp, #80	; 0x50
 80008f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008fa:	f107 031c 	add.w	r3, r7, #28
 80008fe:	2234      	movs	r2, #52	; 0x34
 8000900:	2100      	movs	r1, #0
 8000902:	4618      	mov	r0, r3
 8000904:	f001 ff66 	bl	80027d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000908:	f107 0308 	add.w	r3, r7, #8
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
 8000910:	605a      	str	r2, [r3, #4]
 8000912:	609a      	str	r2, [r3, #8]
 8000914:	60da      	str	r2, [r3, #12]
 8000916:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000918:	2300      	movs	r3, #0
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	4b28      	ldr	r3, [pc, #160]	; (80009c0 <SystemClock_Config+0xcc>)
 800091e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000920:	4a27      	ldr	r2, [pc, #156]	; (80009c0 <SystemClock_Config+0xcc>)
 8000922:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000926:	6413      	str	r3, [r2, #64]	; 0x40
 8000928:	4b25      	ldr	r3, [pc, #148]	; (80009c0 <SystemClock_Config+0xcc>)
 800092a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000930:	607b      	str	r3, [r7, #4]
 8000932:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000934:	2300      	movs	r3, #0
 8000936:	603b      	str	r3, [r7, #0]
 8000938:	4b22      	ldr	r3, [pc, #136]	; (80009c4 <SystemClock_Config+0xd0>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a21      	ldr	r2, [pc, #132]	; (80009c4 <SystemClock_Config+0xd0>)
 800093e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000942:	6013      	str	r3, [r2, #0]
 8000944:	4b1f      	ldr	r3, [pc, #124]	; (80009c4 <SystemClock_Config+0xd0>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800094c:	603b      	str	r3, [r7, #0]
 800094e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000950:	2301      	movs	r3, #1
 8000952:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000954:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000958:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800095a:	2302      	movs	r3, #2
 800095c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800095e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000962:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000964:	2304      	movs	r3, #4
 8000966:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000968:	2348      	movs	r3, #72	; 0x48
 800096a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800096c:	2302      	movs	r3, #2
 800096e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000970:	2302      	movs	r3, #2
 8000972:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000974:	2302      	movs	r3, #2
 8000976:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000978:	f107 031c 	add.w	r3, r7, #28
 800097c:	4618      	mov	r0, r3
 800097e:	f000 fff9 	bl	8001974 <HAL_RCC_OscConfig>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000988:	f000 f87c 	bl	8000a84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800098c:	230f      	movs	r3, #15
 800098e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000990:	2302      	movs	r3, #2
 8000992:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000994:	2300      	movs	r3, #0
 8000996:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000998:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800099c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800099e:	2300      	movs	r3, #0
 80009a0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009a2:	f107 0308 	add.w	r3, r7, #8
 80009a6:	2102      	movs	r1, #2
 80009a8:	4618      	mov	r0, r3
 80009aa:	f000 fd29 	bl	8001400 <HAL_RCC_ClockConfig>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80009b4:	f000 f866 	bl	8000a84 <Error_Handler>
  }
}
 80009b8:	bf00      	nop
 80009ba:	3750      	adds	r7, #80	; 0x50
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40007000 	.word	0x40007000

080009c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009cc:	4b11      	ldr	r3, [pc, #68]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009ce:	4a12      	ldr	r2, [pc, #72]	; (8000a18 <MX_USART2_UART_Init+0x50>)
 80009d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009d2:	4b10      	ldr	r3, [pc, #64]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009da:	4b0e      	ldr	r3, [pc, #56]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009e0:	4b0c      	ldr	r3, [pc, #48]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009e6:	4b0b      	ldr	r3, [pc, #44]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009ec:	4b09      	ldr	r3, [pc, #36]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009ee:	220c      	movs	r2, #12
 80009f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f2:	4b08      	ldr	r3, [pc, #32]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f8:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009fe:	4805      	ldr	r0, [pc, #20]	; (8000a14 <MX_USART2_UART_Init+0x4c>)
 8000a00:	f001 fa12 	bl	8001e28 <HAL_UART_Init>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a0a:	f000 f83b 	bl	8000a84 <Error_Handler>
  }

}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	200000b4 	.word	0x200000b4
 8000a18:	40004400 	.word	0x40004400

08000a1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b088      	sub	sp, #32
 8000a20:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	60bb      	str	r3, [r7, #8]
 8000a26:	4b15      	ldr	r3, [pc, #84]	; (8000a7c <MX_GPIO_Init+0x60>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4a14      	ldr	r2, [pc, #80]	; (8000a7c <MX_GPIO_Init+0x60>)
 8000a2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
 8000a32:	4b12      	ldr	r3, [pc, #72]	; (8000a7c <MX_GPIO_Init+0x60>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a3a:	60bb      	str	r3, [r7, #8]
 8000a3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	607b      	str	r3, [r7, #4]
 8000a42:	4b0e      	ldr	r3, [pc, #56]	; (8000a7c <MX_GPIO_Init+0x60>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	4a0d      	ldr	r2, [pc, #52]	; (8000a7c <MX_GPIO_Init+0x60>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	; (8000a7c <MX_GPIO_Init+0x60>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA5 - To connect DHT11 output */
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000a66:	f107 030c 	add.w	r3, r7, #12
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4804      	ldr	r0, [pc, #16]	; (8000a80 <MX_GPIO_Init+0x64>)
 8000a6e:	f000 fb03 	bl	8001078 <HAL_GPIO_Init>

}
 8000a72:	bf00      	nop
 8000a74:	3720      	adds	r7, #32
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	40020000 	.word	0x40020000

08000a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
     printf("\nInside Error_Hadler");
 8000a88:	4801      	ldr	r0, [pc, #4]	; (8000a90 <Error_Handler+0xc>)
 8000a8a:	f001 feab 	bl	80027e4 <iprintf>
     while(1){}
 8000a8e:	e7fe      	b.n	8000a8e <Error_Handler+0xa>
 8000a90:	0800367c 	.word	0x0800367c

08000a94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	607b      	str	r3, [r7, #4]
 8000a9e:	4b10      	ldr	r3, [pc, #64]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aa2:	4a0f      	ldr	r2, [pc, #60]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000aa4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aa8:	6453      	str	r3, [r2, #68]	; 0x44
 8000aaa:	4b0d      	ldr	r3, [pc, #52]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	603b      	str	r3, [r7, #0]
 8000aba:	4b09      	ldr	r3, [pc, #36]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000abe:	4a08      	ldr	r2, [pc, #32]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000ac0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ac6:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ace:	603b      	str	r3, [r7, #0]
 8000ad0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ad2:	2007      	movs	r0, #7
 8000ad4:	f000 fa9c 	bl	8001010 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad8:	bf00      	nop
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40023800 	.word	0x40023800

08000ae4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b08a      	sub	sp, #40	; 0x28
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a19      	ldr	r2, [pc, #100]	; (8000b68 <HAL_UART_MspInit+0x84>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d12b      	bne.n	8000b5e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	4b18      	ldr	r3, [pc, #96]	; (8000b6c <HAL_UART_MspInit+0x88>)
 8000b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0e:	4a17      	ldr	r2, [pc, #92]	; (8000b6c <HAL_UART_MspInit+0x88>)
 8000b10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b14:	6413      	str	r3, [r2, #64]	; 0x40
 8000b16:	4b15      	ldr	r3, [pc, #84]	; (8000b6c <HAL_UART_MspInit+0x88>)
 8000b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b1e:	613b      	str	r3, [r7, #16]
 8000b20:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <HAL_UART_MspInit+0x88>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	4a10      	ldr	r2, [pc, #64]	; (8000b6c <HAL_UART_MspInit+0x88>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	6313      	str	r3, [r2, #48]	; 0x30
 8000b32:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <HAL_UART_MspInit+0x88>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b3e:	230c      	movs	r3, #12
 8000b40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b42:	2302      	movs	r3, #2
 8000b44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4a:	2303      	movs	r3, #3
 8000b4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b4e:	2307      	movs	r3, #7
 8000b50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b52:	f107 0314 	add.w	r3, r7, #20
 8000b56:	4619      	mov	r1, r3
 8000b58:	4805      	ldr	r0, [pc, #20]	; (8000b70 <HAL_UART_MspInit+0x8c>)
 8000b5a:	f000 fa8d 	bl	8001078 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b5e:	bf00      	nop
 8000b60:	3728      	adds	r7, #40	; 0x28
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40004400 	.word	0x40004400
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40020000 	.word	0x40020000

08000b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b78:	bf00      	nop
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b86:	e7fe      	b.n	8000b86 <HardFault_Handler+0x4>

08000b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <MemManage_Handler+0x4>

08000b8e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b92:	e7fe      	b.n	8000b92 <BusFault_Handler+0x4>

08000b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b98:	e7fe      	b.n	8000b98 <UsageFault_Handler+0x4>

08000b9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc8:	f000 f92e 	bl	8000e28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bcc:	bf00      	nop
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bdc:	2300      	movs	r3, #0
 8000bde:	617b      	str	r3, [r7, #20]
 8000be0:	e00a      	b.n	8000bf8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000be2:	f3af 8000 	nop.w
 8000be6:	4601      	mov	r1, r0
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	1c5a      	adds	r2, r3, #1
 8000bec:	60ba      	str	r2, [r7, #8]
 8000bee:	b2ca      	uxtb	r2, r1
 8000bf0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	617b      	str	r3, [r7, #20]
 8000bf8:	697a      	ldr	r2, [r7, #20]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	429a      	cmp	r2, r3
 8000bfe:	dbf0      	blt.n	8000be2 <_read+0x12>
	}

return len;
 8000c00:	687b      	ldr	r3, [r7, #4]
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3718      	adds	r7, #24
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}

08000c0a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c0a:	b580      	push	{r7, lr}
 8000c0c:	b086      	sub	sp, #24
 8000c0e:	af00      	add	r7, sp, #0
 8000c10:	60f8      	str	r0, [r7, #12]
 8000c12:	60b9      	str	r1, [r7, #8]
 8000c14:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
 8000c1a:	e009      	b.n	8000c30 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	1c5a      	adds	r2, r3, #1
 8000c20:	60ba      	str	r2, [r7, #8]
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff fe53 	bl	80008d0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	697a      	ldr	r2, [r7, #20]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	dbf1      	blt.n	8000c1c <_write+0x12>
	}
	return len;
 8000c38:	687b      	ldr	r3, [r7, #4]
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3718      	adds	r7, #24
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <_close>:

int _close(int file)
{
 8000c42:	b480      	push	{r7}
 8000c44:	b083      	sub	sp, #12
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
	return -1;
 8000c4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr

08000c5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	b083      	sub	sp, #12
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	6078      	str	r0, [r7, #4]
 8000c62:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c6a:	605a      	str	r2, [r3, #4]
	return 0;
 8000c6c:	2300      	movs	r3, #0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr

08000c7a <_isatty>:

int _isatty(int file)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	b083      	sub	sp, #12
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	6078      	str	r0, [r7, #4]
	return 1;
 8000c82:	2301      	movs	r3, #1
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
	return 0;
 8000c9c:	2300      	movs	r3, #0
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	3714      	adds	r7, #20
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
	...

08000cac <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b084      	sub	sp, #16
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000cb4:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <_sbrk+0x50>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d102      	bne.n	8000cc2 <_sbrk+0x16>
		heap_end = &end;
 8000cbc:	4b0f      	ldr	r3, [pc, #60]	; (8000cfc <_sbrk+0x50>)
 8000cbe:	4a10      	ldr	r2, [pc, #64]	; (8000d00 <_sbrk+0x54>)
 8000cc0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000cc2:	4b0e      	ldr	r3, [pc, #56]	; (8000cfc <_sbrk+0x50>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000cc8:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <_sbrk+0x50>)
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4413      	add	r3, r2
 8000cd0:	466a      	mov	r2, sp
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d907      	bls.n	8000ce6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000cd6:	f001 fd53 	bl	8002780 <__errno>
 8000cda:	4602      	mov	r2, r0
 8000cdc:	230c      	movs	r3, #12
 8000cde:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000ce0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ce4:	e006      	b.n	8000cf4 <_sbrk+0x48>
	}

	heap_end += incr;
 8000ce6:	4b05      	ldr	r3, [pc, #20]	; (8000cfc <_sbrk+0x50>)
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4413      	add	r3, r2
 8000cee:	4a03      	ldr	r2, [pc, #12]	; (8000cfc <_sbrk+0x50>)
 8000cf0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3710      	adds	r7, #16
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	2000008c 	.word	0x2000008c
 8000d00:	20000100 	.word	0x20000100

08000d04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d08:	4b08      	ldr	r3, [pc, #32]	; (8000d2c <SystemInit+0x28>)
 8000d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d0e:	4a07      	ldr	r2, [pc, #28]	; (8000d2c <SystemInit+0x28>)
 8000d10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d18:	4b04      	ldr	r3, [pc, #16]	; (8000d2c <SystemInit+0x28>)
 8000d1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d1e:	609a      	str	r2, [r3, #8]
#endif
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	e000ed00 	.word	0xe000ed00

08000d30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d68 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000d34:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000d36:	e003      	b.n	8000d40 <LoopCopyDataInit>

08000d38 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000d38:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000d3a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000d3c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000d3e:	3104      	adds	r1, #4

08000d40 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000d40:	480b      	ldr	r0, [pc, #44]	; (8000d70 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000d42:	4b0c      	ldr	r3, [pc, #48]	; (8000d74 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000d44:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000d46:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000d48:	d3f6      	bcc.n	8000d38 <CopyDataInit>
  ldr  r2, =_sbss
 8000d4a:	4a0b      	ldr	r2, [pc, #44]	; (8000d78 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000d4c:	e002      	b.n	8000d54 <LoopFillZerobss>

08000d4e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000d4e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000d50:	f842 3b04 	str.w	r3, [r2], #4

08000d54 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000d54:	4b09      	ldr	r3, [pc, #36]	; (8000d7c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000d56:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000d58:	d3f9      	bcc.n	8000d4e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d5a:	f7ff ffd3 	bl	8000d04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d5e:	f001 fd15 	bl	800278c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d62:	f7ff fd1f 	bl	80007a4 <main>
  bx  lr    
 8000d66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d68:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000d6c:	08003754 	.word	0x08003754
  ldr  r0, =_sdata
 8000d70:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000d74:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000d78:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000d7c:	20000100 	.word	0x20000100

08000d80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d80:	e7fe      	b.n	8000d80 <ADC_IRQHandler>
	...

08000d84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d88:	4b0e      	ldr	r3, [pc, #56]	; (8000dc4 <HAL_Init+0x40>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a0d      	ldr	r2, [pc, #52]	; (8000dc4 <HAL_Init+0x40>)
 8000d8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d94:	4b0b      	ldr	r3, [pc, #44]	; (8000dc4 <HAL_Init+0x40>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a0a      	ldr	r2, [pc, #40]	; (8000dc4 <HAL_Init+0x40>)
 8000d9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000da0:	4b08      	ldr	r3, [pc, #32]	; (8000dc4 <HAL_Init+0x40>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a07      	ldr	r2, [pc, #28]	; (8000dc4 <HAL_Init+0x40>)
 8000da6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000daa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dac:	2003      	movs	r0, #3
 8000dae:	f000 f92f 	bl	8001010 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000db2:	2000      	movs	r0, #0
 8000db4:	f000 f808 	bl	8000dc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000db8:	f7ff fe6c 	bl	8000a94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40023c00 	.word	0x40023c00

08000dc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dd0:	4b12      	ldr	r3, [pc, #72]	; (8000e1c <HAL_InitTick+0x54>)
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	4b12      	ldr	r3, [pc, #72]	; (8000e20 <HAL_InitTick+0x58>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	4619      	mov	r1, r3
 8000dda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dde:	fbb3 f3f1 	udiv	r3, r3, r1
 8000de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 f939 	bl	800105e <HAL_SYSTICK_Config>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	e00e      	b.n	8000e14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2b0f      	cmp	r3, #15
 8000dfa:	d80a      	bhi.n	8000e12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	6879      	ldr	r1, [r7, #4]
 8000e00:	f04f 30ff 	mov.w	r0, #4294967295
 8000e04:	f000 f90f 	bl	8001026 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e08:	4a06      	ldr	r2, [pc, #24]	; (8000e24 <HAL_InitTick+0x5c>)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e000      	b.n	8000e14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000000 	.word	0x20000000
 8000e20:	20000008 	.word	0x20000008
 8000e24:	20000004 	.word	0x20000004

08000e28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e2c:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <HAL_IncTick+0x20>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	461a      	mov	r2, r3
 8000e32:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <HAL_IncTick+0x24>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4413      	add	r3, r2
 8000e38:	4a04      	ldr	r2, [pc, #16]	; (8000e4c <HAL_IncTick+0x24>)
 8000e3a:	6013      	str	r3, [r2, #0]
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	20000008 	.word	0x20000008
 8000e4c:	200000f8 	.word	0x200000f8

08000e50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  return uwTick;
 8000e54:	4b03      	ldr	r3, [pc, #12]	; (8000e64 <HAL_GetTick+0x14>)
 8000e56:	681b      	ldr	r3, [r3, #0]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	200000f8 	.word	0x200000f8

08000e68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e70:	f7ff ffee 	bl	8000e50 <HAL_GetTick>
 8000e74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e80:	d005      	beq.n	8000e8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e82:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <HAL_Delay+0x40>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	461a      	mov	r2, r3
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e8e:	bf00      	nop
 8000e90:	f7ff ffde 	bl	8000e50 <HAL_GetTick>
 8000e94:	4602      	mov	r2, r0
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	1ad3      	subs	r3, r2, r3
 8000e9a:	68fa      	ldr	r2, [r7, #12]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	d8f7      	bhi.n	8000e90 <HAL_Delay+0x28>
  {
  }
}
 8000ea0:	bf00      	nop
 8000ea2:	3710      	adds	r7, #16
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	20000008 	.word	0x20000008

08000eac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f003 0307 	and.w	r3, r3, #7
 8000eba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ec2:	68ba      	ldr	r2, [r7, #8]
 8000ec4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ec8:	4013      	ands	r3, r2
 8000eca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ed4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ed8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ede:	4a04      	ldr	r2, [pc, #16]	; (8000ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	60d3      	str	r3, [r2, #12]
}
 8000ee4:	bf00      	nop
 8000ee6:	3714      	adds	r7, #20
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	e000ed00 	.word	0xe000ed00

08000ef4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ef8:	4b04      	ldr	r3, [pc, #16]	; (8000f0c <__NVIC_GetPriorityGrouping+0x18>)
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	0a1b      	lsrs	r3, r3, #8
 8000efe:	f003 0307 	and.w	r3, r3, #7
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	6039      	str	r1, [r7, #0]
 8000f1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	db0a      	blt.n	8000f3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	b2da      	uxtb	r2, r3
 8000f28:	490c      	ldr	r1, [pc, #48]	; (8000f5c <__NVIC_SetPriority+0x4c>)
 8000f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2e:	0112      	lsls	r2, r2, #4
 8000f30:	b2d2      	uxtb	r2, r2
 8000f32:	440b      	add	r3, r1
 8000f34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f38:	e00a      	b.n	8000f50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	b2da      	uxtb	r2, r3
 8000f3e:	4908      	ldr	r1, [pc, #32]	; (8000f60 <__NVIC_SetPriority+0x50>)
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	f003 030f 	and.w	r3, r3, #15
 8000f46:	3b04      	subs	r3, #4
 8000f48:	0112      	lsls	r2, r2, #4
 8000f4a:	b2d2      	uxtb	r2, r2
 8000f4c:	440b      	add	r3, r1
 8000f4e:	761a      	strb	r2, [r3, #24]
}
 8000f50:	bf00      	nop
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	e000e100 	.word	0xe000e100
 8000f60:	e000ed00 	.word	0xe000ed00

08000f64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b089      	sub	sp, #36	; 0x24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	f003 0307 	and.w	r3, r3, #7
 8000f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	f1c3 0307 	rsb	r3, r3, #7
 8000f7e:	2b04      	cmp	r3, #4
 8000f80:	bf28      	it	cs
 8000f82:	2304      	movcs	r3, #4
 8000f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	3304      	adds	r3, #4
 8000f8a:	2b06      	cmp	r3, #6
 8000f8c:	d902      	bls.n	8000f94 <NVIC_EncodePriority+0x30>
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	3b03      	subs	r3, #3
 8000f92:	e000      	b.n	8000f96 <NVIC_EncodePriority+0x32>
 8000f94:	2300      	movs	r3, #0
 8000f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f98:	f04f 32ff 	mov.w	r2, #4294967295
 8000f9c:	69bb      	ldr	r3, [r7, #24]
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43da      	mvns	r2, r3
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	401a      	ands	r2, r3
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fac:	f04f 31ff 	mov.w	r1, #4294967295
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb6:	43d9      	mvns	r1, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fbc:	4313      	orrs	r3, r2
         );
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3724      	adds	r7, #36	; 0x24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
	...

08000fcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	3b01      	subs	r3, #1
 8000fd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fdc:	d301      	bcc.n	8000fe2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e00f      	b.n	8001002 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fe2:	4a0a      	ldr	r2, [pc, #40]	; (800100c <SysTick_Config+0x40>)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fea:	210f      	movs	r1, #15
 8000fec:	f04f 30ff 	mov.w	r0, #4294967295
 8000ff0:	f7ff ff8e 	bl	8000f10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ff4:	4b05      	ldr	r3, [pc, #20]	; (800100c <SysTick_Config+0x40>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ffa:	4b04      	ldr	r3, [pc, #16]	; (800100c <SysTick_Config+0x40>)
 8000ffc:	2207      	movs	r2, #7
 8000ffe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	e000e010 	.word	0xe000e010

08001010 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f7ff ff47 	bl	8000eac <__NVIC_SetPriorityGrouping>
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001026:	b580      	push	{r7, lr}
 8001028:	b086      	sub	sp, #24
 800102a:	af00      	add	r7, sp, #0
 800102c:	4603      	mov	r3, r0
 800102e:	60b9      	str	r1, [r7, #8]
 8001030:	607a      	str	r2, [r7, #4]
 8001032:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001038:	f7ff ff5c 	bl	8000ef4 <__NVIC_GetPriorityGrouping>
 800103c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800103e:	687a      	ldr	r2, [r7, #4]
 8001040:	68b9      	ldr	r1, [r7, #8]
 8001042:	6978      	ldr	r0, [r7, #20]
 8001044:	f7ff ff8e 	bl	8000f64 <NVIC_EncodePriority>
 8001048:	4602      	mov	r2, r0
 800104a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800104e:	4611      	mov	r1, r2
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff ff5d 	bl	8000f10 <__NVIC_SetPriority>
}
 8001056:	bf00      	nop
 8001058:	3718      	adds	r7, #24
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b082      	sub	sp, #8
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f7ff ffb0 	bl	8000fcc <SysTick_Config>
 800106c:	4603      	mov	r3, r0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001078:	b480      	push	{r7}
 800107a:	b089      	sub	sp, #36	; 0x24
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001082:	2300      	movs	r3, #0
 8001084:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001086:	2300      	movs	r3, #0
 8001088:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800108a:	2300      	movs	r3, #0
 800108c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800108e:	2300      	movs	r3, #0
 8001090:	61fb      	str	r3, [r7, #28]
 8001092:	e165      	b.n	8001360 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001094:	2201      	movs	r2, #1
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	697a      	ldr	r2, [r7, #20]
 80010a4:	4013      	ands	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010a8:	693a      	ldr	r2, [r7, #16]
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	f040 8154 	bne.w	800135a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d00b      	beq.n	80010d2 <HAL_GPIO_Init+0x5a>
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d007      	beq.n	80010d2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c6:	2b11      	cmp	r3, #17
 80010c8:	d003      	beq.n	80010d2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	2b12      	cmp	r3, #18
 80010d0:	d130      	bne.n	8001134 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010d8:	69fb      	ldr	r3, [r7, #28]
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	2203      	movs	r2, #3
 80010de:	fa02 f303 	lsl.w	r3, r2, r3
 80010e2:	43db      	mvns	r3, r3
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	4013      	ands	r3, r2
 80010e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	68da      	ldr	r2, [r3, #12]
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001108:	2201      	movs	r2, #1
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	43db      	mvns	r3, r3
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	4013      	ands	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	091b      	lsrs	r3, r3, #4
 800111e:	f003 0201 	and.w	r2, r3, #1
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	4313      	orrs	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	2203      	movs	r2, #3
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	43db      	mvns	r3, r3
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	4013      	ands	r3, r2
 800114a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	689a      	ldr	r2, [r3, #8]
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	4313      	orrs	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	2b02      	cmp	r3, #2
 800116a:	d003      	beq.n	8001174 <HAL_GPIO_Init+0xfc>
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	2b12      	cmp	r3, #18
 8001172:	d123      	bne.n	80011bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	08da      	lsrs	r2, r3, #3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	3208      	adds	r2, #8
 800117c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001180:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	f003 0307 	and.w	r3, r3, #7
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	220f      	movs	r2, #15
 800118c:	fa02 f303 	lsl.w	r3, r2, r3
 8001190:	43db      	mvns	r3, r3
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4013      	ands	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	691a      	ldr	r2, [r3, #16]
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	f003 0307 	and.w	r3, r3, #7
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	08da      	lsrs	r2, r3, #3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	3208      	adds	r2, #8
 80011b6:	69b9      	ldr	r1, [r7, #24]
 80011b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	2203      	movs	r2, #3
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	43db      	mvns	r3, r3
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4013      	ands	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f003 0203 	and.w	r2, r3, #3
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	f000 80ae 	beq.w	800135a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
 8001202:	4b5c      	ldr	r3, [pc, #368]	; (8001374 <HAL_GPIO_Init+0x2fc>)
 8001204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001206:	4a5b      	ldr	r2, [pc, #364]	; (8001374 <HAL_GPIO_Init+0x2fc>)
 8001208:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800120c:	6453      	str	r3, [r2, #68]	; 0x44
 800120e:	4b59      	ldr	r3, [pc, #356]	; (8001374 <HAL_GPIO_Init+0x2fc>)
 8001210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001212:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800121a:	4a57      	ldr	r2, [pc, #348]	; (8001378 <HAL_GPIO_Init+0x300>)
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	089b      	lsrs	r3, r3, #2
 8001220:	3302      	adds	r3, #2
 8001222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001226:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	f003 0303 	and.w	r3, r3, #3
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	220f      	movs	r2, #15
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	43db      	mvns	r3, r3
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	4013      	ands	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a4e      	ldr	r2, [pc, #312]	; (800137c <HAL_GPIO_Init+0x304>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d025      	beq.n	8001292 <HAL_GPIO_Init+0x21a>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a4d      	ldr	r2, [pc, #308]	; (8001380 <HAL_GPIO_Init+0x308>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d01f      	beq.n	800128e <HAL_GPIO_Init+0x216>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a4c      	ldr	r2, [pc, #304]	; (8001384 <HAL_GPIO_Init+0x30c>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d019      	beq.n	800128a <HAL_GPIO_Init+0x212>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a4b      	ldr	r2, [pc, #300]	; (8001388 <HAL_GPIO_Init+0x310>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d013      	beq.n	8001286 <HAL_GPIO_Init+0x20e>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a4a      	ldr	r2, [pc, #296]	; (800138c <HAL_GPIO_Init+0x314>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d00d      	beq.n	8001282 <HAL_GPIO_Init+0x20a>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a49      	ldr	r2, [pc, #292]	; (8001390 <HAL_GPIO_Init+0x318>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d007      	beq.n	800127e <HAL_GPIO_Init+0x206>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a48      	ldr	r2, [pc, #288]	; (8001394 <HAL_GPIO_Init+0x31c>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d101      	bne.n	800127a <HAL_GPIO_Init+0x202>
 8001276:	2306      	movs	r3, #6
 8001278:	e00c      	b.n	8001294 <HAL_GPIO_Init+0x21c>
 800127a:	2307      	movs	r3, #7
 800127c:	e00a      	b.n	8001294 <HAL_GPIO_Init+0x21c>
 800127e:	2305      	movs	r3, #5
 8001280:	e008      	b.n	8001294 <HAL_GPIO_Init+0x21c>
 8001282:	2304      	movs	r3, #4
 8001284:	e006      	b.n	8001294 <HAL_GPIO_Init+0x21c>
 8001286:	2303      	movs	r3, #3
 8001288:	e004      	b.n	8001294 <HAL_GPIO_Init+0x21c>
 800128a:	2302      	movs	r3, #2
 800128c:	e002      	b.n	8001294 <HAL_GPIO_Init+0x21c>
 800128e:	2301      	movs	r3, #1
 8001290:	e000      	b.n	8001294 <HAL_GPIO_Init+0x21c>
 8001292:	2300      	movs	r3, #0
 8001294:	69fa      	ldr	r2, [r7, #28]
 8001296:	f002 0203 	and.w	r2, r2, #3
 800129a:	0092      	lsls	r2, r2, #2
 800129c:	4093      	lsls	r3, r2
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012a4:	4934      	ldr	r1, [pc, #208]	; (8001378 <HAL_GPIO_Init+0x300>)
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	089b      	lsrs	r3, r3, #2
 80012aa:	3302      	adds	r3, #2
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012b2:	4b39      	ldr	r3, [pc, #228]	; (8001398 <HAL_GPIO_Init+0x320>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	43db      	mvns	r3, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4013      	ands	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d003      	beq.n	80012d6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80012ce:	69ba      	ldr	r2, [r7, #24]
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012d6:	4a30      	ldr	r2, [pc, #192]	; (8001398 <HAL_GPIO_Init+0x320>)
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80012dc:	4b2e      	ldr	r3, [pc, #184]	; (8001398 <HAL_GPIO_Init+0x320>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	43db      	mvns	r3, r3
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	4013      	ands	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d003      	beq.n	8001300 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001300:	4a25      	ldr	r2, [pc, #148]	; (8001398 <HAL_GPIO_Init+0x320>)
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001306:	4b24      	ldr	r3, [pc, #144]	; (8001398 <HAL_GPIO_Init+0x320>)
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	43db      	mvns	r3, r3
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	4013      	ands	r3, r2
 8001314:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d003      	beq.n	800132a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001322:	69ba      	ldr	r2, [r7, #24]
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	4313      	orrs	r3, r2
 8001328:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800132a:	4a1b      	ldr	r2, [pc, #108]	; (8001398 <HAL_GPIO_Init+0x320>)
 800132c:	69bb      	ldr	r3, [r7, #24]
 800132e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001330:	4b19      	ldr	r3, [pc, #100]	; (8001398 <HAL_GPIO_Init+0x320>)
 8001332:	68db      	ldr	r3, [r3, #12]
 8001334:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	43db      	mvns	r3, r3
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	4013      	ands	r3, r2
 800133e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001348:	2b00      	cmp	r3, #0
 800134a:	d003      	beq.n	8001354 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800134c:	69ba      	ldr	r2, [r7, #24]
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	4313      	orrs	r3, r2
 8001352:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001354:	4a10      	ldr	r2, [pc, #64]	; (8001398 <HAL_GPIO_Init+0x320>)
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	3301      	adds	r3, #1
 800135e:	61fb      	str	r3, [r7, #28]
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	2b0f      	cmp	r3, #15
 8001364:	f67f ae96 	bls.w	8001094 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001368:	bf00      	nop
 800136a:	3724      	adds	r7, #36	; 0x24
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr
 8001374:	40023800 	.word	0x40023800
 8001378:	40013800 	.word	0x40013800
 800137c:	40020000 	.word	0x40020000
 8001380:	40020400 	.word	0x40020400
 8001384:	40020800 	.word	0x40020800
 8001388:	40020c00 	.word	0x40020c00
 800138c:	40021000 	.word	0x40021000
 8001390:	40021400 	.word	0x40021400
 8001394:	40021800 	.word	0x40021800
 8001398:	40013c00 	.word	0x40013c00

0800139c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	460b      	mov	r3, r1
 80013a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	691a      	ldr	r2, [r3, #16]
 80013ac:	887b      	ldrh	r3, [r7, #2]
 80013ae:	4013      	ands	r3, r2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d002      	beq.n	80013ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80013b4:	2301      	movs	r3, #1
 80013b6:	73fb      	strb	r3, [r7, #15]
 80013b8:	e001      	b.n	80013be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013ba:	2300      	movs	r3, #0
 80013bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80013be:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3714      	adds	r7, #20
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	460b      	mov	r3, r1
 80013d6:	807b      	strh	r3, [r7, #2]
 80013d8:	4613      	mov	r3, r2
 80013da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013dc:	787b      	ldrb	r3, [r7, #1]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d003      	beq.n	80013ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013e2:	887a      	ldrh	r2, [r7, #2]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013e8:	e003      	b.n	80013f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013ea:	887b      	ldrh	r3, [r7, #2]
 80013ec:	041a      	lsls	r2, r3, #16
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	619a      	str	r2, [r3, #24]
}
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
	...

08001400 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d101      	bne.n	8001414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e0cc      	b.n	80015ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001414:	4b68      	ldr	r3, [pc, #416]	; (80015b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 030f 	and.w	r3, r3, #15
 800141c:	683a      	ldr	r2, [r7, #0]
 800141e:	429a      	cmp	r2, r3
 8001420:	d90c      	bls.n	800143c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001422:	4b65      	ldr	r3, [pc, #404]	; (80015b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001424:	683a      	ldr	r2, [r7, #0]
 8001426:	b2d2      	uxtb	r2, r2
 8001428:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800142a:	4b63      	ldr	r3, [pc, #396]	; (80015b8 <HAL_RCC_ClockConfig+0x1b8>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 030f 	and.w	r3, r3, #15
 8001432:	683a      	ldr	r2, [r7, #0]
 8001434:	429a      	cmp	r2, r3
 8001436:	d001      	beq.n	800143c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e0b8      	b.n	80015ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0302 	and.w	r3, r3, #2
 8001444:	2b00      	cmp	r3, #0
 8001446:	d020      	beq.n	800148a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0304 	and.w	r3, r3, #4
 8001450:	2b00      	cmp	r3, #0
 8001452:	d005      	beq.n	8001460 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001454:	4b59      	ldr	r3, [pc, #356]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	4a58      	ldr	r2, [pc, #352]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 800145a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800145e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f003 0308 	and.w	r3, r3, #8
 8001468:	2b00      	cmp	r3, #0
 800146a:	d005      	beq.n	8001478 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800146c:	4b53      	ldr	r3, [pc, #332]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	4a52      	ldr	r2, [pc, #328]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 8001472:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001476:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001478:	4b50      	ldr	r3, [pc, #320]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	494d      	ldr	r1, [pc, #308]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 8001486:	4313      	orrs	r3, r2
 8001488:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	2b00      	cmp	r3, #0
 8001494:	d044      	beq.n	8001520 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	2b01      	cmp	r3, #1
 800149c:	d107      	bne.n	80014ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800149e:	4b47      	ldr	r3, [pc, #284]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d119      	bne.n	80014de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e07f      	b.n	80015ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d003      	beq.n	80014be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014ba:	2b03      	cmp	r3, #3
 80014bc:	d107      	bne.n	80014ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014be:	4b3f      	ldr	r3, [pc, #252]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d109      	bne.n	80014de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e06f      	b.n	80015ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ce:	4b3b      	ldr	r3, [pc, #236]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d101      	bne.n	80014de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e067      	b.n	80015ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014de:	4b37      	ldr	r3, [pc, #220]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	f023 0203 	bic.w	r2, r3, #3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	4934      	ldr	r1, [pc, #208]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 80014ec:	4313      	orrs	r3, r2
 80014ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014f0:	f7ff fcae 	bl	8000e50 <HAL_GetTick>
 80014f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014f6:	e00a      	b.n	800150e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014f8:	f7ff fcaa 	bl	8000e50 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	f241 3288 	movw	r2, #5000	; 0x1388
 8001506:	4293      	cmp	r3, r2
 8001508:	d901      	bls.n	800150e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e04f      	b.n	80015ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800150e:	4b2b      	ldr	r3, [pc, #172]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	f003 020c 	and.w	r2, r3, #12
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	429a      	cmp	r2, r3
 800151e:	d1eb      	bne.n	80014f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001520:	4b25      	ldr	r3, [pc, #148]	; (80015b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 030f 	and.w	r3, r3, #15
 8001528:	683a      	ldr	r2, [r7, #0]
 800152a:	429a      	cmp	r2, r3
 800152c:	d20c      	bcs.n	8001548 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800152e:	4b22      	ldr	r3, [pc, #136]	; (80015b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001530:	683a      	ldr	r2, [r7, #0]
 8001532:	b2d2      	uxtb	r2, r2
 8001534:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001536:	4b20      	ldr	r3, [pc, #128]	; (80015b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 030f 	and.w	r3, r3, #15
 800153e:	683a      	ldr	r2, [r7, #0]
 8001540:	429a      	cmp	r2, r3
 8001542:	d001      	beq.n	8001548 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	e032      	b.n	80015ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	2b00      	cmp	r3, #0
 8001552:	d008      	beq.n	8001566 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001554:	4b19      	ldr	r3, [pc, #100]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	4916      	ldr	r1, [pc, #88]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 8001562:	4313      	orrs	r3, r2
 8001564:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 0308 	and.w	r3, r3, #8
 800156e:	2b00      	cmp	r3, #0
 8001570:	d009      	beq.n	8001586 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001572:	4b12      	ldr	r3, [pc, #72]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	490e      	ldr	r1, [pc, #56]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 8001582:	4313      	orrs	r3, r2
 8001584:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001586:	f000 f855 	bl	8001634 <HAL_RCC_GetSysClockFreq>
 800158a:	4601      	mov	r1, r0
 800158c:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <HAL_RCC_ClockConfig+0x1bc>)
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	091b      	lsrs	r3, r3, #4
 8001592:	f003 030f 	and.w	r3, r3, #15
 8001596:	4a0a      	ldr	r2, [pc, #40]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001598:	5cd3      	ldrb	r3, [r2, r3]
 800159a:	fa21 f303 	lsr.w	r3, r1, r3
 800159e:	4a09      	ldr	r2, [pc, #36]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 80015a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80015a2:	4b09      	ldr	r3, [pc, #36]	; (80015c8 <HAL_RCC_ClockConfig+0x1c8>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fc0e 	bl	8000dc8 <HAL_InitTick>

  return HAL_OK;
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40023c00 	.word	0x40023c00
 80015bc:	40023800 	.word	0x40023800
 80015c0:	08003694 	.word	0x08003694
 80015c4:	20000000 	.word	0x20000000
 80015c8:	20000004 	.word	0x20000004

080015cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015d0:	4b03      	ldr	r3, [pc, #12]	; (80015e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80015d2:	681b      	ldr	r3, [r3, #0]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	20000000 	.word	0x20000000

080015e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80015e8:	f7ff fff0 	bl	80015cc <HAL_RCC_GetHCLKFreq>
 80015ec:	4601      	mov	r1, r0
 80015ee:	4b05      	ldr	r3, [pc, #20]	; (8001604 <HAL_RCC_GetPCLK1Freq+0x20>)
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	0a9b      	lsrs	r3, r3, #10
 80015f4:	f003 0307 	and.w	r3, r3, #7
 80015f8:	4a03      	ldr	r2, [pc, #12]	; (8001608 <HAL_RCC_GetPCLK1Freq+0x24>)
 80015fa:	5cd3      	ldrb	r3, [r2, r3]
 80015fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001600:	4618      	mov	r0, r3
 8001602:	bd80      	pop	{r7, pc}
 8001604:	40023800 	.word	0x40023800
 8001608:	080036a4 	.word	0x080036a4

0800160c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001610:	f7ff ffdc 	bl	80015cc <HAL_RCC_GetHCLKFreq>
 8001614:	4601      	mov	r1, r0
 8001616:	4b05      	ldr	r3, [pc, #20]	; (800162c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	0b5b      	lsrs	r3, r3, #13
 800161c:	f003 0307 	and.w	r3, r3, #7
 8001620:	4a03      	ldr	r2, [pc, #12]	; (8001630 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001622:	5cd3      	ldrb	r3, [r2, r3]
 8001624:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001628:	4618      	mov	r0, r3
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40023800 	.word	0x40023800
 8001630:	080036a4 	.word	0x080036a4

08001634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001636:	b087      	sub	sp, #28
 8001638:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800163e:	2300      	movs	r3, #0
 8001640:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8001642:	2300      	movs	r3, #0
 8001644:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8001646:	2300      	movs	r3, #0
 8001648:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800164a:	2300      	movs	r3, #0
 800164c:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800164e:	4bc6      	ldr	r3, [pc, #792]	; (8001968 <HAL_RCC_GetSysClockFreq+0x334>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f003 030c 	and.w	r3, r3, #12
 8001656:	2b0c      	cmp	r3, #12
 8001658:	f200 817e 	bhi.w	8001958 <HAL_RCC_GetSysClockFreq+0x324>
 800165c:	a201      	add	r2, pc, #4	; (adr r2, 8001664 <HAL_RCC_GetSysClockFreq+0x30>)
 800165e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001662:	bf00      	nop
 8001664:	08001699 	.word	0x08001699
 8001668:	08001959 	.word	0x08001959
 800166c:	08001959 	.word	0x08001959
 8001670:	08001959 	.word	0x08001959
 8001674:	0800169f 	.word	0x0800169f
 8001678:	08001959 	.word	0x08001959
 800167c:	08001959 	.word	0x08001959
 8001680:	08001959 	.word	0x08001959
 8001684:	080016a5 	.word	0x080016a5
 8001688:	08001959 	.word	0x08001959
 800168c:	08001959 	.word	0x08001959
 8001690:	08001959 	.word	0x08001959
 8001694:	08001801 	.word	0x08001801
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001698:	4bb4      	ldr	r3, [pc, #720]	; (800196c <HAL_RCC_GetSysClockFreq+0x338>)
 800169a:	613b      	str	r3, [r7, #16]
       break;
 800169c:	e15f      	b.n	800195e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800169e:	4bb4      	ldr	r3, [pc, #720]	; (8001970 <HAL_RCC_GetSysClockFreq+0x33c>)
 80016a0:	613b      	str	r3, [r7, #16]
      break;
 80016a2:	e15c      	b.n	800195e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016a4:	4bb0      	ldr	r3, [pc, #704]	; (8001968 <HAL_RCC_GetSysClockFreq+0x334>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016ac:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016ae:	4bae      	ldr	r3, [pc, #696]	; (8001968 <HAL_RCC_GetSysClockFreq+0x334>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d04a      	beq.n	8001750 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016ba:	4bab      	ldr	r3, [pc, #684]	; (8001968 <HAL_RCC_GetSysClockFreq+0x334>)
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	099b      	lsrs	r3, r3, #6
 80016c0:	f04f 0400 	mov.w	r4, #0
 80016c4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80016c8:	f04f 0200 	mov.w	r2, #0
 80016cc:	ea03 0501 	and.w	r5, r3, r1
 80016d0:	ea04 0602 	and.w	r6, r4, r2
 80016d4:	4629      	mov	r1, r5
 80016d6:	4632      	mov	r2, r6
 80016d8:	f04f 0300 	mov.w	r3, #0
 80016dc:	f04f 0400 	mov.w	r4, #0
 80016e0:	0154      	lsls	r4, r2, #5
 80016e2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80016e6:	014b      	lsls	r3, r1, #5
 80016e8:	4619      	mov	r1, r3
 80016ea:	4622      	mov	r2, r4
 80016ec:	1b49      	subs	r1, r1, r5
 80016ee:	eb62 0206 	sbc.w	r2, r2, r6
 80016f2:	f04f 0300 	mov.w	r3, #0
 80016f6:	f04f 0400 	mov.w	r4, #0
 80016fa:	0194      	lsls	r4, r2, #6
 80016fc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001700:	018b      	lsls	r3, r1, #6
 8001702:	1a5b      	subs	r3, r3, r1
 8001704:	eb64 0402 	sbc.w	r4, r4, r2
 8001708:	f04f 0100 	mov.w	r1, #0
 800170c:	f04f 0200 	mov.w	r2, #0
 8001710:	00e2      	lsls	r2, r4, #3
 8001712:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001716:	00d9      	lsls	r1, r3, #3
 8001718:	460b      	mov	r3, r1
 800171a:	4614      	mov	r4, r2
 800171c:	195b      	adds	r3, r3, r5
 800171e:	eb44 0406 	adc.w	r4, r4, r6
 8001722:	f04f 0100 	mov.w	r1, #0
 8001726:	f04f 0200 	mov.w	r2, #0
 800172a:	0262      	lsls	r2, r4, #9
 800172c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001730:	0259      	lsls	r1, r3, #9
 8001732:	460b      	mov	r3, r1
 8001734:	4614      	mov	r4, r2
 8001736:	4618      	mov	r0, r3
 8001738:	4621      	mov	r1, r4
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	f04f 0400 	mov.w	r4, #0
 8001740:	461a      	mov	r2, r3
 8001742:	4623      	mov	r3, r4
 8001744:	f7fe fdb4 	bl	80002b0 <__aeabi_uldivmod>
 8001748:	4603      	mov	r3, r0
 800174a:	460c      	mov	r4, r1
 800174c:	617b      	str	r3, [r7, #20]
 800174e:	e049      	b.n	80017e4 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001750:	4b85      	ldr	r3, [pc, #532]	; (8001968 <HAL_RCC_GetSysClockFreq+0x334>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	099b      	lsrs	r3, r3, #6
 8001756:	f04f 0400 	mov.w	r4, #0
 800175a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800175e:	f04f 0200 	mov.w	r2, #0
 8001762:	ea03 0501 	and.w	r5, r3, r1
 8001766:	ea04 0602 	and.w	r6, r4, r2
 800176a:	4629      	mov	r1, r5
 800176c:	4632      	mov	r2, r6
 800176e:	f04f 0300 	mov.w	r3, #0
 8001772:	f04f 0400 	mov.w	r4, #0
 8001776:	0154      	lsls	r4, r2, #5
 8001778:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800177c:	014b      	lsls	r3, r1, #5
 800177e:	4619      	mov	r1, r3
 8001780:	4622      	mov	r2, r4
 8001782:	1b49      	subs	r1, r1, r5
 8001784:	eb62 0206 	sbc.w	r2, r2, r6
 8001788:	f04f 0300 	mov.w	r3, #0
 800178c:	f04f 0400 	mov.w	r4, #0
 8001790:	0194      	lsls	r4, r2, #6
 8001792:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001796:	018b      	lsls	r3, r1, #6
 8001798:	1a5b      	subs	r3, r3, r1
 800179a:	eb64 0402 	sbc.w	r4, r4, r2
 800179e:	f04f 0100 	mov.w	r1, #0
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	00e2      	lsls	r2, r4, #3
 80017a8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80017ac:	00d9      	lsls	r1, r3, #3
 80017ae:	460b      	mov	r3, r1
 80017b0:	4614      	mov	r4, r2
 80017b2:	195b      	adds	r3, r3, r5
 80017b4:	eb44 0406 	adc.w	r4, r4, r6
 80017b8:	f04f 0100 	mov.w	r1, #0
 80017bc:	f04f 0200 	mov.w	r2, #0
 80017c0:	02a2      	lsls	r2, r4, #10
 80017c2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80017c6:	0299      	lsls	r1, r3, #10
 80017c8:	460b      	mov	r3, r1
 80017ca:	4614      	mov	r4, r2
 80017cc:	4618      	mov	r0, r3
 80017ce:	4621      	mov	r1, r4
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f04f 0400 	mov.w	r4, #0
 80017d6:	461a      	mov	r2, r3
 80017d8:	4623      	mov	r3, r4
 80017da:	f7fe fd69 	bl	80002b0 <__aeabi_uldivmod>
 80017de:	4603      	mov	r3, r0
 80017e0:	460c      	mov	r4, r1
 80017e2:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80017e4:	4b60      	ldr	r3, [pc, #384]	; (8001968 <HAL_RCC_GetSysClockFreq+0x334>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	0c1b      	lsrs	r3, r3, #16
 80017ea:	f003 0303 	and.w	r3, r3, #3
 80017ee:	3301      	adds	r3, #1
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80017f4:	697a      	ldr	r2, [r7, #20]
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80017fc:	613b      	str	r3, [r7, #16]
      break;
 80017fe:	e0ae      	b.n	800195e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001800:	4b59      	ldr	r3, [pc, #356]	; (8001968 <HAL_RCC_GetSysClockFreq+0x334>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001808:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800180a:	4b57      	ldr	r3, [pc, #348]	; (8001968 <HAL_RCC_GetSysClockFreq+0x334>)
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d04a      	beq.n	80018ac <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001816:	4b54      	ldr	r3, [pc, #336]	; (8001968 <HAL_RCC_GetSysClockFreq+0x334>)
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	099b      	lsrs	r3, r3, #6
 800181c:	f04f 0400 	mov.w	r4, #0
 8001820:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	ea03 0501 	and.w	r5, r3, r1
 800182c:	ea04 0602 	and.w	r6, r4, r2
 8001830:	4629      	mov	r1, r5
 8001832:	4632      	mov	r2, r6
 8001834:	f04f 0300 	mov.w	r3, #0
 8001838:	f04f 0400 	mov.w	r4, #0
 800183c:	0154      	lsls	r4, r2, #5
 800183e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001842:	014b      	lsls	r3, r1, #5
 8001844:	4619      	mov	r1, r3
 8001846:	4622      	mov	r2, r4
 8001848:	1b49      	subs	r1, r1, r5
 800184a:	eb62 0206 	sbc.w	r2, r2, r6
 800184e:	f04f 0300 	mov.w	r3, #0
 8001852:	f04f 0400 	mov.w	r4, #0
 8001856:	0194      	lsls	r4, r2, #6
 8001858:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800185c:	018b      	lsls	r3, r1, #6
 800185e:	1a5b      	subs	r3, r3, r1
 8001860:	eb64 0402 	sbc.w	r4, r4, r2
 8001864:	f04f 0100 	mov.w	r1, #0
 8001868:	f04f 0200 	mov.w	r2, #0
 800186c:	00e2      	lsls	r2, r4, #3
 800186e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001872:	00d9      	lsls	r1, r3, #3
 8001874:	460b      	mov	r3, r1
 8001876:	4614      	mov	r4, r2
 8001878:	195b      	adds	r3, r3, r5
 800187a:	eb44 0406 	adc.w	r4, r4, r6
 800187e:	f04f 0100 	mov.w	r1, #0
 8001882:	f04f 0200 	mov.w	r2, #0
 8001886:	0262      	lsls	r2, r4, #9
 8001888:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800188c:	0259      	lsls	r1, r3, #9
 800188e:	460b      	mov	r3, r1
 8001890:	4614      	mov	r4, r2
 8001892:	4618      	mov	r0, r3
 8001894:	4621      	mov	r1, r4
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	f04f 0400 	mov.w	r4, #0
 800189c:	461a      	mov	r2, r3
 800189e:	4623      	mov	r3, r4
 80018a0:	f7fe fd06 	bl	80002b0 <__aeabi_uldivmod>
 80018a4:	4603      	mov	r3, r0
 80018a6:	460c      	mov	r4, r1
 80018a8:	617b      	str	r3, [r7, #20]
 80018aa:	e049      	b.n	8001940 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018ac:	4b2e      	ldr	r3, [pc, #184]	; (8001968 <HAL_RCC_GetSysClockFreq+0x334>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	099b      	lsrs	r3, r3, #6
 80018b2:	f04f 0400 	mov.w	r4, #0
 80018b6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80018ba:	f04f 0200 	mov.w	r2, #0
 80018be:	ea03 0501 	and.w	r5, r3, r1
 80018c2:	ea04 0602 	and.w	r6, r4, r2
 80018c6:	4629      	mov	r1, r5
 80018c8:	4632      	mov	r2, r6
 80018ca:	f04f 0300 	mov.w	r3, #0
 80018ce:	f04f 0400 	mov.w	r4, #0
 80018d2:	0154      	lsls	r4, r2, #5
 80018d4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80018d8:	014b      	lsls	r3, r1, #5
 80018da:	4619      	mov	r1, r3
 80018dc:	4622      	mov	r2, r4
 80018de:	1b49      	subs	r1, r1, r5
 80018e0:	eb62 0206 	sbc.w	r2, r2, r6
 80018e4:	f04f 0300 	mov.w	r3, #0
 80018e8:	f04f 0400 	mov.w	r4, #0
 80018ec:	0194      	lsls	r4, r2, #6
 80018ee:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80018f2:	018b      	lsls	r3, r1, #6
 80018f4:	1a5b      	subs	r3, r3, r1
 80018f6:	eb64 0402 	sbc.w	r4, r4, r2
 80018fa:	f04f 0100 	mov.w	r1, #0
 80018fe:	f04f 0200 	mov.w	r2, #0
 8001902:	00e2      	lsls	r2, r4, #3
 8001904:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001908:	00d9      	lsls	r1, r3, #3
 800190a:	460b      	mov	r3, r1
 800190c:	4614      	mov	r4, r2
 800190e:	195b      	adds	r3, r3, r5
 8001910:	eb44 0406 	adc.w	r4, r4, r6
 8001914:	f04f 0100 	mov.w	r1, #0
 8001918:	f04f 0200 	mov.w	r2, #0
 800191c:	02a2      	lsls	r2, r4, #10
 800191e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001922:	0299      	lsls	r1, r3, #10
 8001924:	460b      	mov	r3, r1
 8001926:	4614      	mov	r4, r2
 8001928:	4618      	mov	r0, r3
 800192a:	4621      	mov	r1, r4
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f04f 0400 	mov.w	r4, #0
 8001932:	461a      	mov	r2, r3
 8001934:	4623      	mov	r3, r4
 8001936:	f7fe fcbb 	bl	80002b0 <__aeabi_uldivmod>
 800193a:	4603      	mov	r3, r0
 800193c:	460c      	mov	r4, r1
 800193e:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001940:	4b09      	ldr	r3, [pc, #36]	; (8001968 <HAL_RCC_GetSysClockFreq+0x334>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	0f1b      	lsrs	r3, r3, #28
 8001946:	f003 0307 	and.w	r3, r3, #7
 800194a:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 800194c:	697a      	ldr	r2, [r7, #20]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	fbb2 f3f3 	udiv	r3, r2, r3
 8001954:	613b      	str	r3, [r7, #16]
      break;
 8001956:	e002      	b.n	800195e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001958:	4b04      	ldr	r3, [pc, #16]	; (800196c <HAL_RCC_GetSysClockFreq+0x338>)
 800195a:	613b      	str	r3, [r7, #16]
      break;
 800195c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800195e:	693b      	ldr	r3, [r7, #16]
}
 8001960:	4618      	mov	r0, r3
 8001962:	371c      	adds	r7, #28
 8001964:	46bd      	mov	sp, r7
 8001966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001968:	40023800 	.word	0x40023800
 800196c:	00f42400 	.word	0x00f42400
 8001970:	007a1200 	.word	0x007a1200

08001974 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800197c:	2300      	movs	r3, #0
 800197e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0301 	and.w	r3, r3, #1
 8001988:	2b00      	cmp	r3, #0
 800198a:	f000 8083 	beq.w	8001a94 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800198e:	4b95      	ldr	r3, [pc, #596]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f003 030c 	and.w	r3, r3, #12
 8001996:	2b04      	cmp	r3, #4
 8001998:	d019      	beq.n	80019ce <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800199a:	4b92      	ldr	r3, [pc, #584]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80019a2:	2b08      	cmp	r3, #8
 80019a4:	d106      	bne.n	80019b4 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80019a6:	4b8f      	ldr	r3, [pc, #572]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019b2:	d00c      	beq.n	80019ce <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019b4:	4b8b      	ldr	r3, [pc, #556]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80019bc:	2b0c      	cmp	r3, #12
 80019be:	d112      	bne.n	80019e6 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019c0:	4b88      	ldr	r3, [pc, #544]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019cc:	d10b      	bne.n	80019e6 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019ce:	4b85      	ldr	r3, [pc, #532]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d05b      	beq.n	8001a92 <HAL_RCC_OscConfig+0x11e>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d157      	bne.n	8001a92 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e216      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019ee:	d106      	bne.n	80019fe <HAL_RCC_OscConfig+0x8a>
 80019f0:	4b7c      	ldr	r3, [pc, #496]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a7b      	ldr	r2, [pc, #492]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 80019f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019fa:	6013      	str	r3, [r2, #0]
 80019fc:	e01d      	b.n	8001a3a <HAL_RCC_OscConfig+0xc6>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a06:	d10c      	bne.n	8001a22 <HAL_RCC_OscConfig+0xae>
 8001a08:	4b76      	ldr	r3, [pc, #472]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a75      	ldr	r2, [pc, #468]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001a0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a12:	6013      	str	r3, [r2, #0]
 8001a14:	4b73      	ldr	r3, [pc, #460]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a72      	ldr	r2, [pc, #456]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001a1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a1e:	6013      	str	r3, [r2, #0]
 8001a20:	e00b      	b.n	8001a3a <HAL_RCC_OscConfig+0xc6>
 8001a22:	4b70      	ldr	r3, [pc, #448]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a6f      	ldr	r2, [pc, #444]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001a28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a2c:	6013      	str	r3, [r2, #0]
 8001a2e:	4b6d      	ldr	r3, [pc, #436]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a6c      	ldr	r2, [pc, #432]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001a34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a38:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d013      	beq.n	8001a6a <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a42:	f7ff fa05 	bl	8000e50 <HAL_GetTick>
 8001a46:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a48:	e008      	b.n	8001a5c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a4a:	f7ff fa01 	bl	8000e50 <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	2b64      	cmp	r3, #100	; 0x64
 8001a56:	d901      	bls.n	8001a5c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e1db      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a5c:	4b61      	ldr	r3, [pc, #388]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d0f0      	beq.n	8001a4a <HAL_RCC_OscConfig+0xd6>
 8001a68:	e014      	b.n	8001a94 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6a:	f7ff f9f1 	bl	8000e50 <HAL_GetTick>
 8001a6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a70:	e008      	b.n	8001a84 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a72:	f7ff f9ed 	bl	8000e50 <HAL_GetTick>
 8001a76:	4602      	mov	r2, r0
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	2b64      	cmp	r3, #100	; 0x64
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e1c7      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a84:	4b57      	ldr	r3, [pc, #348]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1f0      	bne.n	8001a72 <HAL_RCC_OscConfig+0xfe>
 8001a90:	e000      	b.n	8001a94 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a92:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0302 	and.w	r3, r3, #2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d06f      	beq.n	8001b80 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001aa0:	4b50      	ldr	r3, [pc, #320]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f003 030c 	and.w	r3, r3, #12
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d017      	beq.n	8001adc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001aac:	4b4d      	ldr	r3, [pc, #308]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001ab4:	2b08      	cmp	r3, #8
 8001ab6:	d105      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ab8:	4b4a      	ldr	r3, [pc, #296]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d00b      	beq.n	8001adc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ac4:	4b47      	ldr	r3, [pc, #284]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001acc:	2b0c      	cmp	r3, #12
 8001ace:	d11c      	bne.n	8001b0a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ad0:	4b44      	ldr	r3, [pc, #272]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d116      	bne.n	8001b0a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001adc:	4b41      	ldr	r3, [pc, #260]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0302 	and.w	r3, r3, #2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d005      	beq.n	8001af4 <HAL_RCC_OscConfig+0x180>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d001      	beq.n	8001af4 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e18f      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001af4:	4b3b      	ldr	r3, [pc, #236]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	691b      	ldr	r3, [r3, #16]
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	4938      	ldr	r1, [pc, #224]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001b04:	4313      	orrs	r3, r2
 8001b06:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b08:	e03a      	b.n	8001b80 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d020      	beq.n	8001b54 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b12:	4b35      	ldr	r3, [pc, #212]	; (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001b14:	2201      	movs	r2, #1
 8001b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b18:	f7ff f99a 	bl	8000e50 <HAL_GetTick>
 8001b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b1e:	e008      	b.n	8001b32 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b20:	f7ff f996 	bl	8000e50 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d901      	bls.n	8001b32 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e170      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b32:	4b2c      	ldr	r3, [pc, #176]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d0f0      	beq.n	8001b20 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b3e:	4b29      	ldr	r3, [pc, #164]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	691b      	ldr	r3, [r3, #16]
 8001b4a:	00db      	lsls	r3, r3, #3
 8001b4c:	4925      	ldr	r1, [pc, #148]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	600b      	str	r3, [r1, #0]
 8001b52:	e015      	b.n	8001b80 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b54:	4b24      	ldr	r3, [pc, #144]	; (8001be8 <HAL_RCC_OscConfig+0x274>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b5a:	f7ff f979 	bl	8000e50 <HAL_GetTick>
 8001b5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b60:	e008      	b.n	8001b74 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b62:	f7ff f975 	bl	8000e50 <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e14f      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b74:	4b1b      	ldr	r3, [pc, #108]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0302 	and.w	r3, r3, #2
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d1f0      	bne.n	8001b62 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0308 	and.w	r3, r3, #8
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d037      	beq.n	8001bfc <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	695b      	ldr	r3, [r3, #20]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d016      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b94:	4b15      	ldr	r3, [pc, #84]	; (8001bec <HAL_RCC_OscConfig+0x278>)
 8001b96:	2201      	movs	r2, #1
 8001b98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b9a:	f7ff f959 	bl	8000e50 <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ba0:	e008      	b.n	8001bb4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ba2:	f7ff f955 	bl	8000e50 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d901      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e12f      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bb4:	4b0b      	ldr	r3, [pc, #44]	; (8001be4 <HAL_RCC_OscConfig+0x270>)
 8001bb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bb8:	f003 0302 	and.w	r3, r3, #2
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d0f0      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x22e>
 8001bc0:	e01c      	b.n	8001bfc <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bc2:	4b0a      	ldr	r3, [pc, #40]	; (8001bec <HAL_RCC_OscConfig+0x278>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc8:	f7ff f942 	bl	8000e50 <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bce:	e00f      	b.n	8001bf0 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bd0:	f7ff f93e 	bl	8000e50 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d908      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e118      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
 8001be2:	bf00      	nop
 8001be4:	40023800 	.word	0x40023800
 8001be8:	42470000 	.word	0x42470000
 8001bec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bf0:	4b8a      	ldr	r3, [pc, #552]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001bf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d1e9      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0304 	and.w	r3, r3, #4
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f000 8097 	beq.w	8001d38 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c0e:	4b83      	ldr	r3, [pc, #524]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d10f      	bne.n	8001c3a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	4b7f      	ldr	r3, [pc, #508]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	4a7e      	ldr	r2, [pc, #504]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001c24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c28:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2a:	4b7c      	ldr	r3, [pc, #496]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001c36:	2301      	movs	r3, #1
 8001c38:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c3a:	4b79      	ldr	r3, [pc, #484]	; (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d118      	bne.n	8001c78 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c46:	4b76      	ldr	r3, [pc, #472]	; (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a75      	ldr	r2, [pc, #468]	; (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c52:	f7ff f8fd 	bl	8000e50 <HAL_GetTick>
 8001c56:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c58:	e008      	b.n	8001c6c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c5a:	f7ff f8f9 	bl	8000e50 <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d901      	bls.n	8001c6c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e0d3      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c6c:	4b6c      	ldr	r3, [pc, #432]	; (8001e20 <HAL_RCC_OscConfig+0x4ac>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d0f0      	beq.n	8001c5a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d106      	bne.n	8001c8e <HAL_RCC_OscConfig+0x31a>
 8001c80:	4b66      	ldr	r3, [pc, #408]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c84:	4a65      	ldr	r2, [pc, #404]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001c86:	f043 0301 	orr.w	r3, r3, #1
 8001c8a:	6713      	str	r3, [r2, #112]	; 0x70
 8001c8c:	e01c      	b.n	8001cc8 <HAL_RCC_OscConfig+0x354>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	2b05      	cmp	r3, #5
 8001c94:	d10c      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x33c>
 8001c96:	4b61      	ldr	r3, [pc, #388]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c9a:	4a60      	ldr	r2, [pc, #384]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001c9c:	f043 0304 	orr.w	r3, r3, #4
 8001ca0:	6713      	str	r3, [r2, #112]	; 0x70
 8001ca2:	4b5e      	ldr	r3, [pc, #376]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ca6:	4a5d      	ldr	r2, [pc, #372]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6713      	str	r3, [r2, #112]	; 0x70
 8001cae:	e00b      	b.n	8001cc8 <HAL_RCC_OscConfig+0x354>
 8001cb0:	4b5a      	ldr	r3, [pc, #360]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cb4:	4a59      	ldr	r2, [pc, #356]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001cb6:	f023 0301 	bic.w	r3, r3, #1
 8001cba:	6713      	str	r3, [r2, #112]	; 0x70
 8001cbc:	4b57      	ldr	r3, [pc, #348]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cc0:	4a56      	ldr	r2, [pc, #344]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001cc2:	f023 0304 	bic.w	r3, r3, #4
 8001cc6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d015      	beq.n	8001cfc <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cd0:	f7ff f8be 	bl	8000e50 <HAL_GetTick>
 8001cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd6:	e00a      	b.n	8001cee <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cd8:	f7ff f8ba 	bl	8000e50 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e092      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cee:	4b4b      	ldr	r3, [pc, #300]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d0ee      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x364>
 8001cfa:	e014      	b.n	8001d26 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cfc:	f7ff f8a8 	bl	8000e50 <HAL_GetTick>
 8001d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d02:	e00a      	b.n	8001d1a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d04:	f7ff f8a4 	bl	8000e50 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e07c      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d1a:	4b40      	ldr	r3, [pc, #256]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1ee      	bne.n	8001d04 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d26:	7dfb      	ldrb	r3, [r7, #23]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d105      	bne.n	8001d38 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d2c:	4b3b      	ldr	r3, [pc, #236]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d30:	4a3a      	ldr	r2, [pc, #232]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001d32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d36:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d068      	beq.n	8001e12 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d40:	4b36      	ldr	r3, [pc, #216]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f003 030c 	and.w	r3, r3, #12
 8001d48:	2b08      	cmp	r3, #8
 8001d4a:	d060      	beq.n	8001e0e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d145      	bne.n	8001de0 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d54:	4b33      	ldr	r3, [pc, #204]	; (8001e24 <HAL_RCC_OscConfig+0x4b0>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d5a:	f7ff f879 	bl	8000e50 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d60:	e008      	b.n	8001d74 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d62:	f7ff f875 	bl	8000e50 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e04f      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d74:	4b29      	ldr	r3, [pc, #164]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d1f0      	bne.n	8001d62 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	69da      	ldr	r2, [r3, #28]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a1b      	ldr	r3, [r3, #32]
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8e:	019b      	lsls	r3, r3, #6
 8001d90:	431a      	orrs	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d96:	085b      	lsrs	r3, r3, #1
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	041b      	lsls	r3, r3, #16
 8001d9c:	431a      	orrs	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da2:	061b      	lsls	r3, r3, #24
 8001da4:	431a      	orrs	r2, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	071b      	lsls	r3, r3, #28
 8001dac:	491b      	ldr	r1, [pc, #108]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001dae:	4313      	orrs	r3, r2
 8001db0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001db2:	4b1c      	ldr	r3, [pc, #112]	; (8001e24 <HAL_RCC_OscConfig+0x4b0>)
 8001db4:	2201      	movs	r2, #1
 8001db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db8:	f7ff f84a 	bl	8000e50 <HAL_GetTick>
 8001dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dbe:	e008      	b.n	8001dd2 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dc0:	f7ff f846 	bl	8000e50 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d901      	bls.n	8001dd2 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	e020      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dd2:	4b12      	ldr	r3, [pc, #72]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d0f0      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x44c>
 8001dde:	e018      	b.n	8001e12 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001de0:	4b10      	ldr	r3, [pc, #64]	; (8001e24 <HAL_RCC_OscConfig+0x4b0>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de6:	f7ff f833 	bl	8000e50 <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dee:	f7ff f82f 	bl	8000e50 <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e009      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e00:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <HAL_RCC_OscConfig+0x4a8>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d1f0      	bne.n	8001dee <HAL_RCC_OscConfig+0x47a>
 8001e0c:	e001      	b.n	8001e12 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e000      	b.n	8001e14 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8001e12:	2300      	movs	r3, #0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3718      	adds	r7, #24
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40007000 	.word	0x40007000
 8001e24:	42470060 	.word	0x42470060

08001e28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d101      	bne.n	8001e3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e03f      	b.n	8001eba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d106      	bne.n	8001e54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7fe fe48 	bl	8000ae4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2224      	movs	r2, #36	; 0x24
 8001e58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68da      	ldr	r2, [r3, #12]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f000 f90b 	bl	8002088 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	691a      	ldr	r2, [r3, #16]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	695a      	ldr	r2, [r3, #20]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68da      	ldr	r2, [r3, #12]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ea0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2220      	movs	r2, #32
 8001eb4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b088      	sub	sp, #32
 8001ec6:	af02      	add	r7, sp, #8
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	603b      	str	r3, [r7, #0]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b20      	cmp	r3, #32
 8001ee0:	f040 8083 	bne.w	8001fea <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d002      	beq.n	8001ef0 <HAL_UART_Transmit+0x2e>
 8001eea:	88fb      	ldrh	r3, [r7, #6]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d101      	bne.n	8001ef4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e07b      	b.n	8001fec <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d101      	bne.n	8001f02 <HAL_UART_Transmit+0x40>
 8001efe:	2302      	movs	r3, #2
 8001f00:	e074      	b.n	8001fec <HAL_UART_Transmit+0x12a>
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2201      	movs	r2, #1
 8001f06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2221      	movs	r2, #33	; 0x21
 8001f14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001f18:	f7fe ff9a 	bl	8000e50 <HAL_GetTick>
 8001f1c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	88fa      	ldrh	r2, [r7, #6]
 8001f22:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	88fa      	ldrh	r2, [r7, #6]
 8001f28:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001f32:	e042      	b.n	8001fba <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f4a:	d122      	bne.n	8001f92 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	9300      	str	r3, [sp, #0]
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	2200      	movs	r2, #0
 8001f54:	2180      	movs	r1, #128	; 0x80
 8001f56:	68f8      	ldr	r0, [r7, #12]
 8001f58:	f000 f84c 	bl	8001ff4 <UART_WaitOnFlagUntilTimeout>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e042      	b.n	8001fec <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	881b      	ldrh	r3, [r3, #0]
 8001f6e:	461a      	mov	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f78:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d103      	bne.n	8001f8a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	3302      	adds	r3, #2
 8001f86:	60bb      	str	r3, [r7, #8]
 8001f88:	e017      	b.n	8001fba <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	60bb      	str	r3, [r7, #8]
 8001f90:	e013      	b.n	8001fba <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	2180      	movs	r1, #128	; 0x80
 8001f9c:	68f8      	ldr	r0, [r7, #12]
 8001f9e:	f000 f829 	bl	8001ff4 <UART_WaitOnFlagUntilTimeout>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e01f      	b.n	8001fec <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	1c5a      	adds	r2, r3, #1
 8001fb0:	60ba      	str	r2, [r7, #8]
 8001fb2:	781a      	ldrb	r2, [r3, #0]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d1b7      	bne.n	8001f34 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2140      	movs	r1, #64	; 0x40
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f000 f810 	bl	8001ff4 <UART_WaitOnFlagUntilTimeout>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e006      	b.n	8001fec <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2220      	movs	r2, #32
 8001fe2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	e000      	b.n	8001fec <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001fea:	2302      	movs	r3, #2
  }
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	603b      	str	r3, [r7, #0]
 8002000:	4613      	mov	r3, r2
 8002002:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002004:	e02c      	b.n	8002060 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002006:	69bb      	ldr	r3, [r7, #24]
 8002008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800200c:	d028      	beq.n	8002060 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d007      	beq.n	8002024 <UART_WaitOnFlagUntilTimeout+0x30>
 8002014:	f7fe ff1c 	bl	8000e50 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	429a      	cmp	r2, r3
 8002022:	d21d      	bcs.n	8002060 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	68da      	ldr	r2, [r3, #12]
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002032:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	695a      	ldr	r2, [r3, #20]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f022 0201 	bic.w	r2, r2, #1
 8002042:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2220      	movs	r2, #32
 8002048:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2220      	movs	r2, #32
 8002050:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2200      	movs	r2, #0
 8002058:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	e00f      	b.n	8002080 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	4013      	ands	r3, r2
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	429a      	cmp	r2, r3
 800206e:	bf0c      	ite	eq
 8002070:	2301      	moveq	r3, #1
 8002072:	2300      	movne	r3, #0
 8002074:	b2db      	uxtb	r3, r3
 8002076:	461a      	mov	r2, r3
 8002078:	79fb      	ldrb	r3, [r7, #7]
 800207a:	429a      	cmp	r2, r3
 800207c:	d0c3      	beq.n	8002006 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800208c:	b085      	sub	sp, #20
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	691b      	ldr	r3, [r3, #16]
 8002098:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	68da      	ldr	r2, [r3, #12]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689a      	ldr	r2, [r3, #8]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	691b      	ldr	r3, [r3, #16]
 80020b0:	431a      	orrs	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	695b      	ldr	r3, [r3, #20]
 80020b6:	431a      	orrs	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	69db      	ldr	r3, [r3, #28]
 80020bc:	4313      	orrs	r3, r2
 80020be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80020ca:	f023 030c 	bic.w	r3, r3, #12
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	6812      	ldr	r2, [r2, #0]
 80020d2:	68f9      	ldr	r1, [r7, #12]
 80020d4:	430b      	orrs	r3, r1
 80020d6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	695b      	ldr	r3, [r3, #20]
 80020de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	699a      	ldr	r2, [r3, #24]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	430a      	orrs	r2, r1
 80020ec:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020f6:	f040 818b 	bne.w	8002410 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4ac1      	ldr	r2, [pc, #772]	; (8002404 <UART_SetConfig+0x37c>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d005      	beq.n	8002110 <UART_SetConfig+0x88>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4abf      	ldr	r2, [pc, #764]	; (8002408 <UART_SetConfig+0x380>)
 800210a:	4293      	cmp	r3, r2
 800210c:	f040 80bd 	bne.w	800228a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002110:	f7ff fa7c 	bl	800160c <HAL_RCC_GetPCLK2Freq>
 8002114:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	461d      	mov	r5, r3
 800211a:	f04f 0600 	mov.w	r6, #0
 800211e:	46a8      	mov	r8, r5
 8002120:	46b1      	mov	r9, r6
 8002122:	eb18 0308 	adds.w	r3, r8, r8
 8002126:	eb49 0409 	adc.w	r4, r9, r9
 800212a:	4698      	mov	r8, r3
 800212c:	46a1      	mov	r9, r4
 800212e:	eb18 0805 	adds.w	r8, r8, r5
 8002132:	eb49 0906 	adc.w	r9, r9, r6
 8002136:	f04f 0100 	mov.w	r1, #0
 800213a:	f04f 0200 	mov.w	r2, #0
 800213e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002142:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002146:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800214a:	4688      	mov	r8, r1
 800214c:	4691      	mov	r9, r2
 800214e:	eb18 0005 	adds.w	r0, r8, r5
 8002152:	eb49 0106 	adc.w	r1, r9, r6
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	461d      	mov	r5, r3
 800215c:	f04f 0600 	mov.w	r6, #0
 8002160:	196b      	adds	r3, r5, r5
 8002162:	eb46 0406 	adc.w	r4, r6, r6
 8002166:	461a      	mov	r2, r3
 8002168:	4623      	mov	r3, r4
 800216a:	f7fe f8a1 	bl	80002b0 <__aeabi_uldivmod>
 800216e:	4603      	mov	r3, r0
 8002170:	460c      	mov	r4, r1
 8002172:	461a      	mov	r2, r3
 8002174:	4ba5      	ldr	r3, [pc, #660]	; (800240c <UART_SetConfig+0x384>)
 8002176:	fba3 2302 	umull	r2, r3, r3, r2
 800217a:	095b      	lsrs	r3, r3, #5
 800217c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	461d      	mov	r5, r3
 8002184:	f04f 0600 	mov.w	r6, #0
 8002188:	46a9      	mov	r9, r5
 800218a:	46b2      	mov	sl, r6
 800218c:	eb19 0309 	adds.w	r3, r9, r9
 8002190:	eb4a 040a 	adc.w	r4, sl, sl
 8002194:	4699      	mov	r9, r3
 8002196:	46a2      	mov	sl, r4
 8002198:	eb19 0905 	adds.w	r9, r9, r5
 800219c:	eb4a 0a06 	adc.w	sl, sl, r6
 80021a0:	f04f 0100 	mov.w	r1, #0
 80021a4:	f04f 0200 	mov.w	r2, #0
 80021a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021ac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80021b0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80021b4:	4689      	mov	r9, r1
 80021b6:	4692      	mov	sl, r2
 80021b8:	eb19 0005 	adds.w	r0, r9, r5
 80021bc:	eb4a 0106 	adc.w	r1, sl, r6
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	461d      	mov	r5, r3
 80021c6:	f04f 0600 	mov.w	r6, #0
 80021ca:	196b      	adds	r3, r5, r5
 80021cc:	eb46 0406 	adc.w	r4, r6, r6
 80021d0:	461a      	mov	r2, r3
 80021d2:	4623      	mov	r3, r4
 80021d4:	f7fe f86c 	bl	80002b0 <__aeabi_uldivmod>
 80021d8:	4603      	mov	r3, r0
 80021da:	460c      	mov	r4, r1
 80021dc:	461a      	mov	r2, r3
 80021de:	4b8b      	ldr	r3, [pc, #556]	; (800240c <UART_SetConfig+0x384>)
 80021e0:	fba3 1302 	umull	r1, r3, r3, r2
 80021e4:	095b      	lsrs	r3, r3, #5
 80021e6:	2164      	movs	r1, #100	; 0x64
 80021e8:	fb01 f303 	mul.w	r3, r1, r3
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	3332      	adds	r3, #50	; 0x32
 80021f2:	4a86      	ldr	r2, [pc, #536]	; (800240c <UART_SetConfig+0x384>)
 80021f4:	fba2 2303 	umull	r2, r3, r2, r3
 80021f8:	095b      	lsrs	r3, r3, #5
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002200:	4498      	add	r8, r3
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	461d      	mov	r5, r3
 8002206:	f04f 0600 	mov.w	r6, #0
 800220a:	46a9      	mov	r9, r5
 800220c:	46b2      	mov	sl, r6
 800220e:	eb19 0309 	adds.w	r3, r9, r9
 8002212:	eb4a 040a 	adc.w	r4, sl, sl
 8002216:	4699      	mov	r9, r3
 8002218:	46a2      	mov	sl, r4
 800221a:	eb19 0905 	adds.w	r9, r9, r5
 800221e:	eb4a 0a06 	adc.w	sl, sl, r6
 8002222:	f04f 0100 	mov.w	r1, #0
 8002226:	f04f 0200 	mov.w	r2, #0
 800222a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800222e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002232:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002236:	4689      	mov	r9, r1
 8002238:	4692      	mov	sl, r2
 800223a:	eb19 0005 	adds.w	r0, r9, r5
 800223e:	eb4a 0106 	adc.w	r1, sl, r6
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	461d      	mov	r5, r3
 8002248:	f04f 0600 	mov.w	r6, #0
 800224c:	196b      	adds	r3, r5, r5
 800224e:	eb46 0406 	adc.w	r4, r6, r6
 8002252:	461a      	mov	r2, r3
 8002254:	4623      	mov	r3, r4
 8002256:	f7fe f82b 	bl	80002b0 <__aeabi_uldivmod>
 800225a:	4603      	mov	r3, r0
 800225c:	460c      	mov	r4, r1
 800225e:	461a      	mov	r2, r3
 8002260:	4b6a      	ldr	r3, [pc, #424]	; (800240c <UART_SetConfig+0x384>)
 8002262:	fba3 1302 	umull	r1, r3, r3, r2
 8002266:	095b      	lsrs	r3, r3, #5
 8002268:	2164      	movs	r1, #100	; 0x64
 800226a:	fb01 f303 	mul.w	r3, r1, r3
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	00db      	lsls	r3, r3, #3
 8002272:	3332      	adds	r3, #50	; 0x32
 8002274:	4a65      	ldr	r2, [pc, #404]	; (800240c <UART_SetConfig+0x384>)
 8002276:	fba2 2303 	umull	r2, r3, r2, r3
 800227a:	095b      	lsrs	r3, r3, #5
 800227c:	f003 0207 	and.w	r2, r3, #7
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4442      	add	r2, r8
 8002286:	609a      	str	r2, [r3, #8]
 8002288:	e26f      	b.n	800276a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800228a:	f7ff f9ab 	bl	80015e4 <HAL_RCC_GetPCLK1Freq>
 800228e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	461d      	mov	r5, r3
 8002294:	f04f 0600 	mov.w	r6, #0
 8002298:	46a8      	mov	r8, r5
 800229a:	46b1      	mov	r9, r6
 800229c:	eb18 0308 	adds.w	r3, r8, r8
 80022a0:	eb49 0409 	adc.w	r4, r9, r9
 80022a4:	4698      	mov	r8, r3
 80022a6:	46a1      	mov	r9, r4
 80022a8:	eb18 0805 	adds.w	r8, r8, r5
 80022ac:	eb49 0906 	adc.w	r9, r9, r6
 80022b0:	f04f 0100 	mov.w	r1, #0
 80022b4:	f04f 0200 	mov.w	r2, #0
 80022b8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80022bc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80022c0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80022c4:	4688      	mov	r8, r1
 80022c6:	4691      	mov	r9, r2
 80022c8:	eb18 0005 	adds.w	r0, r8, r5
 80022cc:	eb49 0106 	adc.w	r1, r9, r6
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	461d      	mov	r5, r3
 80022d6:	f04f 0600 	mov.w	r6, #0
 80022da:	196b      	adds	r3, r5, r5
 80022dc:	eb46 0406 	adc.w	r4, r6, r6
 80022e0:	461a      	mov	r2, r3
 80022e2:	4623      	mov	r3, r4
 80022e4:	f7fd ffe4 	bl	80002b0 <__aeabi_uldivmod>
 80022e8:	4603      	mov	r3, r0
 80022ea:	460c      	mov	r4, r1
 80022ec:	461a      	mov	r2, r3
 80022ee:	4b47      	ldr	r3, [pc, #284]	; (800240c <UART_SetConfig+0x384>)
 80022f0:	fba3 2302 	umull	r2, r3, r3, r2
 80022f4:	095b      	lsrs	r3, r3, #5
 80022f6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	461d      	mov	r5, r3
 80022fe:	f04f 0600 	mov.w	r6, #0
 8002302:	46a9      	mov	r9, r5
 8002304:	46b2      	mov	sl, r6
 8002306:	eb19 0309 	adds.w	r3, r9, r9
 800230a:	eb4a 040a 	adc.w	r4, sl, sl
 800230e:	4699      	mov	r9, r3
 8002310:	46a2      	mov	sl, r4
 8002312:	eb19 0905 	adds.w	r9, r9, r5
 8002316:	eb4a 0a06 	adc.w	sl, sl, r6
 800231a:	f04f 0100 	mov.w	r1, #0
 800231e:	f04f 0200 	mov.w	r2, #0
 8002322:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002326:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800232a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800232e:	4689      	mov	r9, r1
 8002330:	4692      	mov	sl, r2
 8002332:	eb19 0005 	adds.w	r0, r9, r5
 8002336:	eb4a 0106 	adc.w	r1, sl, r6
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	461d      	mov	r5, r3
 8002340:	f04f 0600 	mov.w	r6, #0
 8002344:	196b      	adds	r3, r5, r5
 8002346:	eb46 0406 	adc.w	r4, r6, r6
 800234a:	461a      	mov	r2, r3
 800234c:	4623      	mov	r3, r4
 800234e:	f7fd ffaf 	bl	80002b0 <__aeabi_uldivmod>
 8002352:	4603      	mov	r3, r0
 8002354:	460c      	mov	r4, r1
 8002356:	461a      	mov	r2, r3
 8002358:	4b2c      	ldr	r3, [pc, #176]	; (800240c <UART_SetConfig+0x384>)
 800235a:	fba3 1302 	umull	r1, r3, r3, r2
 800235e:	095b      	lsrs	r3, r3, #5
 8002360:	2164      	movs	r1, #100	; 0x64
 8002362:	fb01 f303 	mul.w	r3, r1, r3
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	00db      	lsls	r3, r3, #3
 800236a:	3332      	adds	r3, #50	; 0x32
 800236c:	4a27      	ldr	r2, [pc, #156]	; (800240c <UART_SetConfig+0x384>)
 800236e:	fba2 2303 	umull	r2, r3, r2, r3
 8002372:	095b      	lsrs	r3, r3, #5
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800237a:	4498      	add	r8, r3
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	461d      	mov	r5, r3
 8002380:	f04f 0600 	mov.w	r6, #0
 8002384:	46a9      	mov	r9, r5
 8002386:	46b2      	mov	sl, r6
 8002388:	eb19 0309 	adds.w	r3, r9, r9
 800238c:	eb4a 040a 	adc.w	r4, sl, sl
 8002390:	4699      	mov	r9, r3
 8002392:	46a2      	mov	sl, r4
 8002394:	eb19 0905 	adds.w	r9, r9, r5
 8002398:	eb4a 0a06 	adc.w	sl, sl, r6
 800239c:	f04f 0100 	mov.w	r1, #0
 80023a0:	f04f 0200 	mov.w	r2, #0
 80023a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80023a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80023ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80023b0:	4689      	mov	r9, r1
 80023b2:	4692      	mov	sl, r2
 80023b4:	eb19 0005 	adds.w	r0, r9, r5
 80023b8:	eb4a 0106 	adc.w	r1, sl, r6
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	461d      	mov	r5, r3
 80023c2:	f04f 0600 	mov.w	r6, #0
 80023c6:	196b      	adds	r3, r5, r5
 80023c8:	eb46 0406 	adc.w	r4, r6, r6
 80023cc:	461a      	mov	r2, r3
 80023ce:	4623      	mov	r3, r4
 80023d0:	f7fd ff6e 	bl	80002b0 <__aeabi_uldivmod>
 80023d4:	4603      	mov	r3, r0
 80023d6:	460c      	mov	r4, r1
 80023d8:	461a      	mov	r2, r3
 80023da:	4b0c      	ldr	r3, [pc, #48]	; (800240c <UART_SetConfig+0x384>)
 80023dc:	fba3 1302 	umull	r1, r3, r3, r2
 80023e0:	095b      	lsrs	r3, r3, #5
 80023e2:	2164      	movs	r1, #100	; 0x64
 80023e4:	fb01 f303 	mul.w	r3, r1, r3
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	3332      	adds	r3, #50	; 0x32
 80023ee:	4a07      	ldr	r2, [pc, #28]	; (800240c <UART_SetConfig+0x384>)
 80023f0:	fba2 2303 	umull	r2, r3, r2, r3
 80023f4:	095b      	lsrs	r3, r3, #5
 80023f6:	f003 0207 	and.w	r2, r3, #7
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4442      	add	r2, r8
 8002400:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002402:	e1b2      	b.n	800276a <UART_SetConfig+0x6e2>
 8002404:	40011000 	.word	0x40011000
 8002408:	40011400 	.word	0x40011400
 800240c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4ad7      	ldr	r2, [pc, #860]	; (8002774 <UART_SetConfig+0x6ec>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d005      	beq.n	8002426 <UART_SetConfig+0x39e>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4ad6      	ldr	r2, [pc, #856]	; (8002778 <UART_SetConfig+0x6f0>)
 8002420:	4293      	cmp	r3, r2
 8002422:	f040 80d1 	bne.w	80025c8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002426:	f7ff f8f1 	bl	800160c <HAL_RCC_GetPCLK2Freq>
 800242a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	469a      	mov	sl, r3
 8002430:	f04f 0b00 	mov.w	fp, #0
 8002434:	46d0      	mov	r8, sl
 8002436:	46d9      	mov	r9, fp
 8002438:	eb18 0308 	adds.w	r3, r8, r8
 800243c:	eb49 0409 	adc.w	r4, r9, r9
 8002440:	4698      	mov	r8, r3
 8002442:	46a1      	mov	r9, r4
 8002444:	eb18 080a 	adds.w	r8, r8, sl
 8002448:	eb49 090b 	adc.w	r9, r9, fp
 800244c:	f04f 0100 	mov.w	r1, #0
 8002450:	f04f 0200 	mov.w	r2, #0
 8002454:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002458:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800245c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002460:	4688      	mov	r8, r1
 8002462:	4691      	mov	r9, r2
 8002464:	eb1a 0508 	adds.w	r5, sl, r8
 8002468:	eb4b 0609 	adc.w	r6, fp, r9
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	4619      	mov	r1, r3
 8002472:	f04f 0200 	mov.w	r2, #0
 8002476:	f04f 0300 	mov.w	r3, #0
 800247a:	f04f 0400 	mov.w	r4, #0
 800247e:	0094      	lsls	r4, r2, #2
 8002480:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002484:	008b      	lsls	r3, r1, #2
 8002486:	461a      	mov	r2, r3
 8002488:	4623      	mov	r3, r4
 800248a:	4628      	mov	r0, r5
 800248c:	4631      	mov	r1, r6
 800248e:	f7fd ff0f 	bl	80002b0 <__aeabi_uldivmod>
 8002492:	4603      	mov	r3, r0
 8002494:	460c      	mov	r4, r1
 8002496:	461a      	mov	r2, r3
 8002498:	4bb8      	ldr	r3, [pc, #736]	; (800277c <UART_SetConfig+0x6f4>)
 800249a:	fba3 2302 	umull	r2, r3, r3, r2
 800249e:	095b      	lsrs	r3, r3, #5
 80024a0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	469b      	mov	fp, r3
 80024a8:	f04f 0c00 	mov.w	ip, #0
 80024ac:	46d9      	mov	r9, fp
 80024ae:	46e2      	mov	sl, ip
 80024b0:	eb19 0309 	adds.w	r3, r9, r9
 80024b4:	eb4a 040a 	adc.w	r4, sl, sl
 80024b8:	4699      	mov	r9, r3
 80024ba:	46a2      	mov	sl, r4
 80024bc:	eb19 090b 	adds.w	r9, r9, fp
 80024c0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80024c4:	f04f 0100 	mov.w	r1, #0
 80024c8:	f04f 0200 	mov.w	r2, #0
 80024cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024d0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80024d4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80024d8:	4689      	mov	r9, r1
 80024da:	4692      	mov	sl, r2
 80024dc:	eb1b 0509 	adds.w	r5, fp, r9
 80024e0:	eb4c 060a 	adc.w	r6, ip, sl
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	4619      	mov	r1, r3
 80024ea:	f04f 0200 	mov.w	r2, #0
 80024ee:	f04f 0300 	mov.w	r3, #0
 80024f2:	f04f 0400 	mov.w	r4, #0
 80024f6:	0094      	lsls	r4, r2, #2
 80024f8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80024fc:	008b      	lsls	r3, r1, #2
 80024fe:	461a      	mov	r2, r3
 8002500:	4623      	mov	r3, r4
 8002502:	4628      	mov	r0, r5
 8002504:	4631      	mov	r1, r6
 8002506:	f7fd fed3 	bl	80002b0 <__aeabi_uldivmod>
 800250a:	4603      	mov	r3, r0
 800250c:	460c      	mov	r4, r1
 800250e:	461a      	mov	r2, r3
 8002510:	4b9a      	ldr	r3, [pc, #616]	; (800277c <UART_SetConfig+0x6f4>)
 8002512:	fba3 1302 	umull	r1, r3, r3, r2
 8002516:	095b      	lsrs	r3, r3, #5
 8002518:	2164      	movs	r1, #100	; 0x64
 800251a:	fb01 f303 	mul.w	r3, r1, r3
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	011b      	lsls	r3, r3, #4
 8002522:	3332      	adds	r3, #50	; 0x32
 8002524:	4a95      	ldr	r2, [pc, #596]	; (800277c <UART_SetConfig+0x6f4>)
 8002526:	fba2 2303 	umull	r2, r3, r2, r3
 800252a:	095b      	lsrs	r3, r3, #5
 800252c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002530:	4498      	add	r8, r3
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	469b      	mov	fp, r3
 8002536:	f04f 0c00 	mov.w	ip, #0
 800253a:	46d9      	mov	r9, fp
 800253c:	46e2      	mov	sl, ip
 800253e:	eb19 0309 	adds.w	r3, r9, r9
 8002542:	eb4a 040a 	adc.w	r4, sl, sl
 8002546:	4699      	mov	r9, r3
 8002548:	46a2      	mov	sl, r4
 800254a:	eb19 090b 	adds.w	r9, r9, fp
 800254e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002552:	f04f 0100 	mov.w	r1, #0
 8002556:	f04f 0200 	mov.w	r2, #0
 800255a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800255e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002562:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002566:	4689      	mov	r9, r1
 8002568:	4692      	mov	sl, r2
 800256a:	eb1b 0509 	adds.w	r5, fp, r9
 800256e:	eb4c 060a 	adc.w	r6, ip, sl
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	4619      	mov	r1, r3
 8002578:	f04f 0200 	mov.w	r2, #0
 800257c:	f04f 0300 	mov.w	r3, #0
 8002580:	f04f 0400 	mov.w	r4, #0
 8002584:	0094      	lsls	r4, r2, #2
 8002586:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800258a:	008b      	lsls	r3, r1, #2
 800258c:	461a      	mov	r2, r3
 800258e:	4623      	mov	r3, r4
 8002590:	4628      	mov	r0, r5
 8002592:	4631      	mov	r1, r6
 8002594:	f7fd fe8c 	bl	80002b0 <__aeabi_uldivmod>
 8002598:	4603      	mov	r3, r0
 800259a:	460c      	mov	r4, r1
 800259c:	461a      	mov	r2, r3
 800259e:	4b77      	ldr	r3, [pc, #476]	; (800277c <UART_SetConfig+0x6f4>)
 80025a0:	fba3 1302 	umull	r1, r3, r3, r2
 80025a4:	095b      	lsrs	r3, r3, #5
 80025a6:	2164      	movs	r1, #100	; 0x64
 80025a8:	fb01 f303 	mul.w	r3, r1, r3
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	011b      	lsls	r3, r3, #4
 80025b0:	3332      	adds	r3, #50	; 0x32
 80025b2:	4a72      	ldr	r2, [pc, #456]	; (800277c <UART_SetConfig+0x6f4>)
 80025b4:	fba2 2303 	umull	r2, r3, r2, r3
 80025b8:	095b      	lsrs	r3, r3, #5
 80025ba:	f003 020f 	and.w	r2, r3, #15
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4442      	add	r2, r8
 80025c4:	609a      	str	r2, [r3, #8]
 80025c6:	e0d0      	b.n	800276a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80025c8:	f7ff f80c 	bl	80015e4 <HAL_RCC_GetPCLK1Freq>
 80025cc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	469a      	mov	sl, r3
 80025d2:	f04f 0b00 	mov.w	fp, #0
 80025d6:	46d0      	mov	r8, sl
 80025d8:	46d9      	mov	r9, fp
 80025da:	eb18 0308 	adds.w	r3, r8, r8
 80025de:	eb49 0409 	adc.w	r4, r9, r9
 80025e2:	4698      	mov	r8, r3
 80025e4:	46a1      	mov	r9, r4
 80025e6:	eb18 080a 	adds.w	r8, r8, sl
 80025ea:	eb49 090b 	adc.w	r9, r9, fp
 80025ee:	f04f 0100 	mov.w	r1, #0
 80025f2:	f04f 0200 	mov.w	r2, #0
 80025f6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80025fa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80025fe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002602:	4688      	mov	r8, r1
 8002604:	4691      	mov	r9, r2
 8002606:	eb1a 0508 	adds.w	r5, sl, r8
 800260a:	eb4b 0609 	adc.w	r6, fp, r9
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4619      	mov	r1, r3
 8002614:	f04f 0200 	mov.w	r2, #0
 8002618:	f04f 0300 	mov.w	r3, #0
 800261c:	f04f 0400 	mov.w	r4, #0
 8002620:	0094      	lsls	r4, r2, #2
 8002622:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002626:	008b      	lsls	r3, r1, #2
 8002628:	461a      	mov	r2, r3
 800262a:	4623      	mov	r3, r4
 800262c:	4628      	mov	r0, r5
 800262e:	4631      	mov	r1, r6
 8002630:	f7fd fe3e 	bl	80002b0 <__aeabi_uldivmod>
 8002634:	4603      	mov	r3, r0
 8002636:	460c      	mov	r4, r1
 8002638:	461a      	mov	r2, r3
 800263a:	4b50      	ldr	r3, [pc, #320]	; (800277c <UART_SetConfig+0x6f4>)
 800263c:	fba3 2302 	umull	r2, r3, r3, r2
 8002640:	095b      	lsrs	r3, r3, #5
 8002642:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	469b      	mov	fp, r3
 800264a:	f04f 0c00 	mov.w	ip, #0
 800264e:	46d9      	mov	r9, fp
 8002650:	46e2      	mov	sl, ip
 8002652:	eb19 0309 	adds.w	r3, r9, r9
 8002656:	eb4a 040a 	adc.w	r4, sl, sl
 800265a:	4699      	mov	r9, r3
 800265c:	46a2      	mov	sl, r4
 800265e:	eb19 090b 	adds.w	r9, r9, fp
 8002662:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002666:	f04f 0100 	mov.w	r1, #0
 800266a:	f04f 0200 	mov.w	r2, #0
 800266e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002672:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002676:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800267a:	4689      	mov	r9, r1
 800267c:	4692      	mov	sl, r2
 800267e:	eb1b 0509 	adds.w	r5, fp, r9
 8002682:	eb4c 060a 	adc.w	r6, ip, sl
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	4619      	mov	r1, r3
 800268c:	f04f 0200 	mov.w	r2, #0
 8002690:	f04f 0300 	mov.w	r3, #0
 8002694:	f04f 0400 	mov.w	r4, #0
 8002698:	0094      	lsls	r4, r2, #2
 800269a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800269e:	008b      	lsls	r3, r1, #2
 80026a0:	461a      	mov	r2, r3
 80026a2:	4623      	mov	r3, r4
 80026a4:	4628      	mov	r0, r5
 80026a6:	4631      	mov	r1, r6
 80026a8:	f7fd fe02 	bl	80002b0 <__aeabi_uldivmod>
 80026ac:	4603      	mov	r3, r0
 80026ae:	460c      	mov	r4, r1
 80026b0:	461a      	mov	r2, r3
 80026b2:	4b32      	ldr	r3, [pc, #200]	; (800277c <UART_SetConfig+0x6f4>)
 80026b4:	fba3 1302 	umull	r1, r3, r3, r2
 80026b8:	095b      	lsrs	r3, r3, #5
 80026ba:	2164      	movs	r1, #100	; 0x64
 80026bc:	fb01 f303 	mul.w	r3, r1, r3
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	011b      	lsls	r3, r3, #4
 80026c4:	3332      	adds	r3, #50	; 0x32
 80026c6:	4a2d      	ldr	r2, [pc, #180]	; (800277c <UART_SetConfig+0x6f4>)
 80026c8:	fba2 2303 	umull	r2, r3, r2, r3
 80026cc:	095b      	lsrs	r3, r3, #5
 80026ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026d2:	4498      	add	r8, r3
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	469b      	mov	fp, r3
 80026d8:	f04f 0c00 	mov.w	ip, #0
 80026dc:	46d9      	mov	r9, fp
 80026de:	46e2      	mov	sl, ip
 80026e0:	eb19 0309 	adds.w	r3, r9, r9
 80026e4:	eb4a 040a 	adc.w	r4, sl, sl
 80026e8:	4699      	mov	r9, r3
 80026ea:	46a2      	mov	sl, r4
 80026ec:	eb19 090b 	adds.w	r9, r9, fp
 80026f0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80026f4:	f04f 0100 	mov.w	r1, #0
 80026f8:	f04f 0200 	mov.w	r2, #0
 80026fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002700:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002704:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002708:	4689      	mov	r9, r1
 800270a:	4692      	mov	sl, r2
 800270c:	eb1b 0509 	adds.w	r5, fp, r9
 8002710:	eb4c 060a 	adc.w	r6, ip, sl
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	4619      	mov	r1, r3
 800271a:	f04f 0200 	mov.w	r2, #0
 800271e:	f04f 0300 	mov.w	r3, #0
 8002722:	f04f 0400 	mov.w	r4, #0
 8002726:	0094      	lsls	r4, r2, #2
 8002728:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800272c:	008b      	lsls	r3, r1, #2
 800272e:	461a      	mov	r2, r3
 8002730:	4623      	mov	r3, r4
 8002732:	4628      	mov	r0, r5
 8002734:	4631      	mov	r1, r6
 8002736:	f7fd fdbb 	bl	80002b0 <__aeabi_uldivmod>
 800273a:	4603      	mov	r3, r0
 800273c:	460c      	mov	r4, r1
 800273e:	461a      	mov	r2, r3
 8002740:	4b0e      	ldr	r3, [pc, #56]	; (800277c <UART_SetConfig+0x6f4>)
 8002742:	fba3 1302 	umull	r1, r3, r3, r2
 8002746:	095b      	lsrs	r3, r3, #5
 8002748:	2164      	movs	r1, #100	; 0x64
 800274a:	fb01 f303 	mul.w	r3, r1, r3
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	011b      	lsls	r3, r3, #4
 8002752:	3332      	adds	r3, #50	; 0x32
 8002754:	4a09      	ldr	r2, [pc, #36]	; (800277c <UART_SetConfig+0x6f4>)
 8002756:	fba2 2303 	umull	r2, r3, r2, r3
 800275a:	095b      	lsrs	r3, r3, #5
 800275c:	f003 020f 	and.w	r2, r3, #15
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4442      	add	r2, r8
 8002766:	609a      	str	r2, [r3, #8]
}
 8002768:	e7ff      	b.n	800276a <UART_SetConfig+0x6e2>
 800276a:	bf00      	nop
 800276c:	3714      	adds	r7, #20
 800276e:	46bd      	mov	sp, r7
 8002770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002774:	40011000 	.word	0x40011000
 8002778:	40011400 	.word	0x40011400
 800277c:	51eb851f 	.word	0x51eb851f

08002780 <__errno>:
 8002780:	4b01      	ldr	r3, [pc, #4]	; (8002788 <__errno+0x8>)
 8002782:	6818      	ldr	r0, [r3, #0]
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	2000000c 	.word	0x2000000c

0800278c <__libc_init_array>:
 800278c:	b570      	push	{r4, r5, r6, lr}
 800278e:	4e0d      	ldr	r6, [pc, #52]	; (80027c4 <__libc_init_array+0x38>)
 8002790:	4c0d      	ldr	r4, [pc, #52]	; (80027c8 <__libc_init_array+0x3c>)
 8002792:	1ba4      	subs	r4, r4, r6
 8002794:	10a4      	asrs	r4, r4, #2
 8002796:	2500      	movs	r5, #0
 8002798:	42a5      	cmp	r5, r4
 800279a:	d109      	bne.n	80027b0 <__libc_init_array+0x24>
 800279c:	4e0b      	ldr	r6, [pc, #44]	; (80027cc <__libc_init_array+0x40>)
 800279e:	4c0c      	ldr	r4, [pc, #48]	; (80027d0 <__libc_init_array+0x44>)
 80027a0:	f000 ff04 	bl	80035ac <_init>
 80027a4:	1ba4      	subs	r4, r4, r6
 80027a6:	10a4      	asrs	r4, r4, #2
 80027a8:	2500      	movs	r5, #0
 80027aa:	42a5      	cmp	r5, r4
 80027ac:	d105      	bne.n	80027ba <__libc_init_array+0x2e>
 80027ae:	bd70      	pop	{r4, r5, r6, pc}
 80027b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80027b4:	4798      	blx	r3
 80027b6:	3501      	adds	r5, #1
 80027b8:	e7ee      	b.n	8002798 <__libc_init_array+0xc>
 80027ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80027be:	4798      	blx	r3
 80027c0:	3501      	adds	r5, #1
 80027c2:	e7f2      	b.n	80027aa <__libc_init_array+0x1e>
 80027c4:	0800374c 	.word	0x0800374c
 80027c8:	0800374c 	.word	0x0800374c
 80027cc:	0800374c 	.word	0x0800374c
 80027d0:	08003750 	.word	0x08003750

080027d4 <memset>:
 80027d4:	4402      	add	r2, r0
 80027d6:	4603      	mov	r3, r0
 80027d8:	4293      	cmp	r3, r2
 80027da:	d100      	bne.n	80027de <memset+0xa>
 80027dc:	4770      	bx	lr
 80027de:	f803 1b01 	strb.w	r1, [r3], #1
 80027e2:	e7f9      	b.n	80027d8 <memset+0x4>

080027e4 <iprintf>:
 80027e4:	b40f      	push	{r0, r1, r2, r3}
 80027e6:	4b0a      	ldr	r3, [pc, #40]	; (8002810 <iprintf+0x2c>)
 80027e8:	b513      	push	{r0, r1, r4, lr}
 80027ea:	681c      	ldr	r4, [r3, #0]
 80027ec:	b124      	cbz	r4, 80027f8 <iprintf+0x14>
 80027ee:	69a3      	ldr	r3, [r4, #24]
 80027f0:	b913      	cbnz	r3, 80027f8 <iprintf+0x14>
 80027f2:	4620      	mov	r0, r4
 80027f4:	f000 f84e 	bl	8002894 <__sinit>
 80027f8:	ab05      	add	r3, sp, #20
 80027fa:	9a04      	ldr	r2, [sp, #16]
 80027fc:	68a1      	ldr	r1, [r4, #8]
 80027fe:	9301      	str	r3, [sp, #4]
 8002800:	4620      	mov	r0, r4
 8002802:	f000 f955 	bl	8002ab0 <_vfiprintf_r>
 8002806:	b002      	add	sp, #8
 8002808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800280c:	b004      	add	sp, #16
 800280e:	4770      	bx	lr
 8002810:	2000000c 	.word	0x2000000c

08002814 <std>:
 8002814:	2300      	movs	r3, #0
 8002816:	b510      	push	{r4, lr}
 8002818:	4604      	mov	r4, r0
 800281a:	e9c0 3300 	strd	r3, r3, [r0]
 800281e:	6083      	str	r3, [r0, #8]
 8002820:	8181      	strh	r1, [r0, #12]
 8002822:	6643      	str	r3, [r0, #100]	; 0x64
 8002824:	81c2      	strh	r2, [r0, #14]
 8002826:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800282a:	6183      	str	r3, [r0, #24]
 800282c:	4619      	mov	r1, r3
 800282e:	2208      	movs	r2, #8
 8002830:	305c      	adds	r0, #92	; 0x5c
 8002832:	f7ff ffcf 	bl	80027d4 <memset>
 8002836:	4b05      	ldr	r3, [pc, #20]	; (800284c <std+0x38>)
 8002838:	6263      	str	r3, [r4, #36]	; 0x24
 800283a:	4b05      	ldr	r3, [pc, #20]	; (8002850 <std+0x3c>)
 800283c:	62a3      	str	r3, [r4, #40]	; 0x28
 800283e:	4b05      	ldr	r3, [pc, #20]	; (8002854 <std+0x40>)
 8002840:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002842:	4b05      	ldr	r3, [pc, #20]	; (8002858 <std+0x44>)
 8002844:	6224      	str	r4, [r4, #32]
 8002846:	6323      	str	r3, [r4, #48]	; 0x30
 8002848:	bd10      	pop	{r4, pc}
 800284a:	bf00      	nop
 800284c:	0800300d 	.word	0x0800300d
 8002850:	0800302f 	.word	0x0800302f
 8002854:	08003067 	.word	0x08003067
 8002858:	0800308b 	.word	0x0800308b

0800285c <_cleanup_r>:
 800285c:	4901      	ldr	r1, [pc, #4]	; (8002864 <_cleanup_r+0x8>)
 800285e:	f000 b885 	b.w	800296c <_fwalk_reent>
 8002862:	bf00      	nop
 8002864:	08003365 	.word	0x08003365

08002868 <__sfmoreglue>:
 8002868:	b570      	push	{r4, r5, r6, lr}
 800286a:	1e4a      	subs	r2, r1, #1
 800286c:	2568      	movs	r5, #104	; 0x68
 800286e:	4355      	muls	r5, r2
 8002870:	460e      	mov	r6, r1
 8002872:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002876:	f000 f897 	bl	80029a8 <_malloc_r>
 800287a:	4604      	mov	r4, r0
 800287c:	b140      	cbz	r0, 8002890 <__sfmoreglue+0x28>
 800287e:	2100      	movs	r1, #0
 8002880:	e9c0 1600 	strd	r1, r6, [r0]
 8002884:	300c      	adds	r0, #12
 8002886:	60a0      	str	r0, [r4, #8]
 8002888:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800288c:	f7ff ffa2 	bl	80027d4 <memset>
 8002890:	4620      	mov	r0, r4
 8002892:	bd70      	pop	{r4, r5, r6, pc}

08002894 <__sinit>:
 8002894:	6983      	ldr	r3, [r0, #24]
 8002896:	b510      	push	{r4, lr}
 8002898:	4604      	mov	r4, r0
 800289a:	bb33      	cbnz	r3, 80028ea <__sinit+0x56>
 800289c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80028a0:	6503      	str	r3, [r0, #80]	; 0x50
 80028a2:	4b12      	ldr	r3, [pc, #72]	; (80028ec <__sinit+0x58>)
 80028a4:	4a12      	ldr	r2, [pc, #72]	; (80028f0 <__sinit+0x5c>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6282      	str	r2, [r0, #40]	; 0x28
 80028aa:	4298      	cmp	r0, r3
 80028ac:	bf04      	itt	eq
 80028ae:	2301      	moveq	r3, #1
 80028b0:	6183      	streq	r3, [r0, #24]
 80028b2:	f000 f81f 	bl	80028f4 <__sfp>
 80028b6:	6060      	str	r0, [r4, #4]
 80028b8:	4620      	mov	r0, r4
 80028ba:	f000 f81b 	bl	80028f4 <__sfp>
 80028be:	60a0      	str	r0, [r4, #8]
 80028c0:	4620      	mov	r0, r4
 80028c2:	f000 f817 	bl	80028f4 <__sfp>
 80028c6:	2200      	movs	r2, #0
 80028c8:	60e0      	str	r0, [r4, #12]
 80028ca:	2104      	movs	r1, #4
 80028cc:	6860      	ldr	r0, [r4, #4]
 80028ce:	f7ff ffa1 	bl	8002814 <std>
 80028d2:	2201      	movs	r2, #1
 80028d4:	2109      	movs	r1, #9
 80028d6:	68a0      	ldr	r0, [r4, #8]
 80028d8:	f7ff ff9c 	bl	8002814 <std>
 80028dc:	2202      	movs	r2, #2
 80028de:	2112      	movs	r1, #18
 80028e0:	68e0      	ldr	r0, [r4, #12]
 80028e2:	f7ff ff97 	bl	8002814 <std>
 80028e6:	2301      	movs	r3, #1
 80028e8:	61a3      	str	r3, [r4, #24]
 80028ea:	bd10      	pop	{r4, pc}
 80028ec:	080036ac 	.word	0x080036ac
 80028f0:	0800285d 	.word	0x0800285d

080028f4 <__sfp>:
 80028f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028f6:	4b1b      	ldr	r3, [pc, #108]	; (8002964 <__sfp+0x70>)
 80028f8:	681e      	ldr	r6, [r3, #0]
 80028fa:	69b3      	ldr	r3, [r6, #24]
 80028fc:	4607      	mov	r7, r0
 80028fe:	b913      	cbnz	r3, 8002906 <__sfp+0x12>
 8002900:	4630      	mov	r0, r6
 8002902:	f7ff ffc7 	bl	8002894 <__sinit>
 8002906:	3648      	adds	r6, #72	; 0x48
 8002908:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800290c:	3b01      	subs	r3, #1
 800290e:	d503      	bpl.n	8002918 <__sfp+0x24>
 8002910:	6833      	ldr	r3, [r6, #0]
 8002912:	b133      	cbz	r3, 8002922 <__sfp+0x2e>
 8002914:	6836      	ldr	r6, [r6, #0]
 8002916:	e7f7      	b.n	8002908 <__sfp+0x14>
 8002918:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800291c:	b16d      	cbz	r5, 800293a <__sfp+0x46>
 800291e:	3468      	adds	r4, #104	; 0x68
 8002920:	e7f4      	b.n	800290c <__sfp+0x18>
 8002922:	2104      	movs	r1, #4
 8002924:	4638      	mov	r0, r7
 8002926:	f7ff ff9f 	bl	8002868 <__sfmoreglue>
 800292a:	6030      	str	r0, [r6, #0]
 800292c:	2800      	cmp	r0, #0
 800292e:	d1f1      	bne.n	8002914 <__sfp+0x20>
 8002930:	230c      	movs	r3, #12
 8002932:	603b      	str	r3, [r7, #0]
 8002934:	4604      	mov	r4, r0
 8002936:	4620      	mov	r0, r4
 8002938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800293a:	4b0b      	ldr	r3, [pc, #44]	; (8002968 <__sfp+0x74>)
 800293c:	6665      	str	r5, [r4, #100]	; 0x64
 800293e:	e9c4 5500 	strd	r5, r5, [r4]
 8002942:	60a5      	str	r5, [r4, #8]
 8002944:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002948:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800294c:	2208      	movs	r2, #8
 800294e:	4629      	mov	r1, r5
 8002950:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002954:	f7ff ff3e 	bl	80027d4 <memset>
 8002958:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800295c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002960:	e7e9      	b.n	8002936 <__sfp+0x42>
 8002962:	bf00      	nop
 8002964:	080036ac 	.word	0x080036ac
 8002968:	ffff0001 	.word	0xffff0001

0800296c <_fwalk_reent>:
 800296c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002970:	4680      	mov	r8, r0
 8002972:	4689      	mov	r9, r1
 8002974:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002978:	2600      	movs	r6, #0
 800297a:	b914      	cbnz	r4, 8002982 <_fwalk_reent+0x16>
 800297c:	4630      	mov	r0, r6
 800297e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002982:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002986:	3f01      	subs	r7, #1
 8002988:	d501      	bpl.n	800298e <_fwalk_reent+0x22>
 800298a:	6824      	ldr	r4, [r4, #0]
 800298c:	e7f5      	b.n	800297a <_fwalk_reent+0xe>
 800298e:	89ab      	ldrh	r3, [r5, #12]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d907      	bls.n	80029a4 <_fwalk_reent+0x38>
 8002994:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002998:	3301      	adds	r3, #1
 800299a:	d003      	beq.n	80029a4 <_fwalk_reent+0x38>
 800299c:	4629      	mov	r1, r5
 800299e:	4640      	mov	r0, r8
 80029a0:	47c8      	blx	r9
 80029a2:	4306      	orrs	r6, r0
 80029a4:	3568      	adds	r5, #104	; 0x68
 80029a6:	e7ee      	b.n	8002986 <_fwalk_reent+0x1a>

080029a8 <_malloc_r>:
 80029a8:	b570      	push	{r4, r5, r6, lr}
 80029aa:	1ccd      	adds	r5, r1, #3
 80029ac:	f025 0503 	bic.w	r5, r5, #3
 80029b0:	3508      	adds	r5, #8
 80029b2:	2d0c      	cmp	r5, #12
 80029b4:	bf38      	it	cc
 80029b6:	250c      	movcc	r5, #12
 80029b8:	2d00      	cmp	r5, #0
 80029ba:	4606      	mov	r6, r0
 80029bc:	db01      	blt.n	80029c2 <_malloc_r+0x1a>
 80029be:	42a9      	cmp	r1, r5
 80029c0:	d903      	bls.n	80029ca <_malloc_r+0x22>
 80029c2:	230c      	movs	r3, #12
 80029c4:	6033      	str	r3, [r6, #0]
 80029c6:	2000      	movs	r0, #0
 80029c8:	bd70      	pop	{r4, r5, r6, pc}
 80029ca:	f000 fd6b 	bl	80034a4 <__malloc_lock>
 80029ce:	4a21      	ldr	r2, [pc, #132]	; (8002a54 <_malloc_r+0xac>)
 80029d0:	6814      	ldr	r4, [r2, #0]
 80029d2:	4621      	mov	r1, r4
 80029d4:	b991      	cbnz	r1, 80029fc <_malloc_r+0x54>
 80029d6:	4c20      	ldr	r4, [pc, #128]	; (8002a58 <_malloc_r+0xb0>)
 80029d8:	6823      	ldr	r3, [r4, #0]
 80029da:	b91b      	cbnz	r3, 80029e4 <_malloc_r+0x3c>
 80029dc:	4630      	mov	r0, r6
 80029de:	f000 fb05 	bl	8002fec <_sbrk_r>
 80029e2:	6020      	str	r0, [r4, #0]
 80029e4:	4629      	mov	r1, r5
 80029e6:	4630      	mov	r0, r6
 80029e8:	f000 fb00 	bl	8002fec <_sbrk_r>
 80029ec:	1c43      	adds	r3, r0, #1
 80029ee:	d124      	bne.n	8002a3a <_malloc_r+0x92>
 80029f0:	230c      	movs	r3, #12
 80029f2:	6033      	str	r3, [r6, #0]
 80029f4:	4630      	mov	r0, r6
 80029f6:	f000 fd56 	bl	80034a6 <__malloc_unlock>
 80029fa:	e7e4      	b.n	80029c6 <_malloc_r+0x1e>
 80029fc:	680b      	ldr	r3, [r1, #0]
 80029fe:	1b5b      	subs	r3, r3, r5
 8002a00:	d418      	bmi.n	8002a34 <_malloc_r+0x8c>
 8002a02:	2b0b      	cmp	r3, #11
 8002a04:	d90f      	bls.n	8002a26 <_malloc_r+0x7e>
 8002a06:	600b      	str	r3, [r1, #0]
 8002a08:	50cd      	str	r5, [r1, r3]
 8002a0a:	18cc      	adds	r4, r1, r3
 8002a0c:	4630      	mov	r0, r6
 8002a0e:	f000 fd4a 	bl	80034a6 <__malloc_unlock>
 8002a12:	f104 000b 	add.w	r0, r4, #11
 8002a16:	1d23      	adds	r3, r4, #4
 8002a18:	f020 0007 	bic.w	r0, r0, #7
 8002a1c:	1ac3      	subs	r3, r0, r3
 8002a1e:	d0d3      	beq.n	80029c8 <_malloc_r+0x20>
 8002a20:	425a      	negs	r2, r3
 8002a22:	50e2      	str	r2, [r4, r3]
 8002a24:	e7d0      	b.n	80029c8 <_malloc_r+0x20>
 8002a26:	428c      	cmp	r4, r1
 8002a28:	684b      	ldr	r3, [r1, #4]
 8002a2a:	bf16      	itet	ne
 8002a2c:	6063      	strne	r3, [r4, #4]
 8002a2e:	6013      	streq	r3, [r2, #0]
 8002a30:	460c      	movne	r4, r1
 8002a32:	e7eb      	b.n	8002a0c <_malloc_r+0x64>
 8002a34:	460c      	mov	r4, r1
 8002a36:	6849      	ldr	r1, [r1, #4]
 8002a38:	e7cc      	b.n	80029d4 <_malloc_r+0x2c>
 8002a3a:	1cc4      	adds	r4, r0, #3
 8002a3c:	f024 0403 	bic.w	r4, r4, #3
 8002a40:	42a0      	cmp	r0, r4
 8002a42:	d005      	beq.n	8002a50 <_malloc_r+0xa8>
 8002a44:	1a21      	subs	r1, r4, r0
 8002a46:	4630      	mov	r0, r6
 8002a48:	f000 fad0 	bl	8002fec <_sbrk_r>
 8002a4c:	3001      	adds	r0, #1
 8002a4e:	d0cf      	beq.n	80029f0 <_malloc_r+0x48>
 8002a50:	6025      	str	r5, [r4, #0]
 8002a52:	e7db      	b.n	8002a0c <_malloc_r+0x64>
 8002a54:	20000090 	.word	0x20000090
 8002a58:	20000094 	.word	0x20000094

08002a5c <__sfputc_r>:
 8002a5c:	6893      	ldr	r3, [r2, #8]
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	b410      	push	{r4}
 8002a64:	6093      	str	r3, [r2, #8]
 8002a66:	da08      	bge.n	8002a7a <__sfputc_r+0x1e>
 8002a68:	6994      	ldr	r4, [r2, #24]
 8002a6a:	42a3      	cmp	r3, r4
 8002a6c:	db01      	blt.n	8002a72 <__sfputc_r+0x16>
 8002a6e:	290a      	cmp	r1, #10
 8002a70:	d103      	bne.n	8002a7a <__sfputc_r+0x1e>
 8002a72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a76:	f000 bb0d 	b.w	8003094 <__swbuf_r>
 8002a7a:	6813      	ldr	r3, [r2, #0]
 8002a7c:	1c58      	adds	r0, r3, #1
 8002a7e:	6010      	str	r0, [r2, #0]
 8002a80:	7019      	strb	r1, [r3, #0]
 8002a82:	4608      	mov	r0, r1
 8002a84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a88:	4770      	bx	lr

08002a8a <__sfputs_r>:
 8002a8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a8c:	4606      	mov	r6, r0
 8002a8e:	460f      	mov	r7, r1
 8002a90:	4614      	mov	r4, r2
 8002a92:	18d5      	adds	r5, r2, r3
 8002a94:	42ac      	cmp	r4, r5
 8002a96:	d101      	bne.n	8002a9c <__sfputs_r+0x12>
 8002a98:	2000      	movs	r0, #0
 8002a9a:	e007      	b.n	8002aac <__sfputs_r+0x22>
 8002a9c:	463a      	mov	r2, r7
 8002a9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002aa2:	4630      	mov	r0, r6
 8002aa4:	f7ff ffda 	bl	8002a5c <__sfputc_r>
 8002aa8:	1c43      	adds	r3, r0, #1
 8002aaa:	d1f3      	bne.n	8002a94 <__sfputs_r+0xa>
 8002aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002ab0 <_vfiprintf_r>:
 8002ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ab4:	460c      	mov	r4, r1
 8002ab6:	b09d      	sub	sp, #116	; 0x74
 8002ab8:	4617      	mov	r7, r2
 8002aba:	461d      	mov	r5, r3
 8002abc:	4606      	mov	r6, r0
 8002abe:	b118      	cbz	r0, 8002ac8 <_vfiprintf_r+0x18>
 8002ac0:	6983      	ldr	r3, [r0, #24]
 8002ac2:	b90b      	cbnz	r3, 8002ac8 <_vfiprintf_r+0x18>
 8002ac4:	f7ff fee6 	bl	8002894 <__sinit>
 8002ac8:	4b7c      	ldr	r3, [pc, #496]	; (8002cbc <_vfiprintf_r+0x20c>)
 8002aca:	429c      	cmp	r4, r3
 8002acc:	d158      	bne.n	8002b80 <_vfiprintf_r+0xd0>
 8002ace:	6874      	ldr	r4, [r6, #4]
 8002ad0:	89a3      	ldrh	r3, [r4, #12]
 8002ad2:	0718      	lsls	r0, r3, #28
 8002ad4:	d55e      	bpl.n	8002b94 <_vfiprintf_r+0xe4>
 8002ad6:	6923      	ldr	r3, [r4, #16]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d05b      	beq.n	8002b94 <_vfiprintf_r+0xe4>
 8002adc:	2300      	movs	r3, #0
 8002ade:	9309      	str	r3, [sp, #36]	; 0x24
 8002ae0:	2320      	movs	r3, #32
 8002ae2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ae6:	2330      	movs	r3, #48	; 0x30
 8002ae8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002aec:	9503      	str	r5, [sp, #12]
 8002aee:	f04f 0b01 	mov.w	fp, #1
 8002af2:	46b8      	mov	r8, r7
 8002af4:	4645      	mov	r5, r8
 8002af6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002afa:	b10b      	cbz	r3, 8002b00 <_vfiprintf_r+0x50>
 8002afc:	2b25      	cmp	r3, #37	; 0x25
 8002afe:	d154      	bne.n	8002baa <_vfiprintf_r+0xfa>
 8002b00:	ebb8 0a07 	subs.w	sl, r8, r7
 8002b04:	d00b      	beq.n	8002b1e <_vfiprintf_r+0x6e>
 8002b06:	4653      	mov	r3, sl
 8002b08:	463a      	mov	r2, r7
 8002b0a:	4621      	mov	r1, r4
 8002b0c:	4630      	mov	r0, r6
 8002b0e:	f7ff ffbc 	bl	8002a8a <__sfputs_r>
 8002b12:	3001      	adds	r0, #1
 8002b14:	f000 80c2 	beq.w	8002c9c <_vfiprintf_r+0x1ec>
 8002b18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b1a:	4453      	add	r3, sl
 8002b1c:	9309      	str	r3, [sp, #36]	; 0x24
 8002b1e:	f898 3000 	ldrb.w	r3, [r8]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	f000 80ba 	beq.w	8002c9c <_vfiprintf_r+0x1ec>
 8002b28:	2300      	movs	r3, #0
 8002b2a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b32:	9304      	str	r3, [sp, #16]
 8002b34:	9307      	str	r3, [sp, #28]
 8002b36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002b3a:	931a      	str	r3, [sp, #104]	; 0x68
 8002b3c:	46a8      	mov	r8, r5
 8002b3e:	2205      	movs	r2, #5
 8002b40:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002b44:	485e      	ldr	r0, [pc, #376]	; (8002cc0 <_vfiprintf_r+0x210>)
 8002b46:	f7fd fb63 	bl	8000210 <memchr>
 8002b4a:	9b04      	ldr	r3, [sp, #16]
 8002b4c:	bb78      	cbnz	r0, 8002bae <_vfiprintf_r+0xfe>
 8002b4e:	06d9      	lsls	r1, r3, #27
 8002b50:	bf44      	itt	mi
 8002b52:	2220      	movmi	r2, #32
 8002b54:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b58:	071a      	lsls	r2, r3, #28
 8002b5a:	bf44      	itt	mi
 8002b5c:	222b      	movmi	r2, #43	; 0x2b
 8002b5e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b62:	782a      	ldrb	r2, [r5, #0]
 8002b64:	2a2a      	cmp	r2, #42	; 0x2a
 8002b66:	d02a      	beq.n	8002bbe <_vfiprintf_r+0x10e>
 8002b68:	9a07      	ldr	r2, [sp, #28]
 8002b6a:	46a8      	mov	r8, r5
 8002b6c:	2000      	movs	r0, #0
 8002b6e:	250a      	movs	r5, #10
 8002b70:	4641      	mov	r1, r8
 8002b72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b76:	3b30      	subs	r3, #48	; 0x30
 8002b78:	2b09      	cmp	r3, #9
 8002b7a:	d969      	bls.n	8002c50 <_vfiprintf_r+0x1a0>
 8002b7c:	b360      	cbz	r0, 8002bd8 <_vfiprintf_r+0x128>
 8002b7e:	e024      	b.n	8002bca <_vfiprintf_r+0x11a>
 8002b80:	4b50      	ldr	r3, [pc, #320]	; (8002cc4 <_vfiprintf_r+0x214>)
 8002b82:	429c      	cmp	r4, r3
 8002b84:	d101      	bne.n	8002b8a <_vfiprintf_r+0xda>
 8002b86:	68b4      	ldr	r4, [r6, #8]
 8002b88:	e7a2      	b.n	8002ad0 <_vfiprintf_r+0x20>
 8002b8a:	4b4f      	ldr	r3, [pc, #316]	; (8002cc8 <_vfiprintf_r+0x218>)
 8002b8c:	429c      	cmp	r4, r3
 8002b8e:	bf08      	it	eq
 8002b90:	68f4      	ldreq	r4, [r6, #12]
 8002b92:	e79d      	b.n	8002ad0 <_vfiprintf_r+0x20>
 8002b94:	4621      	mov	r1, r4
 8002b96:	4630      	mov	r0, r6
 8002b98:	f000 fae0 	bl	800315c <__swsetup_r>
 8002b9c:	2800      	cmp	r0, #0
 8002b9e:	d09d      	beq.n	8002adc <_vfiprintf_r+0x2c>
 8002ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ba4:	b01d      	add	sp, #116	; 0x74
 8002ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002baa:	46a8      	mov	r8, r5
 8002bac:	e7a2      	b.n	8002af4 <_vfiprintf_r+0x44>
 8002bae:	4a44      	ldr	r2, [pc, #272]	; (8002cc0 <_vfiprintf_r+0x210>)
 8002bb0:	1a80      	subs	r0, r0, r2
 8002bb2:	fa0b f000 	lsl.w	r0, fp, r0
 8002bb6:	4318      	orrs	r0, r3
 8002bb8:	9004      	str	r0, [sp, #16]
 8002bba:	4645      	mov	r5, r8
 8002bbc:	e7be      	b.n	8002b3c <_vfiprintf_r+0x8c>
 8002bbe:	9a03      	ldr	r2, [sp, #12]
 8002bc0:	1d11      	adds	r1, r2, #4
 8002bc2:	6812      	ldr	r2, [r2, #0]
 8002bc4:	9103      	str	r1, [sp, #12]
 8002bc6:	2a00      	cmp	r2, #0
 8002bc8:	db01      	blt.n	8002bce <_vfiprintf_r+0x11e>
 8002bca:	9207      	str	r2, [sp, #28]
 8002bcc:	e004      	b.n	8002bd8 <_vfiprintf_r+0x128>
 8002bce:	4252      	negs	r2, r2
 8002bd0:	f043 0302 	orr.w	r3, r3, #2
 8002bd4:	9207      	str	r2, [sp, #28]
 8002bd6:	9304      	str	r3, [sp, #16]
 8002bd8:	f898 3000 	ldrb.w	r3, [r8]
 8002bdc:	2b2e      	cmp	r3, #46	; 0x2e
 8002bde:	d10e      	bne.n	8002bfe <_vfiprintf_r+0x14e>
 8002be0:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002be4:	2b2a      	cmp	r3, #42	; 0x2a
 8002be6:	d138      	bne.n	8002c5a <_vfiprintf_r+0x1aa>
 8002be8:	9b03      	ldr	r3, [sp, #12]
 8002bea:	1d1a      	adds	r2, r3, #4
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	9203      	str	r2, [sp, #12]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	bfb8      	it	lt
 8002bf4:	f04f 33ff 	movlt.w	r3, #4294967295
 8002bf8:	f108 0802 	add.w	r8, r8, #2
 8002bfc:	9305      	str	r3, [sp, #20]
 8002bfe:	4d33      	ldr	r5, [pc, #204]	; (8002ccc <_vfiprintf_r+0x21c>)
 8002c00:	f898 1000 	ldrb.w	r1, [r8]
 8002c04:	2203      	movs	r2, #3
 8002c06:	4628      	mov	r0, r5
 8002c08:	f7fd fb02 	bl	8000210 <memchr>
 8002c0c:	b140      	cbz	r0, 8002c20 <_vfiprintf_r+0x170>
 8002c0e:	2340      	movs	r3, #64	; 0x40
 8002c10:	1b40      	subs	r0, r0, r5
 8002c12:	fa03 f000 	lsl.w	r0, r3, r0
 8002c16:	9b04      	ldr	r3, [sp, #16]
 8002c18:	4303      	orrs	r3, r0
 8002c1a:	f108 0801 	add.w	r8, r8, #1
 8002c1e:	9304      	str	r3, [sp, #16]
 8002c20:	f898 1000 	ldrb.w	r1, [r8]
 8002c24:	482a      	ldr	r0, [pc, #168]	; (8002cd0 <_vfiprintf_r+0x220>)
 8002c26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002c2a:	2206      	movs	r2, #6
 8002c2c:	f108 0701 	add.w	r7, r8, #1
 8002c30:	f7fd faee 	bl	8000210 <memchr>
 8002c34:	2800      	cmp	r0, #0
 8002c36:	d037      	beq.n	8002ca8 <_vfiprintf_r+0x1f8>
 8002c38:	4b26      	ldr	r3, [pc, #152]	; (8002cd4 <_vfiprintf_r+0x224>)
 8002c3a:	bb1b      	cbnz	r3, 8002c84 <_vfiprintf_r+0x1d4>
 8002c3c:	9b03      	ldr	r3, [sp, #12]
 8002c3e:	3307      	adds	r3, #7
 8002c40:	f023 0307 	bic.w	r3, r3, #7
 8002c44:	3308      	adds	r3, #8
 8002c46:	9303      	str	r3, [sp, #12]
 8002c48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c4a:	444b      	add	r3, r9
 8002c4c:	9309      	str	r3, [sp, #36]	; 0x24
 8002c4e:	e750      	b.n	8002af2 <_vfiprintf_r+0x42>
 8002c50:	fb05 3202 	mla	r2, r5, r2, r3
 8002c54:	2001      	movs	r0, #1
 8002c56:	4688      	mov	r8, r1
 8002c58:	e78a      	b.n	8002b70 <_vfiprintf_r+0xc0>
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	f108 0801 	add.w	r8, r8, #1
 8002c60:	9305      	str	r3, [sp, #20]
 8002c62:	4619      	mov	r1, r3
 8002c64:	250a      	movs	r5, #10
 8002c66:	4640      	mov	r0, r8
 8002c68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c6c:	3a30      	subs	r2, #48	; 0x30
 8002c6e:	2a09      	cmp	r2, #9
 8002c70:	d903      	bls.n	8002c7a <_vfiprintf_r+0x1ca>
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d0c3      	beq.n	8002bfe <_vfiprintf_r+0x14e>
 8002c76:	9105      	str	r1, [sp, #20]
 8002c78:	e7c1      	b.n	8002bfe <_vfiprintf_r+0x14e>
 8002c7a:	fb05 2101 	mla	r1, r5, r1, r2
 8002c7e:	2301      	movs	r3, #1
 8002c80:	4680      	mov	r8, r0
 8002c82:	e7f0      	b.n	8002c66 <_vfiprintf_r+0x1b6>
 8002c84:	ab03      	add	r3, sp, #12
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	4622      	mov	r2, r4
 8002c8a:	4b13      	ldr	r3, [pc, #76]	; (8002cd8 <_vfiprintf_r+0x228>)
 8002c8c:	a904      	add	r1, sp, #16
 8002c8e:	4630      	mov	r0, r6
 8002c90:	f3af 8000 	nop.w
 8002c94:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002c98:	4681      	mov	r9, r0
 8002c9a:	d1d5      	bne.n	8002c48 <_vfiprintf_r+0x198>
 8002c9c:	89a3      	ldrh	r3, [r4, #12]
 8002c9e:	065b      	lsls	r3, r3, #25
 8002ca0:	f53f af7e 	bmi.w	8002ba0 <_vfiprintf_r+0xf0>
 8002ca4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002ca6:	e77d      	b.n	8002ba4 <_vfiprintf_r+0xf4>
 8002ca8:	ab03      	add	r3, sp, #12
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	4622      	mov	r2, r4
 8002cae:	4b0a      	ldr	r3, [pc, #40]	; (8002cd8 <_vfiprintf_r+0x228>)
 8002cb0:	a904      	add	r1, sp, #16
 8002cb2:	4630      	mov	r0, r6
 8002cb4:	f000 f888 	bl	8002dc8 <_printf_i>
 8002cb8:	e7ec      	b.n	8002c94 <_vfiprintf_r+0x1e4>
 8002cba:	bf00      	nop
 8002cbc:	080036d0 	.word	0x080036d0
 8002cc0:	08003710 	.word	0x08003710
 8002cc4:	080036f0 	.word	0x080036f0
 8002cc8:	080036b0 	.word	0x080036b0
 8002ccc:	08003716 	.word	0x08003716
 8002cd0:	0800371a 	.word	0x0800371a
 8002cd4:	00000000 	.word	0x00000000
 8002cd8:	08002a8b 	.word	0x08002a8b

08002cdc <_printf_common>:
 8002cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ce0:	4691      	mov	r9, r2
 8002ce2:	461f      	mov	r7, r3
 8002ce4:	688a      	ldr	r2, [r1, #8]
 8002ce6:	690b      	ldr	r3, [r1, #16]
 8002ce8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002cec:	4293      	cmp	r3, r2
 8002cee:	bfb8      	it	lt
 8002cf0:	4613      	movlt	r3, r2
 8002cf2:	f8c9 3000 	str.w	r3, [r9]
 8002cf6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002cfa:	4606      	mov	r6, r0
 8002cfc:	460c      	mov	r4, r1
 8002cfe:	b112      	cbz	r2, 8002d06 <_printf_common+0x2a>
 8002d00:	3301      	adds	r3, #1
 8002d02:	f8c9 3000 	str.w	r3, [r9]
 8002d06:	6823      	ldr	r3, [r4, #0]
 8002d08:	0699      	lsls	r1, r3, #26
 8002d0a:	bf42      	ittt	mi
 8002d0c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002d10:	3302      	addmi	r3, #2
 8002d12:	f8c9 3000 	strmi.w	r3, [r9]
 8002d16:	6825      	ldr	r5, [r4, #0]
 8002d18:	f015 0506 	ands.w	r5, r5, #6
 8002d1c:	d107      	bne.n	8002d2e <_printf_common+0x52>
 8002d1e:	f104 0a19 	add.w	sl, r4, #25
 8002d22:	68e3      	ldr	r3, [r4, #12]
 8002d24:	f8d9 2000 	ldr.w	r2, [r9]
 8002d28:	1a9b      	subs	r3, r3, r2
 8002d2a:	42ab      	cmp	r3, r5
 8002d2c:	dc28      	bgt.n	8002d80 <_printf_common+0xa4>
 8002d2e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002d32:	6822      	ldr	r2, [r4, #0]
 8002d34:	3300      	adds	r3, #0
 8002d36:	bf18      	it	ne
 8002d38:	2301      	movne	r3, #1
 8002d3a:	0692      	lsls	r2, r2, #26
 8002d3c:	d42d      	bmi.n	8002d9a <_printf_common+0xbe>
 8002d3e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d42:	4639      	mov	r1, r7
 8002d44:	4630      	mov	r0, r6
 8002d46:	47c0      	blx	r8
 8002d48:	3001      	adds	r0, #1
 8002d4a:	d020      	beq.n	8002d8e <_printf_common+0xb2>
 8002d4c:	6823      	ldr	r3, [r4, #0]
 8002d4e:	68e5      	ldr	r5, [r4, #12]
 8002d50:	f8d9 2000 	ldr.w	r2, [r9]
 8002d54:	f003 0306 	and.w	r3, r3, #6
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	bf08      	it	eq
 8002d5c:	1aad      	subeq	r5, r5, r2
 8002d5e:	68a3      	ldr	r3, [r4, #8]
 8002d60:	6922      	ldr	r2, [r4, #16]
 8002d62:	bf0c      	ite	eq
 8002d64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d68:	2500      	movne	r5, #0
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	bfc4      	itt	gt
 8002d6e:	1a9b      	subgt	r3, r3, r2
 8002d70:	18ed      	addgt	r5, r5, r3
 8002d72:	f04f 0900 	mov.w	r9, #0
 8002d76:	341a      	adds	r4, #26
 8002d78:	454d      	cmp	r5, r9
 8002d7a:	d11a      	bne.n	8002db2 <_printf_common+0xd6>
 8002d7c:	2000      	movs	r0, #0
 8002d7e:	e008      	b.n	8002d92 <_printf_common+0xb6>
 8002d80:	2301      	movs	r3, #1
 8002d82:	4652      	mov	r2, sl
 8002d84:	4639      	mov	r1, r7
 8002d86:	4630      	mov	r0, r6
 8002d88:	47c0      	blx	r8
 8002d8a:	3001      	adds	r0, #1
 8002d8c:	d103      	bne.n	8002d96 <_printf_common+0xba>
 8002d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8002d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d96:	3501      	adds	r5, #1
 8002d98:	e7c3      	b.n	8002d22 <_printf_common+0x46>
 8002d9a:	18e1      	adds	r1, r4, r3
 8002d9c:	1c5a      	adds	r2, r3, #1
 8002d9e:	2030      	movs	r0, #48	; 0x30
 8002da0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002da4:	4422      	add	r2, r4
 8002da6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002daa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002dae:	3302      	adds	r3, #2
 8002db0:	e7c5      	b.n	8002d3e <_printf_common+0x62>
 8002db2:	2301      	movs	r3, #1
 8002db4:	4622      	mov	r2, r4
 8002db6:	4639      	mov	r1, r7
 8002db8:	4630      	mov	r0, r6
 8002dba:	47c0      	blx	r8
 8002dbc:	3001      	adds	r0, #1
 8002dbe:	d0e6      	beq.n	8002d8e <_printf_common+0xb2>
 8002dc0:	f109 0901 	add.w	r9, r9, #1
 8002dc4:	e7d8      	b.n	8002d78 <_printf_common+0x9c>
	...

08002dc8 <_printf_i>:
 8002dc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002dcc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002dd0:	460c      	mov	r4, r1
 8002dd2:	7e09      	ldrb	r1, [r1, #24]
 8002dd4:	b085      	sub	sp, #20
 8002dd6:	296e      	cmp	r1, #110	; 0x6e
 8002dd8:	4617      	mov	r7, r2
 8002dda:	4606      	mov	r6, r0
 8002ddc:	4698      	mov	r8, r3
 8002dde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002de0:	f000 80b3 	beq.w	8002f4a <_printf_i+0x182>
 8002de4:	d822      	bhi.n	8002e2c <_printf_i+0x64>
 8002de6:	2963      	cmp	r1, #99	; 0x63
 8002de8:	d036      	beq.n	8002e58 <_printf_i+0x90>
 8002dea:	d80a      	bhi.n	8002e02 <_printf_i+0x3a>
 8002dec:	2900      	cmp	r1, #0
 8002dee:	f000 80b9 	beq.w	8002f64 <_printf_i+0x19c>
 8002df2:	2958      	cmp	r1, #88	; 0x58
 8002df4:	f000 8083 	beq.w	8002efe <_printf_i+0x136>
 8002df8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002dfc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002e00:	e032      	b.n	8002e68 <_printf_i+0xa0>
 8002e02:	2964      	cmp	r1, #100	; 0x64
 8002e04:	d001      	beq.n	8002e0a <_printf_i+0x42>
 8002e06:	2969      	cmp	r1, #105	; 0x69
 8002e08:	d1f6      	bne.n	8002df8 <_printf_i+0x30>
 8002e0a:	6820      	ldr	r0, [r4, #0]
 8002e0c:	6813      	ldr	r3, [r2, #0]
 8002e0e:	0605      	lsls	r5, r0, #24
 8002e10:	f103 0104 	add.w	r1, r3, #4
 8002e14:	d52a      	bpl.n	8002e6c <_printf_i+0xa4>
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	6011      	str	r1, [r2, #0]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	da03      	bge.n	8002e26 <_printf_i+0x5e>
 8002e1e:	222d      	movs	r2, #45	; 0x2d
 8002e20:	425b      	negs	r3, r3
 8002e22:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002e26:	486f      	ldr	r0, [pc, #444]	; (8002fe4 <_printf_i+0x21c>)
 8002e28:	220a      	movs	r2, #10
 8002e2a:	e039      	b.n	8002ea0 <_printf_i+0xd8>
 8002e2c:	2973      	cmp	r1, #115	; 0x73
 8002e2e:	f000 809d 	beq.w	8002f6c <_printf_i+0x1a4>
 8002e32:	d808      	bhi.n	8002e46 <_printf_i+0x7e>
 8002e34:	296f      	cmp	r1, #111	; 0x6f
 8002e36:	d020      	beq.n	8002e7a <_printf_i+0xb2>
 8002e38:	2970      	cmp	r1, #112	; 0x70
 8002e3a:	d1dd      	bne.n	8002df8 <_printf_i+0x30>
 8002e3c:	6823      	ldr	r3, [r4, #0]
 8002e3e:	f043 0320 	orr.w	r3, r3, #32
 8002e42:	6023      	str	r3, [r4, #0]
 8002e44:	e003      	b.n	8002e4e <_printf_i+0x86>
 8002e46:	2975      	cmp	r1, #117	; 0x75
 8002e48:	d017      	beq.n	8002e7a <_printf_i+0xb2>
 8002e4a:	2978      	cmp	r1, #120	; 0x78
 8002e4c:	d1d4      	bne.n	8002df8 <_printf_i+0x30>
 8002e4e:	2378      	movs	r3, #120	; 0x78
 8002e50:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002e54:	4864      	ldr	r0, [pc, #400]	; (8002fe8 <_printf_i+0x220>)
 8002e56:	e055      	b.n	8002f04 <_printf_i+0x13c>
 8002e58:	6813      	ldr	r3, [r2, #0]
 8002e5a:	1d19      	adds	r1, r3, #4
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	6011      	str	r1, [r2, #0]
 8002e60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e08c      	b.n	8002f86 <_printf_i+0x1be>
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6011      	str	r1, [r2, #0]
 8002e70:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002e74:	bf18      	it	ne
 8002e76:	b21b      	sxthne	r3, r3
 8002e78:	e7cf      	b.n	8002e1a <_printf_i+0x52>
 8002e7a:	6813      	ldr	r3, [r2, #0]
 8002e7c:	6825      	ldr	r5, [r4, #0]
 8002e7e:	1d18      	adds	r0, r3, #4
 8002e80:	6010      	str	r0, [r2, #0]
 8002e82:	0628      	lsls	r0, r5, #24
 8002e84:	d501      	bpl.n	8002e8a <_printf_i+0xc2>
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	e002      	b.n	8002e90 <_printf_i+0xc8>
 8002e8a:	0668      	lsls	r0, r5, #25
 8002e8c:	d5fb      	bpl.n	8002e86 <_printf_i+0xbe>
 8002e8e:	881b      	ldrh	r3, [r3, #0]
 8002e90:	4854      	ldr	r0, [pc, #336]	; (8002fe4 <_printf_i+0x21c>)
 8002e92:	296f      	cmp	r1, #111	; 0x6f
 8002e94:	bf14      	ite	ne
 8002e96:	220a      	movne	r2, #10
 8002e98:	2208      	moveq	r2, #8
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002ea0:	6865      	ldr	r5, [r4, #4]
 8002ea2:	60a5      	str	r5, [r4, #8]
 8002ea4:	2d00      	cmp	r5, #0
 8002ea6:	f2c0 8095 	blt.w	8002fd4 <_printf_i+0x20c>
 8002eaa:	6821      	ldr	r1, [r4, #0]
 8002eac:	f021 0104 	bic.w	r1, r1, #4
 8002eb0:	6021      	str	r1, [r4, #0]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d13d      	bne.n	8002f32 <_printf_i+0x16a>
 8002eb6:	2d00      	cmp	r5, #0
 8002eb8:	f040 808e 	bne.w	8002fd8 <_printf_i+0x210>
 8002ebc:	4665      	mov	r5, ip
 8002ebe:	2a08      	cmp	r2, #8
 8002ec0:	d10b      	bne.n	8002eda <_printf_i+0x112>
 8002ec2:	6823      	ldr	r3, [r4, #0]
 8002ec4:	07db      	lsls	r3, r3, #31
 8002ec6:	d508      	bpl.n	8002eda <_printf_i+0x112>
 8002ec8:	6923      	ldr	r3, [r4, #16]
 8002eca:	6862      	ldr	r2, [r4, #4]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	bfde      	ittt	le
 8002ed0:	2330      	movle	r3, #48	; 0x30
 8002ed2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002ed6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002eda:	ebac 0305 	sub.w	r3, ip, r5
 8002ede:	6123      	str	r3, [r4, #16]
 8002ee0:	f8cd 8000 	str.w	r8, [sp]
 8002ee4:	463b      	mov	r3, r7
 8002ee6:	aa03      	add	r2, sp, #12
 8002ee8:	4621      	mov	r1, r4
 8002eea:	4630      	mov	r0, r6
 8002eec:	f7ff fef6 	bl	8002cdc <_printf_common>
 8002ef0:	3001      	adds	r0, #1
 8002ef2:	d14d      	bne.n	8002f90 <_printf_i+0x1c8>
 8002ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef8:	b005      	add	sp, #20
 8002efa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002efe:	4839      	ldr	r0, [pc, #228]	; (8002fe4 <_printf_i+0x21c>)
 8002f00:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002f04:	6813      	ldr	r3, [r2, #0]
 8002f06:	6821      	ldr	r1, [r4, #0]
 8002f08:	1d1d      	adds	r5, r3, #4
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6015      	str	r5, [r2, #0]
 8002f0e:	060a      	lsls	r2, r1, #24
 8002f10:	d50b      	bpl.n	8002f2a <_printf_i+0x162>
 8002f12:	07ca      	lsls	r2, r1, #31
 8002f14:	bf44      	itt	mi
 8002f16:	f041 0120 	orrmi.w	r1, r1, #32
 8002f1a:	6021      	strmi	r1, [r4, #0]
 8002f1c:	b91b      	cbnz	r3, 8002f26 <_printf_i+0x15e>
 8002f1e:	6822      	ldr	r2, [r4, #0]
 8002f20:	f022 0220 	bic.w	r2, r2, #32
 8002f24:	6022      	str	r2, [r4, #0]
 8002f26:	2210      	movs	r2, #16
 8002f28:	e7b7      	b.n	8002e9a <_printf_i+0xd2>
 8002f2a:	064d      	lsls	r5, r1, #25
 8002f2c:	bf48      	it	mi
 8002f2e:	b29b      	uxthmi	r3, r3
 8002f30:	e7ef      	b.n	8002f12 <_printf_i+0x14a>
 8002f32:	4665      	mov	r5, ip
 8002f34:	fbb3 f1f2 	udiv	r1, r3, r2
 8002f38:	fb02 3311 	mls	r3, r2, r1, r3
 8002f3c:	5cc3      	ldrb	r3, [r0, r3]
 8002f3e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002f42:	460b      	mov	r3, r1
 8002f44:	2900      	cmp	r1, #0
 8002f46:	d1f5      	bne.n	8002f34 <_printf_i+0x16c>
 8002f48:	e7b9      	b.n	8002ebe <_printf_i+0xf6>
 8002f4a:	6813      	ldr	r3, [r2, #0]
 8002f4c:	6825      	ldr	r5, [r4, #0]
 8002f4e:	6961      	ldr	r1, [r4, #20]
 8002f50:	1d18      	adds	r0, r3, #4
 8002f52:	6010      	str	r0, [r2, #0]
 8002f54:	0628      	lsls	r0, r5, #24
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	d501      	bpl.n	8002f5e <_printf_i+0x196>
 8002f5a:	6019      	str	r1, [r3, #0]
 8002f5c:	e002      	b.n	8002f64 <_printf_i+0x19c>
 8002f5e:	066a      	lsls	r2, r5, #25
 8002f60:	d5fb      	bpl.n	8002f5a <_printf_i+0x192>
 8002f62:	8019      	strh	r1, [r3, #0]
 8002f64:	2300      	movs	r3, #0
 8002f66:	6123      	str	r3, [r4, #16]
 8002f68:	4665      	mov	r5, ip
 8002f6a:	e7b9      	b.n	8002ee0 <_printf_i+0x118>
 8002f6c:	6813      	ldr	r3, [r2, #0]
 8002f6e:	1d19      	adds	r1, r3, #4
 8002f70:	6011      	str	r1, [r2, #0]
 8002f72:	681d      	ldr	r5, [r3, #0]
 8002f74:	6862      	ldr	r2, [r4, #4]
 8002f76:	2100      	movs	r1, #0
 8002f78:	4628      	mov	r0, r5
 8002f7a:	f7fd f949 	bl	8000210 <memchr>
 8002f7e:	b108      	cbz	r0, 8002f84 <_printf_i+0x1bc>
 8002f80:	1b40      	subs	r0, r0, r5
 8002f82:	6060      	str	r0, [r4, #4]
 8002f84:	6863      	ldr	r3, [r4, #4]
 8002f86:	6123      	str	r3, [r4, #16]
 8002f88:	2300      	movs	r3, #0
 8002f8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f8e:	e7a7      	b.n	8002ee0 <_printf_i+0x118>
 8002f90:	6923      	ldr	r3, [r4, #16]
 8002f92:	462a      	mov	r2, r5
 8002f94:	4639      	mov	r1, r7
 8002f96:	4630      	mov	r0, r6
 8002f98:	47c0      	blx	r8
 8002f9a:	3001      	adds	r0, #1
 8002f9c:	d0aa      	beq.n	8002ef4 <_printf_i+0x12c>
 8002f9e:	6823      	ldr	r3, [r4, #0]
 8002fa0:	079b      	lsls	r3, r3, #30
 8002fa2:	d413      	bmi.n	8002fcc <_printf_i+0x204>
 8002fa4:	68e0      	ldr	r0, [r4, #12]
 8002fa6:	9b03      	ldr	r3, [sp, #12]
 8002fa8:	4298      	cmp	r0, r3
 8002faa:	bfb8      	it	lt
 8002fac:	4618      	movlt	r0, r3
 8002fae:	e7a3      	b.n	8002ef8 <_printf_i+0x130>
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	464a      	mov	r2, r9
 8002fb4:	4639      	mov	r1, r7
 8002fb6:	4630      	mov	r0, r6
 8002fb8:	47c0      	blx	r8
 8002fba:	3001      	adds	r0, #1
 8002fbc:	d09a      	beq.n	8002ef4 <_printf_i+0x12c>
 8002fbe:	3501      	adds	r5, #1
 8002fc0:	68e3      	ldr	r3, [r4, #12]
 8002fc2:	9a03      	ldr	r2, [sp, #12]
 8002fc4:	1a9b      	subs	r3, r3, r2
 8002fc6:	42ab      	cmp	r3, r5
 8002fc8:	dcf2      	bgt.n	8002fb0 <_printf_i+0x1e8>
 8002fca:	e7eb      	b.n	8002fa4 <_printf_i+0x1dc>
 8002fcc:	2500      	movs	r5, #0
 8002fce:	f104 0919 	add.w	r9, r4, #25
 8002fd2:	e7f5      	b.n	8002fc0 <_printf_i+0x1f8>
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d1ac      	bne.n	8002f32 <_printf_i+0x16a>
 8002fd8:	7803      	ldrb	r3, [r0, #0]
 8002fda:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002fde:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002fe2:	e76c      	b.n	8002ebe <_printf_i+0xf6>
 8002fe4:	08003721 	.word	0x08003721
 8002fe8:	08003732 	.word	0x08003732

08002fec <_sbrk_r>:
 8002fec:	b538      	push	{r3, r4, r5, lr}
 8002fee:	4c06      	ldr	r4, [pc, #24]	; (8003008 <_sbrk_r+0x1c>)
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	4605      	mov	r5, r0
 8002ff4:	4608      	mov	r0, r1
 8002ff6:	6023      	str	r3, [r4, #0]
 8002ff8:	f7fd fe58 	bl	8000cac <_sbrk>
 8002ffc:	1c43      	adds	r3, r0, #1
 8002ffe:	d102      	bne.n	8003006 <_sbrk_r+0x1a>
 8003000:	6823      	ldr	r3, [r4, #0]
 8003002:	b103      	cbz	r3, 8003006 <_sbrk_r+0x1a>
 8003004:	602b      	str	r3, [r5, #0]
 8003006:	bd38      	pop	{r3, r4, r5, pc}
 8003008:	200000fc 	.word	0x200000fc

0800300c <__sread>:
 800300c:	b510      	push	{r4, lr}
 800300e:	460c      	mov	r4, r1
 8003010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003014:	f000 fa96 	bl	8003544 <_read_r>
 8003018:	2800      	cmp	r0, #0
 800301a:	bfab      	itete	ge
 800301c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800301e:	89a3      	ldrhlt	r3, [r4, #12]
 8003020:	181b      	addge	r3, r3, r0
 8003022:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003026:	bfac      	ite	ge
 8003028:	6563      	strge	r3, [r4, #84]	; 0x54
 800302a:	81a3      	strhlt	r3, [r4, #12]
 800302c:	bd10      	pop	{r4, pc}

0800302e <__swrite>:
 800302e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003032:	461f      	mov	r7, r3
 8003034:	898b      	ldrh	r3, [r1, #12]
 8003036:	05db      	lsls	r3, r3, #23
 8003038:	4605      	mov	r5, r0
 800303a:	460c      	mov	r4, r1
 800303c:	4616      	mov	r6, r2
 800303e:	d505      	bpl.n	800304c <__swrite+0x1e>
 8003040:	2302      	movs	r3, #2
 8003042:	2200      	movs	r2, #0
 8003044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003048:	f000 f9b6 	bl	80033b8 <_lseek_r>
 800304c:	89a3      	ldrh	r3, [r4, #12]
 800304e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003052:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003056:	81a3      	strh	r3, [r4, #12]
 8003058:	4632      	mov	r2, r6
 800305a:	463b      	mov	r3, r7
 800305c:	4628      	mov	r0, r5
 800305e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003062:	f000 b869 	b.w	8003138 <_write_r>

08003066 <__sseek>:
 8003066:	b510      	push	{r4, lr}
 8003068:	460c      	mov	r4, r1
 800306a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800306e:	f000 f9a3 	bl	80033b8 <_lseek_r>
 8003072:	1c43      	adds	r3, r0, #1
 8003074:	89a3      	ldrh	r3, [r4, #12]
 8003076:	bf15      	itete	ne
 8003078:	6560      	strne	r0, [r4, #84]	; 0x54
 800307a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800307e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003082:	81a3      	strheq	r3, [r4, #12]
 8003084:	bf18      	it	ne
 8003086:	81a3      	strhne	r3, [r4, #12]
 8003088:	bd10      	pop	{r4, pc}

0800308a <__sclose>:
 800308a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800308e:	f000 b8d3 	b.w	8003238 <_close_r>
	...

08003094 <__swbuf_r>:
 8003094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003096:	460e      	mov	r6, r1
 8003098:	4614      	mov	r4, r2
 800309a:	4605      	mov	r5, r0
 800309c:	b118      	cbz	r0, 80030a6 <__swbuf_r+0x12>
 800309e:	6983      	ldr	r3, [r0, #24]
 80030a0:	b90b      	cbnz	r3, 80030a6 <__swbuf_r+0x12>
 80030a2:	f7ff fbf7 	bl	8002894 <__sinit>
 80030a6:	4b21      	ldr	r3, [pc, #132]	; (800312c <__swbuf_r+0x98>)
 80030a8:	429c      	cmp	r4, r3
 80030aa:	d12a      	bne.n	8003102 <__swbuf_r+0x6e>
 80030ac:	686c      	ldr	r4, [r5, #4]
 80030ae:	69a3      	ldr	r3, [r4, #24]
 80030b0:	60a3      	str	r3, [r4, #8]
 80030b2:	89a3      	ldrh	r3, [r4, #12]
 80030b4:	071a      	lsls	r2, r3, #28
 80030b6:	d52e      	bpl.n	8003116 <__swbuf_r+0x82>
 80030b8:	6923      	ldr	r3, [r4, #16]
 80030ba:	b363      	cbz	r3, 8003116 <__swbuf_r+0x82>
 80030bc:	6923      	ldr	r3, [r4, #16]
 80030be:	6820      	ldr	r0, [r4, #0]
 80030c0:	1ac0      	subs	r0, r0, r3
 80030c2:	6963      	ldr	r3, [r4, #20]
 80030c4:	b2f6      	uxtb	r6, r6
 80030c6:	4283      	cmp	r3, r0
 80030c8:	4637      	mov	r7, r6
 80030ca:	dc04      	bgt.n	80030d6 <__swbuf_r+0x42>
 80030cc:	4621      	mov	r1, r4
 80030ce:	4628      	mov	r0, r5
 80030d0:	f000 f948 	bl	8003364 <_fflush_r>
 80030d4:	bb28      	cbnz	r0, 8003122 <__swbuf_r+0x8e>
 80030d6:	68a3      	ldr	r3, [r4, #8]
 80030d8:	3b01      	subs	r3, #1
 80030da:	60a3      	str	r3, [r4, #8]
 80030dc:	6823      	ldr	r3, [r4, #0]
 80030de:	1c5a      	adds	r2, r3, #1
 80030e0:	6022      	str	r2, [r4, #0]
 80030e2:	701e      	strb	r6, [r3, #0]
 80030e4:	6963      	ldr	r3, [r4, #20]
 80030e6:	3001      	adds	r0, #1
 80030e8:	4283      	cmp	r3, r0
 80030ea:	d004      	beq.n	80030f6 <__swbuf_r+0x62>
 80030ec:	89a3      	ldrh	r3, [r4, #12]
 80030ee:	07db      	lsls	r3, r3, #31
 80030f0:	d519      	bpl.n	8003126 <__swbuf_r+0x92>
 80030f2:	2e0a      	cmp	r6, #10
 80030f4:	d117      	bne.n	8003126 <__swbuf_r+0x92>
 80030f6:	4621      	mov	r1, r4
 80030f8:	4628      	mov	r0, r5
 80030fa:	f000 f933 	bl	8003364 <_fflush_r>
 80030fe:	b190      	cbz	r0, 8003126 <__swbuf_r+0x92>
 8003100:	e00f      	b.n	8003122 <__swbuf_r+0x8e>
 8003102:	4b0b      	ldr	r3, [pc, #44]	; (8003130 <__swbuf_r+0x9c>)
 8003104:	429c      	cmp	r4, r3
 8003106:	d101      	bne.n	800310c <__swbuf_r+0x78>
 8003108:	68ac      	ldr	r4, [r5, #8]
 800310a:	e7d0      	b.n	80030ae <__swbuf_r+0x1a>
 800310c:	4b09      	ldr	r3, [pc, #36]	; (8003134 <__swbuf_r+0xa0>)
 800310e:	429c      	cmp	r4, r3
 8003110:	bf08      	it	eq
 8003112:	68ec      	ldreq	r4, [r5, #12]
 8003114:	e7cb      	b.n	80030ae <__swbuf_r+0x1a>
 8003116:	4621      	mov	r1, r4
 8003118:	4628      	mov	r0, r5
 800311a:	f000 f81f 	bl	800315c <__swsetup_r>
 800311e:	2800      	cmp	r0, #0
 8003120:	d0cc      	beq.n	80030bc <__swbuf_r+0x28>
 8003122:	f04f 37ff 	mov.w	r7, #4294967295
 8003126:	4638      	mov	r0, r7
 8003128:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800312a:	bf00      	nop
 800312c:	080036d0 	.word	0x080036d0
 8003130:	080036f0 	.word	0x080036f0
 8003134:	080036b0 	.word	0x080036b0

08003138 <_write_r>:
 8003138:	b538      	push	{r3, r4, r5, lr}
 800313a:	4c07      	ldr	r4, [pc, #28]	; (8003158 <_write_r+0x20>)
 800313c:	4605      	mov	r5, r0
 800313e:	4608      	mov	r0, r1
 8003140:	4611      	mov	r1, r2
 8003142:	2200      	movs	r2, #0
 8003144:	6022      	str	r2, [r4, #0]
 8003146:	461a      	mov	r2, r3
 8003148:	f7fd fd5f 	bl	8000c0a <_write>
 800314c:	1c43      	adds	r3, r0, #1
 800314e:	d102      	bne.n	8003156 <_write_r+0x1e>
 8003150:	6823      	ldr	r3, [r4, #0]
 8003152:	b103      	cbz	r3, 8003156 <_write_r+0x1e>
 8003154:	602b      	str	r3, [r5, #0]
 8003156:	bd38      	pop	{r3, r4, r5, pc}
 8003158:	200000fc 	.word	0x200000fc

0800315c <__swsetup_r>:
 800315c:	4b32      	ldr	r3, [pc, #200]	; (8003228 <__swsetup_r+0xcc>)
 800315e:	b570      	push	{r4, r5, r6, lr}
 8003160:	681d      	ldr	r5, [r3, #0]
 8003162:	4606      	mov	r6, r0
 8003164:	460c      	mov	r4, r1
 8003166:	b125      	cbz	r5, 8003172 <__swsetup_r+0x16>
 8003168:	69ab      	ldr	r3, [r5, #24]
 800316a:	b913      	cbnz	r3, 8003172 <__swsetup_r+0x16>
 800316c:	4628      	mov	r0, r5
 800316e:	f7ff fb91 	bl	8002894 <__sinit>
 8003172:	4b2e      	ldr	r3, [pc, #184]	; (800322c <__swsetup_r+0xd0>)
 8003174:	429c      	cmp	r4, r3
 8003176:	d10f      	bne.n	8003198 <__swsetup_r+0x3c>
 8003178:	686c      	ldr	r4, [r5, #4]
 800317a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800317e:	b29a      	uxth	r2, r3
 8003180:	0715      	lsls	r5, r2, #28
 8003182:	d42c      	bmi.n	80031de <__swsetup_r+0x82>
 8003184:	06d0      	lsls	r0, r2, #27
 8003186:	d411      	bmi.n	80031ac <__swsetup_r+0x50>
 8003188:	2209      	movs	r2, #9
 800318a:	6032      	str	r2, [r6, #0]
 800318c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003190:	81a3      	strh	r3, [r4, #12]
 8003192:	f04f 30ff 	mov.w	r0, #4294967295
 8003196:	e03e      	b.n	8003216 <__swsetup_r+0xba>
 8003198:	4b25      	ldr	r3, [pc, #148]	; (8003230 <__swsetup_r+0xd4>)
 800319a:	429c      	cmp	r4, r3
 800319c:	d101      	bne.n	80031a2 <__swsetup_r+0x46>
 800319e:	68ac      	ldr	r4, [r5, #8]
 80031a0:	e7eb      	b.n	800317a <__swsetup_r+0x1e>
 80031a2:	4b24      	ldr	r3, [pc, #144]	; (8003234 <__swsetup_r+0xd8>)
 80031a4:	429c      	cmp	r4, r3
 80031a6:	bf08      	it	eq
 80031a8:	68ec      	ldreq	r4, [r5, #12]
 80031aa:	e7e6      	b.n	800317a <__swsetup_r+0x1e>
 80031ac:	0751      	lsls	r1, r2, #29
 80031ae:	d512      	bpl.n	80031d6 <__swsetup_r+0x7a>
 80031b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031b2:	b141      	cbz	r1, 80031c6 <__swsetup_r+0x6a>
 80031b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80031b8:	4299      	cmp	r1, r3
 80031ba:	d002      	beq.n	80031c2 <__swsetup_r+0x66>
 80031bc:	4630      	mov	r0, r6
 80031be:	f000 f973 	bl	80034a8 <_free_r>
 80031c2:	2300      	movs	r3, #0
 80031c4:	6363      	str	r3, [r4, #52]	; 0x34
 80031c6:	89a3      	ldrh	r3, [r4, #12]
 80031c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80031cc:	81a3      	strh	r3, [r4, #12]
 80031ce:	2300      	movs	r3, #0
 80031d0:	6063      	str	r3, [r4, #4]
 80031d2:	6923      	ldr	r3, [r4, #16]
 80031d4:	6023      	str	r3, [r4, #0]
 80031d6:	89a3      	ldrh	r3, [r4, #12]
 80031d8:	f043 0308 	orr.w	r3, r3, #8
 80031dc:	81a3      	strh	r3, [r4, #12]
 80031de:	6923      	ldr	r3, [r4, #16]
 80031e0:	b94b      	cbnz	r3, 80031f6 <__swsetup_r+0x9a>
 80031e2:	89a3      	ldrh	r3, [r4, #12]
 80031e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80031e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031ec:	d003      	beq.n	80031f6 <__swsetup_r+0x9a>
 80031ee:	4621      	mov	r1, r4
 80031f0:	4630      	mov	r0, r6
 80031f2:	f000 f917 	bl	8003424 <__smakebuf_r>
 80031f6:	89a2      	ldrh	r2, [r4, #12]
 80031f8:	f012 0301 	ands.w	r3, r2, #1
 80031fc:	d00c      	beq.n	8003218 <__swsetup_r+0xbc>
 80031fe:	2300      	movs	r3, #0
 8003200:	60a3      	str	r3, [r4, #8]
 8003202:	6963      	ldr	r3, [r4, #20]
 8003204:	425b      	negs	r3, r3
 8003206:	61a3      	str	r3, [r4, #24]
 8003208:	6923      	ldr	r3, [r4, #16]
 800320a:	b953      	cbnz	r3, 8003222 <__swsetup_r+0xc6>
 800320c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003210:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003214:	d1ba      	bne.n	800318c <__swsetup_r+0x30>
 8003216:	bd70      	pop	{r4, r5, r6, pc}
 8003218:	0792      	lsls	r2, r2, #30
 800321a:	bf58      	it	pl
 800321c:	6963      	ldrpl	r3, [r4, #20]
 800321e:	60a3      	str	r3, [r4, #8]
 8003220:	e7f2      	b.n	8003208 <__swsetup_r+0xac>
 8003222:	2000      	movs	r0, #0
 8003224:	e7f7      	b.n	8003216 <__swsetup_r+0xba>
 8003226:	bf00      	nop
 8003228:	2000000c 	.word	0x2000000c
 800322c:	080036d0 	.word	0x080036d0
 8003230:	080036f0 	.word	0x080036f0
 8003234:	080036b0 	.word	0x080036b0

08003238 <_close_r>:
 8003238:	b538      	push	{r3, r4, r5, lr}
 800323a:	4c06      	ldr	r4, [pc, #24]	; (8003254 <_close_r+0x1c>)
 800323c:	2300      	movs	r3, #0
 800323e:	4605      	mov	r5, r0
 8003240:	4608      	mov	r0, r1
 8003242:	6023      	str	r3, [r4, #0]
 8003244:	f7fd fcfd 	bl	8000c42 <_close>
 8003248:	1c43      	adds	r3, r0, #1
 800324a:	d102      	bne.n	8003252 <_close_r+0x1a>
 800324c:	6823      	ldr	r3, [r4, #0]
 800324e:	b103      	cbz	r3, 8003252 <_close_r+0x1a>
 8003250:	602b      	str	r3, [r5, #0]
 8003252:	bd38      	pop	{r3, r4, r5, pc}
 8003254:	200000fc 	.word	0x200000fc

08003258 <__sflush_r>:
 8003258:	898a      	ldrh	r2, [r1, #12]
 800325a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800325e:	4605      	mov	r5, r0
 8003260:	0710      	lsls	r0, r2, #28
 8003262:	460c      	mov	r4, r1
 8003264:	d458      	bmi.n	8003318 <__sflush_r+0xc0>
 8003266:	684b      	ldr	r3, [r1, #4]
 8003268:	2b00      	cmp	r3, #0
 800326a:	dc05      	bgt.n	8003278 <__sflush_r+0x20>
 800326c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800326e:	2b00      	cmp	r3, #0
 8003270:	dc02      	bgt.n	8003278 <__sflush_r+0x20>
 8003272:	2000      	movs	r0, #0
 8003274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003278:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800327a:	2e00      	cmp	r6, #0
 800327c:	d0f9      	beq.n	8003272 <__sflush_r+0x1a>
 800327e:	2300      	movs	r3, #0
 8003280:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003284:	682f      	ldr	r7, [r5, #0]
 8003286:	6a21      	ldr	r1, [r4, #32]
 8003288:	602b      	str	r3, [r5, #0]
 800328a:	d032      	beq.n	80032f2 <__sflush_r+0x9a>
 800328c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800328e:	89a3      	ldrh	r3, [r4, #12]
 8003290:	075a      	lsls	r2, r3, #29
 8003292:	d505      	bpl.n	80032a0 <__sflush_r+0x48>
 8003294:	6863      	ldr	r3, [r4, #4]
 8003296:	1ac0      	subs	r0, r0, r3
 8003298:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800329a:	b10b      	cbz	r3, 80032a0 <__sflush_r+0x48>
 800329c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800329e:	1ac0      	subs	r0, r0, r3
 80032a0:	2300      	movs	r3, #0
 80032a2:	4602      	mov	r2, r0
 80032a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80032a6:	6a21      	ldr	r1, [r4, #32]
 80032a8:	4628      	mov	r0, r5
 80032aa:	47b0      	blx	r6
 80032ac:	1c43      	adds	r3, r0, #1
 80032ae:	89a3      	ldrh	r3, [r4, #12]
 80032b0:	d106      	bne.n	80032c0 <__sflush_r+0x68>
 80032b2:	6829      	ldr	r1, [r5, #0]
 80032b4:	291d      	cmp	r1, #29
 80032b6:	d848      	bhi.n	800334a <__sflush_r+0xf2>
 80032b8:	4a29      	ldr	r2, [pc, #164]	; (8003360 <__sflush_r+0x108>)
 80032ba:	40ca      	lsrs	r2, r1
 80032bc:	07d6      	lsls	r6, r2, #31
 80032be:	d544      	bpl.n	800334a <__sflush_r+0xf2>
 80032c0:	2200      	movs	r2, #0
 80032c2:	6062      	str	r2, [r4, #4]
 80032c4:	04d9      	lsls	r1, r3, #19
 80032c6:	6922      	ldr	r2, [r4, #16]
 80032c8:	6022      	str	r2, [r4, #0]
 80032ca:	d504      	bpl.n	80032d6 <__sflush_r+0x7e>
 80032cc:	1c42      	adds	r2, r0, #1
 80032ce:	d101      	bne.n	80032d4 <__sflush_r+0x7c>
 80032d0:	682b      	ldr	r3, [r5, #0]
 80032d2:	b903      	cbnz	r3, 80032d6 <__sflush_r+0x7e>
 80032d4:	6560      	str	r0, [r4, #84]	; 0x54
 80032d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80032d8:	602f      	str	r7, [r5, #0]
 80032da:	2900      	cmp	r1, #0
 80032dc:	d0c9      	beq.n	8003272 <__sflush_r+0x1a>
 80032de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80032e2:	4299      	cmp	r1, r3
 80032e4:	d002      	beq.n	80032ec <__sflush_r+0x94>
 80032e6:	4628      	mov	r0, r5
 80032e8:	f000 f8de 	bl	80034a8 <_free_r>
 80032ec:	2000      	movs	r0, #0
 80032ee:	6360      	str	r0, [r4, #52]	; 0x34
 80032f0:	e7c0      	b.n	8003274 <__sflush_r+0x1c>
 80032f2:	2301      	movs	r3, #1
 80032f4:	4628      	mov	r0, r5
 80032f6:	47b0      	blx	r6
 80032f8:	1c41      	adds	r1, r0, #1
 80032fa:	d1c8      	bne.n	800328e <__sflush_r+0x36>
 80032fc:	682b      	ldr	r3, [r5, #0]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d0c5      	beq.n	800328e <__sflush_r+0x36>
 8003302:	2b1d      	cmp	r3, #29
 8003304:	d001      	beq.n	800330a <__sflush_r+0xb2>
 8003306:	2b16      	cmp	r3, #22
 8003308:	d101      	bne.n	800330e <__sflush_r+0xb6>
 800330a:	602f      	str	r7, [r5, #0]
 800330c:	e7b1      	b.n	8003272 <__sflush_r+0x1a>
 800330e:	89a3      	ldrh	r3, [r4, #12]
 8003310:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003314:	81a3      	strh	r3, [r4, #12]
 8003316:	e7ad      	b.n	8003274 <__sflush_r+0x1c>
 8003318:	690f      	ldr	r7, [r1, #16]
 800331a:	2f00      	cmp	r7, #0
 800331c:	d0a9      	beq.n	8003272 <__sflush_r+0x1a>
 800331e:	0793      	lsls	r3, r2, #30
 8003320:	680e      	ldr	r6, [r1, #0]
 8003322:	bf08      	it	eq
 8003324:	694b      	ldreq	r3, [r1, #20]
 8003326:	600f      	str	r7, [r1, #0]
 8003328:	bf18      	it	ne
 800332a:	2300      	movne	r3, #0
 800332c:	eba6 0807 	sub.w	r8, r6, r7
 8003330:	608b      	str	r3, [r1, #8]
 8003332:	f1b8 0f00 	cmp.w	r8, #0
 8003336:	dd9c      	ble.n	8003272 <__sflush_r+0x1a>
 8003338:	4643      	mov	r3, r8
 800333a:	463a      	mov	r2, r7
 800333c:	6a21      	ldr	r1, [r4, #32]
 800333e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003340:	4628      	mov	r0, r5
 8003342:	47b0      	blx	r6
 8003344:	2800      	cmp	r0, #0
 8003346:	dc06      	bgt.n	8003356 <__sflush_r+0xfe>
 8003348:	89a3      	ldrh	r3, [r4, #12]
 800334a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800334e:	81a3      	strh	r3, [r4, #12]
 8003350:	f04f 30ff 	mov.w	r0, #4294967295
 8003354:	e78e      	b.n	8003274 <__sflush_r+0x1c>
 8003356:	4407      	add	r7, r0
 8003358:	eba8 0800 	sub.w	r8, r8, r0
 800335c:	e7e9      	b.n	8003332 <__sflush_r+0xda>
 800335e:	bf00      	nop
 8003360:	20400001 	.word	0x20400001

08003364 <_fflush_r>:
 8003364:	b538      	push	{r3, r4, r5, lr}
 8003366:	690b      	ldr	r3, [r1, #16]
 8003368:	4605      	mov	r5, r0
 800336a:	460c      	mov	r4, r1
 800336c:	b1db      	cbz	r3, 80033a6 <_fflush_r+0x42>
 800336e:	b118      	cbz	r0, 8003378 <_fflush_r+0x14>
 8003370:	6983      	ldr	r3, [r0, #24]
 8003372:	b90b      	cbnz	r3, 8003378 <_fflush_r+0x14>
 8003374:	f7ff fa8e 	bl	8002894 <__sinit>
 8003378:	4b0c      	ldr	r3, [pc, #48]	; (80033ac <_fflush_r+0x48>)
 800337a:	429c      	cmp	r4, r3
 800337c:	d109      	bne.n	8003392 <_fflush_r+0x2e>
 800337e:	686c      	ldr	r4, [r5, #4]
 8003380:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003384:	b17b      	cbz	r3, 80033a6 <_fflush_r+0x42>
 8003386:	4621      	mov	r1, r4
 8003388:	4628      	mov	r0, r5
 800338a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800338e:	f7ff bf63 	b.w	8003258 <__sflush_r>
 8003392:	4b07      	ldr	r3, [pc, #28]	; (80033b0 <_fflush_r+0x4c>)
 8003394:	429c      	cmp	r4, r3
 8003396:	d101      	bne.n	800339c <_fflush_r+0x38>
 8003398:	68ac      	ldr	r4, [r5, #8]
 800339a:	e7f1      	b.n	8003380 <_fflush_r+0x1c>
 800339c:	4b05      	ldr	r3, [pc, #20]	; (80033b4 <_fflush_r+0x50>)
 800339e:	429c      	cmp	r4, r3
 80033a0:	bf08      	it	eq
 80033a2:	68ec      	ldreq	r4, [r5, #12]
 80033a4:	e7ec      	b.n	8003380 <_fflush_r+0x1c>
 80033a6:	2000      	movs	r0, #0
 80033a8:	bd38      	pop	{r3, r4, r5, pc}
 80033aa:	bf00      	nop
 80033ac:	080036d0 	.word	0x080036d0
 80033b0:	080036f0 	.word	0x080036f0
 80033b4:	080036b0 	.word	0x080036b0

080033b8 <_lseek_r>:
 80033b8:	b538      	push	{r3, r4, r5, lr}
 80033ba:	4c07      	ldr	r4, [pc, #28]	; (80033d8 <_lseek_r+0x20>)
 80033bc:	4605      	mov	r5, r0
 80033be:	4608      	mov	r0, r1
 80033c0:	4611      	mov	r1, r2
 80033c2:	2200      	movs	r2, #0
 80033c4:	6022      	str	r2, [r4, #0]
 80033c6:	461a      	mov	r2, r3
 80033c8:	f7fd fc62 	bl	8000c90 <_lseek>
 80033cc:	1c43      	adds	r3, r0, #1
 80033ce:	d102      	bne.n	80033d6 <_lseek_r+0x1e>
 80033d0:	6823      	ldr	r3, [r4, #0]
 80033d2:	b103      	cbz	r3, 80033d6 <_lseek_r+0x1e>
 80033d4:	602b      	str	r3, [r5, #0]
 80033d6:	bd38      	pop	{r3, r4, r5, pc}
 80033d8:	200000fc 	.word	0x200000fc

080033dc <__swhatbuf_r>:
 80033dc:	b570      	push	{r4, r5, r6, lr}
 80033de:	460e      	mov	r6, r1
 80033e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033e4:	2900      	cmp	r1, #0
 80033e6:	b096      	sub	sp, #88	; 0x58
 80033e8:	4614      	mov	r4, r2
 80033ea:	461d      	mov	r5, r3
 80033ec:	da07      	bge.n	80033fe <__swhatbuf_r+0x22>
 80033ee:	2300      	movs	r3, #0
 80033f0:	602b      	str	r3, [r5, #0]
 80033f2:	89b3      	ldrh	r3, [r6, #12]
 80033f4:	061a      	lsls	r2, r3, #24
 80033f6:	d410      	bmi.n	800341a <__swhatbuf_r+0x3e>
 80033f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033fc:	e00e      	b.n	800341c <__swhatbuf_r+0x40>
 80033fe:	466a      	mov	r2, sp
 8003400:	f000 f8b2 	bl	8003568 <_fstat_r>
 8003404:	2800      	cmp	r0, #0
 8003406:	dbf2      	blt.n	80033ee <__swhatbuf_r+0x12>
 8003408:	9a01      	ldr	r2, [sp, #4]
 800340a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800340e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003412:	425a      	negs	r2, r3
 8003414:	415a      	adcs	r2, r3
 8003416:	602a      	str	r2, [r5, #0]
 8003418:	e7ee      	b.n	80033f8 <__swhatbuf_r+0x1c>
 800341a:	2340      	movs	r3, #64	; 0x40
 800341c:	2000      	movs	r0, #0
 800341e:	6023      	str	r3, [r4, #0]
 8003420:	b016      	add	sp, #88	; 0x58
 8003422:	bd70      	pop	{r4, r5, r6, pc}

08003424 <__smakebuf_r>:
 8003424:	898b      	ldrh	r3, [r1, #12]
 8003426:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003428:	079d      	lsls	r5, r3, #30
 800342a:	4606      	mov	r6, r0
 800342c:	460c      	mov	r4, r1
 800342e:	d507      	bpl.n	8003440 <__smakebuf_r+0x1c>
 8003430:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003434:	6023      	str	r3, [r4, #0]
 8003436:	6123      	str	r3, [r4, #16]
 8003438:	2301      	movs	r3, #1
 800343a:	6163      	str	r3, [r4, #20]
 800343c:	b002      	add	sp, #8
 800343e:	bd70      	pop	{r4, r5, r6, pc}
 8003440:	ab01      	add	r3, sp, #4
 8003442:	466a      	mov	r2, sp
 8003444:	f7ff ffca 	bl	80033dc <__swhatbuf_r>
 8003448:	9900      	ldr	r1, [sp, #0]
 800344a:	4605      	mov	r5, r0
 800344c:	4630      	mov	r0, r6
 800344e:	f7ff faab 	bl	80029a8 <_malloc_r>
 8003452:	b948      	cbnz	r0, 8003468 <__smakebuf_r+0x44>
 8003454:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003458:	059a      	lsls	r2, r3, #22
 800345a:	d4ef      	bmi.n	800343c <__smakebuf_r+0x18>
 800345c:	f023 0303 	bic.w	r3, r3, #3
 8003460:	f043 0302 	orr.w	r3, r3, #2
 8003464:	81a3      	strh	r3, [r4, #12]
 8003466:	e7e3      	b.n	8003430 <__smakebuf_r+0xc>
 8003468:	4b0d      	ldr	r3, [pc, #52]	; (80034a0 <__smakebuf_r+0x7c>)
 800346a:	62b3      	str	r3, [r6, #40]	; 0x28
 800346c:	89a3      	ldrh	r3, [r4, #12]
 800346e:	6020      	str	r0, [r4, #0]
 8003470:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003474:	81a3      	strh	r3, [r4, #12]
 8003476:	9b00      	ldr	r3, [sp, #0]
 8003478:	6163      	str	r3, [r4, #20]
 800347a:	9b01      	ldr	r3, [sp, #4]
 800347c:	6120      	str	r0, [r4, #16]
 800347e:	b15b      	cbz	r3, 8003498 <__smakebuf_r+0x74>
 8003480:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003484:	4630      	mov	r0, r6
 8003486:	f000 f881 	bl	800358c <_isatty_r>
 800348a:	b128      	cbz	r0, 8003498 <__smakebuf_r+0x74>
 800348c:	89a3      	ldrh	r3, [r4, #12]
 800348e:	f023 0303 	bic.w	r3, r3, #3
 8003492:	f043 0301 	orr.w	r3, r3, #1
 8003496:	81a3      	strh	r3, [r4, #12]
 8003498:	89a3      	ldrh	r3, [r4, #12]
 800349a:	431d      	orrs	r5, r3
 800349c:	81a5      	strh	r5, [r4, #12]
 800349e:	e7cd      	b.n	800343c <__smakebuf_r+0x18>
 80034a0:	0800285d 	.word	0x0800285d

080034a4 <__malloc_lock>:
 80034a4:	4770      	bx	lr

080034a6 <__malloc_unlock>:
 80034a6:	4770      	bx	lr

080034a8 <_free_r>:
 80034a8:	b538      	push	{r3, r4, r5, lr}
 80034aa:	4605      	mov	r5, r0
 80034ac:	2900      	cmp	r1, #0
 80034ae:	d045      	beq.n	800353c <_free_r+0x94>
 80034b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034b4:	1f0c      	subs	r4, r1, #4
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	bfb8      	it	lt
 80034ba:	18e4      	addlt	r4, r4, r3
 80034bc:	f7ff fff2 	bl	80034a4 <__malloc_lock>
 80034c0:	4a1f      	ldr	r2, [pc, #124]	; (8003540 <_free_r+0x98>)
 80034c2:	6813      	ldr	r3, [r2, #0]
 80034c4:	4610      	mov	r0, r2
 80034c6:	b933      	cbnz	r3, 80034d6 <_free_r+0x2e>
 80034c8:	6063      	str	r3, [r4, #4]
 80034ca:	6014      	str	r4, [r2, #0]
 80034cc:	4628      	mov	r0, r5
 80034ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034d2:	f7ff bfe8 	b.w	80034a6 <__malloc_unlock>
 80034d6:	42a3      	cmp	r3, r4
 80034d8:	d90c      	bls.n	80034f4 <_free_r+0x4c>
 80034da:	6821      	ldr	r1, [r4, #0]
 80034dc:	1862      	adds	r2, r4, r1
 80034de:	4293      	cmp	r3, r2
 80034e0:	bf04      	itt	eq
 80034e2:	681a      	ldreq	r2, [r3, #0]
 80034e4:	685b      	ldreq	r3, [r3, #4]
 80034e6:	6063      	str	r3, [r4, #4]
 80034e8:	bf04      	itt	eq
 80034ea:	1852      	addeq	r2, r2, r1
 80034ec:	6022      	streq	r2, [r4, #0]
 80034ee:	6004      	str	r4, [r0, #0]
 80034f0:	e7ec      	b.n	80034cc <_free_r+0x24>
 80034f2:	4613      	mov	r3, r2
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	b10a      	cbz	r2, 80034fc <_free_r+0x54>
 80034f8:	42a2      	cmp	r2, r4
 80034fa:	d9fa      	bls.n	80034f2 <_free_r+0x4a>
 80034fc:	6819      	ldr	r1, [r3, #0]
 80034fe:	1858      	adds	r0, r3, r1
 8003500:	42a0      	cmp	r0, r4
 8003502:	d10b      	bne.n	800351c <_free_r+0x74>
 8003504:	6820      	ldr	r0, [r4, #0]
 8003506:	4401      	add	r1, r0
 8003508:	1858      	adds	r0, r3, r1
 800350a:	4282      	cmp	r2, r0
 800350c:	6019      	str	r1, [r3, #0]
 800350e:	d1dd      	bne.n	80034cc <_free_r+0x24>
 8003510:	6810      	ldr	r0, [r2, #0]
 8003512:	6852      	ldr	r2, [r2, #4]
 8003514:	605a      	str	r2, [r3, #4]
 8003516:	4401      	add	r1, r0
 8003518:	6019      	str	r1, [r3, #0]
 800351a:	e7d7      	b.n	80034cc <_free_r+0x24>
 800351c:	d902      	bls.n	8003524 <_free_r+0x7c>
 800351e:	230c      	movs	r3, #12
 8003520:	602b      	str	r3, [r5, #0]
 8003522:	e7d3      	b.n	80034cc <_free_r+0x24>
 8003524:	6820      	ldr	r0, [r4, #0]
 8003526:	1821      	adds	r1, r4, r0
 8003528:	428a      	cmp	r2, r1
 800352a:	bf04      	itt	eq
 800352c:	6811      	ldreq	r1, [r2, #0]
 800352e:	6852      	ldreq	r2, [r2, #4]
 8003530:	6062      	str	r2, [r4, #4]
 8003532:	bf04      	itt	eq
 8003534:	1809      	addeq	r1, r1, r0
 8003536:	6021      	streq	r1, [r4, #0]
 8003538:	605c      	str	r4, [r3, #4]
 800353a:	e7c7      	b.n	80034cc <_free_r+0x24>
 800353c:	bd38      	pop	{r3, r4, r5, pc}
 800353e:	bf00      	nop
 8003540:	20000090 	.word	0x20000090

08003544 <_read_r>:
 8003544:	b538      	push	{r3, r4, r5, lr}
 8003546:	4c07      	ldr	r4, [pc, #28]	; (8003564 <_read_r+0x20>)
 8003548:	4605      	mov	r5, r0
 800354a:	4608      	mov	r0, r1
 800354c:	4611      	mov	r1, r2
 800354e:	2200      	movs	r2, #0
 8003550:	6022      	str	r2, [r4, #0]
 8003552:	461a      	mov	r2, r3
 8003554:	f7fd fb3c 	bl	8000bd0 <_read>
 8003558:	1c43      	adds	r3, r0, #1
 800355a:	d102      	bne.n	8003562 <_read_r+0x1e>
 800355c:	6823      	ldr	r3, [r4, #0]
 800355e:	b103      	cbz	r3, 8003562 <_read_r+0x1e>
 8003560:	602b      	str	r3, [r5, #0]
 8003562:	bd38      	pop	{r3, r4, r5, pc}
 8003564:	200000fc 	.word	0x200000fc

08003568 <_fstat_r>:
 8003568:	b538      	push	{r3, r4, r5, lr}
 800356a:	4c07      	ldr	r4, [pc, #28]	; (8003588 <_fstat_r+0x20>)
 800356c:	2300      	movs	r3, #0
 800356e:	4605      	mov	r5, r0
 8003570:	4608      	mov	r0, r1
 8003572:	4611      	mov	r1, r2
 8003574:	6023      	str	r3, [r4, #0]
 8003576:	f7fd fb70 	bl	8000c5a <_fstat>
 800357a:	1c43      	adds	r3, r0, #1
 800357c:	d102      	bne.n	8003584 <_fstat_r+0x1c>
 800357e:	6823      	ldr	r3, [r4, #0]
 8003580:	b103      	cbz	r3, 8003584 <_fstat_r+0x1c>
 8003582:	602b      	str	r3, [r5, #0]
 8003584:	bd38      	pop	{r3, r4, r5, pc}
 8003586:	bf00      	nop
 8003588:	200000fc 	.word	0x200000fc

0800358c <_isatty_r>:
 800358c:	b538      	push	{r3, r4, r5, lr}
 800358e:	4c06      	ldr	r4, [pc, #24]	; (80035a8 <_isatty_r+0x1c>)
 8003590:	2300      	movs	r3, #0
 8003592:	4605      	mov	r5, r0
 8003594:	4608      	mov	r0, r1
 8003596:	6023      	str	r3, [r4, #0]
 8003598:	f7fd fb6f 	bl	8000c7a <_isatty>
 800359c:	1c43      	adds	r3, r0, #1
 800359e:	d102      	bne.n	80035a6 <_isatty_r+0x1a>
 80035a0:	6823      	ldr	r3, [r4, #0]
 80035a2:	b103      	cbz	r3, 80035a6 <_isatty_r+0x1a>
 80035a4:	602b      	str	r3, [r5, #0]
 80035a6:	bd38      	pop	{r3, r4, r5, pc}
 80035a8:	200000fc 	.word	0x200000fc

080035ac <_init>:
 80035ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ae:	bf00      	nop
 80035b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035b2:	bc08      	pop	{r3}
 80035b4:	469e      	mov	lr, r3
 80035b6:	4770      	bx	lr

080035b8 <_fini>:
 80035b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ba:	bf00      	nop
 80035bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035be:	bc08      	pop	{r3}
 80035c0:	469e      	mov	lr, r3
 80035c2:	4770      	bx	lr
