- en: <!--yml
  id: totrans-split-0
  prefs: []
  type: TYPE_NORMAL
  zh: <!--yml
- en: 'category: 未分类'
  id: totrans-split-1
  prefs: []
  type: TYPE_NORMAL
  zh: 分类：未分类
- en: 'date: 2024-05-27 13:32:06'
  id: totrans-split-2
  prefs: []
  type: TYPE_NORMAL
  zh: 日期：2024年05月27日 13:32:06
- en: -->
  id: totrans-split-3
  prefs: []
  type: TYPE_NORMAL
  zh: -->
- en: TSMC unveils 1.6nm process technology with backside power delivery, rivals Intel's
    competing design | Tom's Hardware
  id: totrans-split-4
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 台积电推出了具备背面供电技术的1.6纳米工艺技术，与英特尔竞争设计相抗衡 | 汤姆硬件
- en: 来源：[https://www.tomshardware.com/tech-industry/tsmc-unveils-16nm-process-technology-with-backside-power-delivery-rivals-intels-competing-design](https://www.tomshardware.com/tech-industry/tsmc-unveils-16nm-process-technology-with-backside-power-delivery-rivals-intels-competing-design)
  id: totrans-split-5
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
  zh: 来源：[https://www.tomshardware.com/tech-industry/tsmc-unveils-16nm-process-technology-with-backside-power-delivery-rivals-intels-competing-design](https://www.tomshardware.com/tech-industry/tsmc-unveils-16nm-process-technology-with-backside-power-delivery-rivals-intels-competing-design)
- en: TSMC announced its leading-edge 1.6nm-class process technology today, a new
    A16 manufacturing process that will be the company's first Angstrom-class production
    node and promises to outperform its predecessor, N2P, by a significant margin.
    The technology's most important innovation will be its backside power delivery
    network (BSPDN).
  id: totrans-split-6
  prefs: []
  type: TYPE_NORMAL
  zh: 台积电今天宣布其领先的1.6纳米级制造工艺技术，这是公司首个安格斯特级生产节点，并承诺将显著超越其前身N2P。该技术最重要的创新将是其背面供电网络（BSPDN）。
- en: 'Just like TSMC''s 2nm-class nodes (N2, N2P, and N2X), the company''s 1.6nm-class
    fabrication process will rely on gate-all-around (GAA) nanosheet transistors,
    but unlike the current and next-generation nodes, this one uses backside power
    delivery dubbed Super Power Rail. Transistor and BSPDN innovations enable tangible
    performance and efficiency improvements compared to TSMC''s N2P: the new node
    promises an up to 10% higher clock rate at the same voltage and a 15%–20% lower
    power consumption at the same frequency and complexity. In addition, the new technology
    could enable 7%–10% higher transistor density, depending on the actual design.'
  id: totrans-split-7
  prefs: []
  type: TYPE_NORMAL
  zh: 就像台积电的2纳米级节点（N2、N2P和N2X）一样，公司的1.6纳米级制造工艺将依赖环绕栅极（GAA）纳米片晶体管，但与当前和下一代节点不同，这个节点采用了名为超级电源轨道的背面供电技术。晶体管和BSPDN创新使得该新节点在性能和效率上均有显著提升，与TSMC的N2P相比，新节点承诺在相同电压下可达到高达10%的更高时钟频率，并在相同频率和复杂度下降低15%至20%的功耗。此外，新技术还能够实现7%至10%更高的晶体管密度，具体取决于实际设计。
- en: '(Image credit: TSMC)'
  id: totrans-split-8
  prefs: []
  type: TYPE_NORMAL
  zh: （图片来源：TSMC）
- en: The most important innovation of TSMC's A16 process, which was unveiled at the
    company's [North American Technology Symposium 2024](https://www.tsmc.com/static/english/campaign/Symposium2024/index.htm),
    is the introduction of the Super Power Rail (SPR), a sophisticated backside power
    delivery network (BSPDN). This technology is tailored specifically for AI and
    HPC processors that tend to have both complex signal wiring and dense power delivery
    networks.
  id: totrans-split-9
  prefs: []
  type: TYPE_NORMAL
  zh: 台积电在其[2024年北美技术研讨会](https://www.tsmc.com/static/english/campaign/Symposium2024/index.htm)上发布的A16工艺的最重要创新是引入超级电源轨道（SPR），这是一种专为人工智能和高性能计算处理器设计的复杂背面供电网络（BSPDN）。这种技术特别适用于具有复杂信号布线和密集供电网络的处理器。
- en: Backside power delivery will be implemented into many upcoming process technologies
    as it allows for an increase in transistor density and improved power delivery,
    which affects performance. Meanwhile, there are several ways to implement a BSPDN.
    TSMC's Super Power Rail plugs the backside power delivery network to each transistor's
    source and drain using a special contact that also reduces resistance to get the
    maximum performance and power efficiency possible. From a production perspective,
    this is one of the most complex BSPDN implementations and is more complex than
    Intel's Power Via.
  id: totrans-split-10
  prefs: []
  type: TYPE_NORMAL
  zh: 未来的多种工艺技术将实施背面供电技术（BSPDN），这将增加晶体管密度并改善供电，从而影响性能。同时，有几种实现BSPDN的方法。台积电的超级电源轨道通过特殊接触将背面供电网络连接到每个晶体管的源和漏极，同时减少电阻，以获得尽可能高的性能和功率效率。从生产角度看，这是最复杂的BSPDN实施之一，比英特尔的Power
    Via更为复杂。
- en: '(Image credit: TSMC)'
  id: totrans-split-11
  prefs: []
  type: TYPE_NORMAL
  zh: （图片来源：TSMC）
- en: The choice of backside power rail implementation is perhaps why TSMC decided
    not to add this feature to its N2P and N2X process technologies, as it would make
    using the production nodes considerably more expensive. Meanwhile, by offering
    a 1.6nm-class node with GAA nanosheet transistors and SPR as well as 2nm-class
    nodes with GAAFETs only, the company will now have two distinct nodes that will
    not compete with each other directly but offer distinctive advantages for different
    customers.
  id: totrans-split-12
  prefs: []
  type: TYPE_NORMAL
  zh: TSMC决定不在其N2P和N2X工艺技术中添加背侧电源轨道实现的选择，可能是因为这会使使用这些生产节点变得更加昂贵。同时，通过提供带有GAA纳米片晶体管和SPR的1.6nm级节点以及仅带有GAAFET的2nm级节点，该公司现在将拥有两个不直接竞争但为不同客户提供独特优势的节点。
- en: '(Image credit: TSMC)'
  id: totrans-split-13
  prefs: []
  type: TYPE_NORMAL
  zh: （图片来源：TSMC）
- en: The production timeline for A16 indicates that volume production of A16 will
    commence in the second half of 2026\. Therefore, actual A16-made products will
    likely debut in 2027\. This timeline positions A16 to potentially compete with
    Intel's 14A node, which will be the Intel's most advanced node at the time.
  id: totrans-split-14
  prefs: []
  type: TYPE_NORMAL
  zh: 根据A16的生产时间表，A16的大规模生产将于2026年下半年开始。因此，实际的A16制造产品可能会在2027年首次亮相。这个时间表使A16有可能与英特尔的14A节点竞争，这将是当时英特尔最先进的节点。
- en: Get Tom's Hardware's best news and in-depth reviews, straight to your inbox.
  id: totrans-split-15
  prefs: []
  type: TYPE_NORMAL
  zh: 获取**汤姆硬件（Tom's Hardware）**最好的新闻和深度评论，直接发送到您的收件箱。
