// Seed: 1327859922
module module_0 (
    input wand id_0,
    output wand id_1,
    output uwire id_2,
    output tri id_3,
    input tri0 id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wand id_10,
    input wand id_11,
    output supply0 id_12,
    input tri1 id_13,
    output wire id_14,
    output wor id_15,
    input wire id_16,
    output tri0 id_17
    , id_19
);
  always @(negedge 1'h0) begin
    disable id_20;
  end
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input supply0 id_2,
    output wand id_3,
    output supply1 id_4,
    input wand id_5,
    input tri id_6,
    output uwire id_7,
    output wire id_8,
    input supply1 id_9,
    input wire id_10,
    output supply1 id_11
);
  wire id_13, id_14;
  wire id_15;
  module_0(
      id_6,
      id_11,
      id_4,
      id_4,
      id_9,
      id_2,
      id_2,
      id_5,
      id_10,
      id_5,
      id_9,
      id_10,
      id_7,
      id_6,
      id_8,
      id_1,
      id_10,
      id_3
  );
  wire id_16;
endmodule
