// Seed: 1333571969
module module_0 ();
  wire id_1;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd28
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  input logic [7:0] id_4;
  input wire _id_3;
  inout uwire id_2;
  output wire id_1;
  assign id_5 = id_3.id_2(
      1,
      -1'b0,
      1'b0,
      {
        {id_3{id_2}} & id_7,
        -1,
        id_4,
        1'h0,
        id_4,
        id_3,
        id_3,
        (id_7[id_3 : 1] < id_6 ? id_2 : -1),
        1,
        1'b0
      },
      -1 - id_7.id_4,
      id_3,
      id_7,
      id_7,
      id_5
  );
endmodule
