#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13ae0fc40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13ae0fdb0 .scope module, "tpu_simple_testbench" "tpu_simple_testbench" 3 4;
 .timescale -9 -12;
P_0x13ae20d20 .param/l "ACC_WIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
P_0x13ae20d60 .param/l "CLK_PERIOD" 0 3 9, +C4<00000000000000000000000000001010>;
P_0x13ae20da0 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x13ae20de0 .param/l "SIZE" 0 3 6, +C4<00000000000000000000000000000100>;
v0x13ae31aa0_0 .array/port v0x13ae31aa0, 0;
L_0x13ae32330 .functor BUFZ 8, v0x13ae31aa0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_1 .array/port v0x13ae31aa0, 1;
L_0x13ae323e0 .functor BUFZ 8, v0x13ae31aa0_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_2 .array/port v0x13ae31aa0, 2;
L_0x13ae32490 .functor BUFZ 8, v0x13ae31aa0_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_3 .array/port v0x13ae31aa0, 3;
L_0x13ae32540 .functor BUFZ 8, v0x13ae31aa0_3, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_4 .array/port v0x13ae31aa0, 4;
L_0x13ae325f0 .functor BUFZ 8, v0x13ae31aa0_4, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_5 .array/port v0x13ae31aa0, 5;
L_0x13ae326a0 .functor BUFZ 8, v0x13ae31aa0_5, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_6 .array/port v0x13ae31aa0, 6;
L_0x13ae32750 .functor BUFZ 8, v0x13ae31aa0_6, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_7 .array/port v0x13ae31aa0, 7;
L_0x13ae32820 .functor BUFZ 8, v0x13ae31aa0_7, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_8 .array/port v0x13ae31aa0, 8;
L_0x13ae328b0 .functor BUFZ 8, v0x13ae31aa0_8, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_9 .array/port v0x13ae31aa0, 9;
L_0x13ae32990 .functor BUFZ 8, v0x13ae31aa0_9, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_10 .array/port v0x13ae31aa0, 10;
L_0x13ae32a20 .functor BUFZ 8, v0x13ae31aa0_10, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_11 .array/port v0x13ae31aa0, 11;
L_0x13ae32af0 .functor BUFZ 8, v0x13ae31aa0_11, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_12 .array/port v0x13ae31aa0, 12;
L_0x13ae32b80 .functor BUFZ 8, v0x13ae31aa0_12, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_13 .array/port v0x13ae31aa0, 13;
L_0x13ae32c60 .functor BUFZ 8, v0x13ae31aa0_13, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_14 .array/port v0x13ae31aa0, 14;
L_0x13ae32cf0 .functor BUFZ 8, v0x13ae31aa0_14, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31aa0_15 .array/port v0x13ae31aa0, 15;
L_0x13ae32bf0 .functor BUFZ 8, v0x13ae31aa0_15, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_0 .array/port v0x13ae31ca0, 0;
L_0x13ae32e00 .functor BUFZ 8, v0x13ae31ca0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_1 .array/port v0x13ae31ca0, 1;
L_0x13ae32f20 .functor BUFZ 8, v0x13ae31ca0_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_2 .array/port v0x13ae31ca0, 2;
L_0x13ae32fb0 .functor BUFZ 8, v0x13ae31ca0_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_3 .array/port v0x13ae31ca0, 3;
L_0x13ae330c0 .functor BUFZ 8, v0x13ae31ca0_3, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_4 .array/port v0x13ae31ca0, 4;
L_0x13ae32e90 .functor BUFZ 8, v0x13ae31ca0_4, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_5 .array/port v0x13ae31ca0, 5;
L_0x13ae331e0 .functor BUFZ 8, v0x13ae31ca0_5, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_6 .array/port v0x13ae31ca0, 6;
L_0x13ae33040 .functor BUFZ 8, v0x13ae31ca0_6, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_7 .array/port v0x13ae31ca0, 7;
L_0x13ae33350 .functor BUFZ 8, v0x13ae31ca0_7, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_8 .array/port v0x13ae31ca0, 8;
L_0x13ae33150 .functor BUFZ 8, v0x13ae31ca0_8, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_9 .array/port v0x13ae31ca0, 9;
L_0x13ae334b0 .functor BUFZ 8, v0x13ae31ca0_9, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_10 .array/port v0x13ae31ca0, 10;
L_0x13ae332b0 .functor BUFZ 8, v0x13ae31ca0_10, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_11 .array/port v0x13ae31ca0, 11;
L_0x13ae33620 .functor BUFZ 8, v0x13ae31ca0_11, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_12 .array/port v0x13ae31ca0, 12;
L_0x13ae33400 .functor BUFZ 8, v0x13ae31ca0_12, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_13 .array/port v0x13ae31ca0, 13;
L_0x13ae337a0 .functor BUFZ 8, v0x13ae31ca0_13, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_14 .array/port v0x13ae31ca0, 14;
L_0x13ae33560 .functor BUFZ 8, v0x13ae31ca0_14, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31ca0_15 .array/port v0x13ae31ca0, 15;
L_0x13ae33910 .functor BUFZ 8, v0x13ae31ca0_15, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13ae31170_0 .array/port v0x13ae31170, 0;
L_0x13ae336d0 .functor BUFZ 32, v0x13ae31170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_1 .array/port v0x13ae31170, 1;
L_0x13ae33810 .functor BUFZ 32, v0x13ae31170_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_2 .array/port v0x13ae31170, 2;
L_0x13ae33880 .functor BUFZ 32, v0x13ae31170_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_3 .array/port v0x13ae31170, 3;
L_0x13ae33aa0 .functor BUFZ 32, v0x13ae31170_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_4 .array/port v0x13ae31170, 4;
L_0x13ae33b50 .functor BUFZ 32, v0x13ae31170_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_5 .array/port v0x13ae31170, 5;
L_0x13ae33980 .functor BUFZ 32, v0x13ae31170_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_6 .array/port v0x13ae31170, 6;
L_0x13ae33a30 .functor BUFZ 32, v0x13ae31170_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_7 .array/port v0x13ae31170, 7;
L_0x13ae33be0 .functor BUFZ 32, v0x13ae31170_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_8 .array/port v0x13ae31170, 8;
L_0x13ae33c90 .functor BUFZ 32, v0x13ae31170_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_9 .array/port v0x13ae31170, 9;
L_0x13ae33d30 .functor BUFZ 32, v0x13ae31170_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_10 .array/port v0x13ae31170, 10;
L_0x13ae33de0 .functor BUFZ 32, v0x13ae31170_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_11 .array/port v0x13ae31170, 11;
L_0x13ae33ff0 .functor BUFZ 32, v0x13ae31170_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_12 .array/port v0x13ae31170, 12;
L_0x13ae340a0 .functor BUFZ 32, v0x13ae31170_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_13 .array/port v0x13ae31170, 13;
L_0x13ae33e90 .functor BUFZ 32, v0x13ae31170_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_14 .array/port v0x13ae31170, 14;
L_0x13ae33f40 .functor BUFZ 32, v0x13ae31170_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31170_15 .array/port v0x13ae31170, 15;
L_0x13ae342b0 .functor BUFZ 32, v0x13ae31170_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ae31770_0 .net "busy", 0 0, v0x13ae20910_0;  1 drivers
v0x13ae31800_0 .var "clk", 0 0;
v0x13ae31890_0 .net "done", 0 0, v0x13ae30ab0_0;  1 drivers
v0x13ae31940_0 .var/i "i", 31 0;
v0x13ae319d0_0 .var/i "j", 31 0;
v0x13ae31aa0 .array/s "matrix_a", 15 0, 7 0;
v0x13ae31ca0 .array/s "matrix_b", 15 0, 7 0;
v0x13ae31ec0 .array "matrix_c", 15 0;
v0x13ae31ec0_0 .net/s v0x13ae31ec0 0, 31 0, L_0x13ae336d0; 1 drivers
v0x13ae31ec0_1 .net/s v0x13ae31ec0 1, 31 0, L_0x13ae33810; 1 drivers
v0x13ae31ec0_2 .net/s v0x13ae31ec0 2, 31 0, L_0x13ae33880; 1 drivers
v0x13ae31ec0_3 .net/s v0x13ae31ec0 3, 31 0, L_0x13ae33aa0; 1 drivers
v0x13ae31ec0_4 .net/s v0x13ae31ec0 4, 31 0, L_0x13ae33b50; 1 drivers
v0x13ae31ec0_5 .net/s v0x13ae31ec0 5, 31 0, L_0x13ae33980; 1 drivers
v0x13ae31ec0_6 .net/s v0x13ae31ec0 6, 31 0, L_0x13ae33a30; 1 drivers
v0x13ae31ec0_7 .net/s v0x13ae31ec0 7, 31 0, L_0x13ae33be0; 1 drivers
v0x13ae31ec0_8 .net/s v0x13ae31ec0 8, 31 0, L_0x13ae33c90; 1 drivers
v0x13ae31ec0_9 .net/s v0x13ae31ec0 9, 31 0, L_0x13ae33d30; 1 drivers
v0x13ae31ec0_10 .net/s v0x13ae31ec0 10, 31 0, L_0x13ae33de0; 1 drivers
v0x13ae31ec0_11 .net/s v0x13ae31ec0 11, 31 0, L_0x13ae33ff0; 1 drivers
v0x13ae31ec0_12 .net/s v0x13ae31ec0 12, 31 0, L_0x13ae340a0; 1 drivers
v0x13ae31ec0_13 .net/s v0x13ae31ec0 13, 31 0, L_0x13ae33e90; 1 drivers
v0x13ae31ec0_14 .net/s v0x13ae31ec0 14, 31 0, L_0x13ae33f40; 1 drivers
v0x13ae31ec0_15 .net/s v0x13ae31ec0 15, 31 0, L_0x13ae342b0; 1 drivers
v0x13ae320e0_0 .var "matrix_size", 7 0;
v0x13ae32210_0 .var "rst_n", 0 0;
v0x13ae322a0_0 .var "start", 0 0;
E_0x13ae108d0 .event anyedge, v0x13ae30ab0_0;
S_0x13ae20e20 .scope module, "dut" "tpu_simple" 3 36, 4 4 0, S_0x13ae0fdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "matrix_size";
    .port_info 4 /INPUT 128 "matrix_a";
    .port_info 5 /INPUT 128 "matrix_b";
    .port_info 6 /OUTPUT 512 "matrix_c";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "done";
P_0x13ae20f90 .param/l "ACC_WIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
P_0x13ae20fd0 .param/l "COMPUTE" 1 4 28, C4<01>;
P_0x13ae21010 .param/l "DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000001000>;
P_0x13ae21050 .param/l "DONE" 1 4 29, C4<10>;
P_0x13ae21090 .param/l "IDLE" 1 4 27, C4<00>;
P_0x13ae210d0 .param/l "SIZE" 0 4 5, +C4<00000000000000000000000000000100>;
v0x13ae20910_0 .var "busy", 0 0;
v0x13ae30a10_0 .net "clk", 0 0, v0x13ae31800_0;  1 drivers
v0x13ae30ab0_0 .var "done", 0 0;
v0x13ae30b40_0 .var/i "i", 31 0;
v0x13ae30bd0_0 .var/i "j", 31 0;
v0x13ae30c80_0 .var "k_counter", 7 0;
v0x13ae30d30 .array "matrix_a", 15 0;
v0x13ae30d30_0 .net/s v0x13ae30d30 0, 7 0, L_0x13ae32330; 1 drivers
v0x13ae30d30_1 .net/s v0x13ae30d30 1, 7 0, L_0x13ae323e0; 1 drivers
v0x13ae30d30_2 .net/s v0x13ae30d30 2, 7 0, L_0x13ae32490; 1 drivers
v0x13ae30d30_3 .net/s v0x13ae30d30 3, 7 0, L_0x13ae32540; 1 drivers
v0x13ae30d30_4 .net/s v0x13ae30d30 4, 7 0, L_0x13ae325f0; 1 drivers
v0x13ae30d30_5 .net/s v0x13ae30d30 5, 7 0, L_0x13ae326a0; 1 drivers
v0x13ae30d30_6 .net/s v0x13ae30d30 6, 7 0, L_0x13ae32750; 1 drivers
v0x13ae30d30_7 .net/s v0x13ae30d30 7, 7 0, L_0x13ae32820; 1 drivers
v0x13ae30d30_8 .net/s v0x13ae30d30 8, 7 0, L_0x13ae328b0; 1 drivers
v0x13ae30d30_9 .net/s v0x13ae30d30 9, 7 0, L_0x13ae32990; 1 drivers
v0x13ae30d30_10 .net/s v0x13ae30d30 10, 7 0, L_0x13ae32a20; 1 drivers
v0x13ae30d30_11 .net/s v0x13ae30d30 11, 7 0, L_0x13ae32af0; 1 drivers
v0x13ae30d30_12 .net/s v0x13ae30d30 12, 7 0, L_0x13ae32b80; 1 drivers
v0x13ae30d30_13 .net/s v0x13ae30d30 13, 7 0, L_0x13ae32c60; 1 drivers
v0x13ae30d30_14 .net/s v0x13ae30d30 14, 7 0, L_0x13ae32cf0; 1 drivers
v0x13ae30d30_15 .net/s v0x13ae30d30 15, 7 0, L_0x13ae32bf0; 1 drivers
v0x13ae30f50 .array "matrix_b", 15 0;
v0x13ae30f50_0 .net/s v0x13ae30f50 0, 7 0, L_0x13ae32e00; 1 drivers
v0x13ae30f50_1 .net/s v0x13ae30f50 1, 7 0, L_0x13ae32f20; 1 drivers
v0x13ae30f50_2 .net/s v0x13ae30f50 2, 7 0, L_0x13ae32fb0; 1 drivers
v0x13ae30f50_3 .net/s v0x13ae30f50 3, 7 0, L_0x13ae330c0; 1 drivers
v0x13ae30f50_4 .net/s v0x13ae30f50 4, 7 0, L_0x13ae32e90; 1 drivers
v0x13ae30f50_5 .net/s v0x13ae30f50 5, 7 0, L_0x13ae331e0; 1 drivers
v0x13ae30f50_6 .net/s v0x13ae30f50 6, 7 0, L_0x13ae33040; 1 drivers
v0x13ae30f50_7 .net/s v0x13ae30f50 7, 7 0, L_0x13ae33350; 1 drivers
v0x13ae30f50_8 .net/s v0x13ae30f50 8, 7 0, L_0x13ae33150; 1 drivers
v0x13ae30f50_9 .net/s v0x13ae30f50 9, 7 0, L_0x13ae334b0; 1 drivers
v0x13ae30f50_10 .net/s v0x13ae30f50 10, 7 0, L_0x13ae332b0; 1 drivers
v0x13ae30f50_11 .net/s v0x13ae30f50 11, 7 0, L_0x13ae33620; 1 drivers
v0x13ae30f50_12 .net/s v0x13ae30f50 12, 7 0, L_0x13ae33400; 1 drivers
v0x13ae30f50_13 .net/s v0x13ae30f50 13, 7 0, L_0x13ae337a0; 1 drivers
v0x13ae30f50_14 .net/s v0x13ae30f50 14, 7 0, L_0x13ae33560; 1 drivers
v0x13ae30f50_15 .net/s v0x13ae30f50 15, 7 0, L_0x13ae33910; 1 drivers
v0x13ae31170 .array/s "matrix_c", 15 0, 31 0;
v0x13ae313f0_0 .net "matrix_size", 7 0, v0x13ae320e0_0;  1 drivers
v0x13ae314a0_0 .net "rst_n", 0 0, v0x13ae32210_0;  1 drivers
v0x13ae31540_0 .net "start", 0 0, v0x13ae322a0_0;  1 drivers
v0x13ae315e0_0 .var "state", 1 0;
E_0x13ae08130/0 .event negedge, v0x13ae314a0_0;
E_0x13ae08130/1 .event posedge, v0x13ae30a10_0;
E_0x13ae08130 .event/or E_0x13ae08130/0, E_0x13ae08130/1;
    .scope S_0x13ae20e20;
T_0 ;
    %wait E_0x13ae08130;
    %load/vec4 v0x13ae314a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13ae315e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ae20910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ae30ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13ae30c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ae30b40_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x13ae30b40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ae30bd0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x13ae30bd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13ae30b40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x13ae30bd0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ae31170, 0, 4;
    %load/vec4 v0x13ae30bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13ae30bd0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x13ae30b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13ae30b40_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13ae315e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ae30ab0_0, 0;
    %load/vec4 v0x13ae31540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13ae20910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13ae30c80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13ae315e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ae30b40_0, 0, 32;
T_0.12 ;
    %load/vec4 v0x13ae30b40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ae30bd0_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x13ae30bd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.15, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13ae30b40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x13ae30bd0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ae31170, 0, 4;
    %load/vec4 v0x13ae30bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13ae30bd0_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
    %load/vec4 v0x13ae30b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13ae30b40_0, 0, 32;
    %jmp T_0.12;
T_0.13 ;
T_0.10 ;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ae30b40_0, 0, 32;
T_0.16 ;
    %load/vec4 v0x13ae30b40_0;
    %load/vec4 v0x13ae313f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.17, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ae30bd0_0, 0, 32;
T_0.18 ;
    %load/vec4 v0x13ae30bd0_0;
    %load/vec4 v0x13ae313f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.19, 5;
    %load/vec4 v0x13ae30b40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x13ae30bd0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13ae31170, 4;
    %load/vec4 v0x13ae30b40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x13ae30c80_0;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13ae30d30, 4;
    %pad/s 32;
    %load/vec4 v0x13ae30c80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v0x13ae30bd0_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13ae30f50, 4;
    %pad/s 32;
    %mul;
    %add;
    %load/vec4 v0x13ae30b40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x13ae30bd0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ae31170, 0, 4;
    %load/vec4 v0x13ae30bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13ae30bd0_0, 0, 32;
    %jmp T_0.18;
T_0.19 ;
    %load/vec4 v0x13ae30b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13ae30b40_0, 0, 32;
    %jmp T_0.16;
T_0.17 ;
    %load/vec4 v0x13ae313f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x13ae30c80_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.20, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13ae315e0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x13ae30c80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13ae30c80_0, 0;
T_0.21 ;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ae20910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13ae30ab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13ae315e0_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13ae0fdb0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ae31800_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x13ae31800_0;
    %inv;
    %store/vec4 v0x13ae31800_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x13ae0fdb0;
T_2 ;
    %vpi_call/w 3 50 "$dumpfile", "tpu_simple_tb.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13ae0fdb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ae32210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ae322a0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x13ae320e0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ae31940_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x13ae31940_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ae319d0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x13ae319d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x13ae31940_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x13ae319d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13ae31aa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x13ae31940_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x13ae319d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13ae31ca0, 4, 0;
    %load/vec4 v0x13ae319d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13ae319d0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v0x13ae31940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13ae31940_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ae32210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 70 "$display", "\012=== TPU Simple Testbench ===\012" {0 0 0};
    %vpi_call/w 3 78 "$display", "Test Case 1: Basic 2x2 Matrix Multiplication" {0 0 0};
    %vpi_call/w 3 79 "$display", "Matrix A:" {0 0 0};
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31aa0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31aa0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31aa0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31aa0, 4, 0;
    %vpi_call/w 3 82 "$display", "  [%0d %0d]", &A<v0x13ae31aa0, 0>, &A<v0x13ae31aa0, 1> {0 0 0};
    %vpi_call/w 3 83 "$display", "  [%0d %0d]", &A<v0x13ae31aa0, 4>, &A<v0x13ae31aa0, 5> {0 0 0};
    %vpi_call/w 3 85 "$display", "Matrix B:" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31ca0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31ca0, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31ca0, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31ca0, 4, 0;
    %vpi_call/w 3 88 "$display", "  [%0d %0d]", &A<v0x13ae31ca0, 0>, &A<v0x13ae31ca0, 1> {0 0 0};
    %vpi_call/w 3 89 "$display", "  [%0d %0d]", &A<v0x13ae31ca0, 4>, &A<v0x13ae31ca0, 5> {0 0 0};
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x13ae320e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ae322a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ae322a0_0, 0, 1;
T_2.4 ;
    %load/vec4 v0x13ae31890_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.5, 6;
    %wait E_0x13ae108d0;
    %jmp T_2.4;
T_2.5 ;
    %delay 20000, 0;
    %vpi_call/w 3 99 "$display", "\012Result Matrix C:" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %vpi_call/w 3 100 "$display", "  [%0d %0d]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %vpi_call/w 3 101 "$display", "  [%0d %0d]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 103 "$display", "\012Expected:" {0 0 0};
    %vpi_call/w 3 104 "$display", "  [19 22]" {0 0 0};
    %vpi_call/w 3 105 "$display", "  [43 50]" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %cmpi/e 19, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.10, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %pushi/vec4 22, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.9, 10;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %pushi/vec4 43, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %pushi/vec4 50, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %vpi_call/w 3 109 "$display", "\012\342\234\223 TEST PASSED!\012" {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call/w 3 111 "$display", "\012\342\234\227 TEST FAILED!\012" {0 0 0};
T_2.7 ;
    %delay 100000, 0;
    %vpi_call/w 3 117 "$display", "\012Test Case 2: Identity Matrix" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ae32210_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ae32210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 124 "$display", "Matrix A:" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31aa0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31aa0, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31aa0, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31aa0, 4, 0;
    %vpi_call/w 3 127 "$display", "  [%0d %0d]", &A<v0x13ae31aa0, 0>, &A<v0x13ae31aa0, 1> {0 0 0};
    %vpi_call/w 3 128 "$display", "  [%0d %0d]", &A<v0x13ae31aa0, 4>, &A<v0x13ae31aa0, 5> {0 0 0};
    %vpi_call/w 3 130 "$display", "Matrix B (Identity):" {0 0 0};
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31ca0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31ca0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31ca0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ae31ca0, 4, 0;
    %vpi_call/w 3 133 "$display", "  [%0d %0d]", &A<v0x13ae31ca0, 0>, &A<v0x13ae31ca0, 1> {0 0 0};
    %vpi_call/w 3 134 "$display", "  [%0d %0d]", &A<v0x13ae31ca0, 4>, &A<v0x13ae31ca0, 5> {0 0 0};
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x13ae320e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ae322a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ae322a0_0, 0, 1;
T_2.11 ;
    %load/vec4 v0x13ae31890_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.12, 6;
    %wait E_0x13ae108d0;
    %jmp T_2.11;
T_2.12 ;
    %delay 20000, 0;
    %vpi_call/w 3 144 "$display", "\012Result Matrix C:" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %vpi_call/w 3 145 "$display", "  [%0d %0d]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %vpi_call/w 3 146 "$display", "  [%0d %0d]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 148 "$display", "\012Expected (same as A):" {0 0 0};
    %vpi_call/w 3 149 "$display", "  [5 6]" {0 0 0};
    %vpi_call/w 3 150 "$display", "  [7 8]" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %cmpi/e 5, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.17, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.16, 10;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.15, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13ae31ec0, 4;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %vpi_call/w 3 154 "$display", "\012\342\234\223 TEST PASSED!\012" {0 0 0};
    %jmp T_2.14;
T_2.13 ;
    %vpi_call/w 3 156 "$display", "\012\342\234\227 TEST FAILED!\012" {0 0 0};
T_2.14 ;
    %delay 200000, 0;
    %vpi_call/w 3 161 "$display", "\012=== All Tests Complete ===\012" {0 0 0};
    %vpi_call/w 3 162 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x13ae0fdb0;
T_3 ;
    %delay 10000000, 0;
    %vpi_call/w 3 168 "$display", "\012ERROR: Timeout!" {0 0 0};
    %vpi_call/w 3 169 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tpu_simple_testbench.v";
    "tpu_simple.v";
