// Seed: 2850241756
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input tri1 id_4,
    output wand id_5
);
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    output tri1 id_2,
    input logic id_3,
    input tri id_4,
    output wand id_5,
    output logic id_6,
    input tri1 id_7,
    input wire id_8,
    output wire id_9,
    output supply1 id_10,
    input tri id_11,
    input tri id_12
    , id_16,
    input supply0 id_13,
    output uwire id_14
);
  always @(id_12 or 1)
    if (id_4 == 1'h0) begin
      id_6 <= id_1.id_3;
    end
  module_0(
      id_9, id_12, id_0, id_8, id_13, id_2
  );
  assign id_9 = id_12;
  xnor (id_2, id_7, id_4, id_16, id_0, id_13, id_8, id_11, id_12);
  assign id_2 = 1;
endmodule
