# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 17 2024 15:03:43

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | N/A                    | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 141.64 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb           | Frequency: 67.46 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        83330            76270       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            6007        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  4854         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3200         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  11316         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  12515         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -4037       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2259       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  9336                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  9667                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 141.64 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_0_LC_22_19_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_5__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_1_LC_26_16_5/sr
Capture Clock    : u_usb_cdc.u_bulk_endps_5__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_1_LC_26_16_5/clk
Setup Constraint : 83330p
Path slack       : 76269p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4186
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             87516

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4186
+ Clock To Q                                796
+ Data Path Delay                          6265
---------------------------------------   ----- 
End-of-path arrival time (ps)             11247
 
Launch Clock Path
pin name                                                                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_3_0/lcout                                           LogicCell40_SEQ_MODE_1010      0                 0  RISE       3
I__28546/I                                                                           Odrv12                         0                 0  RISE       1
I__28546/O                                                                           Odrv12                       724               724  RISE       1
I__28548/I                                                                           Sp12to4                        0               724  RISE       1
I__28548/O                                                                           Sp12to4                      631              1354  RISE       1
I__28550/I                                                                           Span4Mux_s2_v                  0              1354  RISE       1
I__28550/O                                                                           Span4Mux_s2_v                372              1726  RISE       1
I__28552/I                                                                           LocalMux                       0              1726  RISE       1
I__28552/O                                                                           LocalMux                     486              2212  RISE       1
I__28554/I                                                                           IoInMux                        0              2212  RISE       1
I__28554/O                                                                           IoInMux                      382              2595  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                                       ICE_GB                         0              2595  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                                             ICE_GB                       910              3504  RISE     142
I__32334/I                                                                           gio2CtrlBuf                    0              3504  RISE       1
I__32334/O                                                                           gio2CtrlBuf                    0              3504  RISE       1
I__32335/I                                                                           GlobalMux                      0              3504  RISE       1
I__32335/O                                                                           GlobalMux                    227              3732  RISE       1
I__32351/I                                                                           ClkMux                         0              3732  RISE       1
I__32351/O                                                                           ClkMux                       455              4186  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_0_LC_22_19_0/clk  LogicCell40_SEQ_MODE_1010      0              4186  RISE       1

Data path
pin name                                                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_0_LC_22_19_0/lcout                    LogicCell40_SEQ_MODE_1010    796              4982  76270  RISE       1
I__24500/I                                                                                               LocalMux                       0              4982  76270  RISE       1
I__24500/O                                                                                               LocalMux                     486              5468  76270  RISE       1
I__24501/I                                                                                               InMux                          0              5468  76270  RISE       1
I__24501/O                                                                                               InMux                        382              5851  76270  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_RNIKQ98_0_LC_21_19_3/in0              LogicCell40_SEQ_MODE_0000      0              5851  76270  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_RNIKQ98_0_LC_21_19_3/lcout            LogicCell40_SEQ_MODE_0000    662              6512  76270  RISE       1
I__23770/I                                                                                               Odrv4                          0              6512  76270  RISE       1
I__23770/O                                                                                               Odrv4                        517              7029  76270  RISE       1
I__23771/I                                                                                               Span4Mux_h                     0              7029  76270  RISE       1
I__23771/O                                                                                               Span4Mux_h                   444              7474  76270  RISE       1
I__23772/I                                                                                               Span4Mux_h                     0              7474  76270  RISE       1
I__23772/O                                                                                               Span4Mux_h                   444              7918  76270  RISE       1
I__23773/I                                                                                               Span4Mux_s0_h                  0              7918  76270  RISE       1
I__23773/O                                                                                               Span4Mux_s0_h                217              8135  76270  RISE       1
I__23774/I                                                                                               IoSpan4Mux                     0              8135  76270  RISE       1
I__23774/O                                                                                               IoSpan4Mux                   424              8559  76270  RISE       1
I__23775/I                                                                                               LocalMux                       0              8559  76270  RISE       1
I__23775/O                                                                                               LocalMux                     486              9045  76270  RISE       1
I__23776/I                                                                                               IoInMux                        0              9045  76270  RISE       1
I__23776/O                                                                                               IoInMux                      382              9427  76270  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_RNIKQ98_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9427  76270  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_RNIKQ98_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             10337  76270  RISE     140
I__32525/I                                                                                               gio2CtrlBuf                    0             10337  76270  RISE       1
I__32525/O                                                                                               gio2CtrlBuf                    0             10337  76270  RISE       1
I__32526/I                                                                                               GlobalMux                      0             10337  76270  RISE       1
I__32526/O                                                                                               GlobalMux                    227             10564  76270  RISE       1
I__32527/I                                                                                               SRMux                          0             10564  76270  RISE       1
I__32527/O                                                                                               SRMux                        682             11247  76270  RISE       1
u_usb_cdc.u_bulk_endps_5__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_1_LC_26_16_5/sr     LogicCell40_SEQ_MODE_1010      0             11247  76270  RISE       1

Capture Clock Path
pin name                                                                                               model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_3_0/lcout                                                             LogicCell40_SEQ_MODE_1010      0                 0  RISE       3
I__28546/I                                                                                             Odrv12                         0                 0  RISE       1
I__28546/O                                                                                             Odrv12                       724               724  RISE       1
I__28548/I                                                                                             Sp12to4                        0               724  RISE       1
I__28548/O                                                                                             Sp12to4                      631              1354  RISE       1
I__28550/I                                                                                             Span4Mux_s2_v                  0              1354  RISE       1
I__28550/O                                                                                             Span4Mux_s2_v                372              1726  RISE       1
I__28552/I                                                                                             LocalMux                       0              1726  RISE       1
I__28552/O                                                                                             LocalMux                     486              2212  RISE       1
I__28554/I                                                                                             IoInMux                        0              2212  RISE       1
I__28554/O                                                                                             IoInMux                      382              2595  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                                                         ICE_GB                         0              2595  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                                                               ICE_GB                       910              3504  RISE     142
I__32334/I                                                                                             gio2CtrlBuf                    0              3504  RISE       1
I__32334/O                                                                                             gio2CtrlBuf                    0              3504  RISE       1
I__32335/I                                                                                             GlobalMux                      0              3504  RISE       1
I__32335/O                                                                                             GlobalMux                    227              3732  RISE       1
I__32354/I                                                                                             ClkMux                         0              3732  RISE       1
I__32354/O                                                                                             ClkMux                       455              4186  RISE       1
u_usb_cdc.u_bulk_endps_5__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_1_LC_26_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4186  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 67.46 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_clk_sq_1_LC_19_16_7/lcout
Path End         : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_qq_0_LC_4_18_0/in0
Capture Clock    : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_qq_0_LC_4_18_0/clk
Setup Constraint : 20830p
Path slack       : 6007p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             20820

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         13335
---------------------------------------   ----- 
End-of-path arrival time (ps)             14813
 
Launch Clock Path
pin name                                                                                           model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__38733/I                                                                                         GlobalMux                               0                 0  RISE       1
I__38733/O                                                                                         GlobalMux                             227               227  RISE       1
I__38902/I                                                                                         ClkMux                                  0               227  RISE       1
I__38902/O                                                                                         ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_clk_sq_1_LC_19_16_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_clk_sq_1_LC_19_16_7/lcout                LogicCell40_SEQ_MODE_1010    796              1478   6007  FALL       9
I__21084/I                                                                                                         Odrv12                         0              1478   6007  FALL       1
I__21084/O                                                                                                         Odrv12                       796              2274   6007  FALL       1
I__21087/I                                                                                                         Span12Mux_h                    0              2274   6007  FALL       1
I__21087/O                                                                                                         Span12Mux_h                  796              3070   6007  FALL       1
I__21094/I                                                                                                         Span12Mux_s9_v                 0              3070   6007  FALL       1
I__21094/O                                                                                                         Span12Mux_s9_v               620              3690   6007  FALL       1
I__21101/I                                                                                                         LocalMux                       0              3690   6007  FALL       1
I__21101/O                                                                                                         LocalMux                     455              4145   6007  FALL       1
I__21108/I                                                                                                         InMux                          0              4145   6007  FALL       1
I__21108/O                                                                                                         InMux                        320              4466   6007  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_clk_sq_RNIPRVK_0_LC_7_29_3/in1           LogicCell40_SEQ_MODE_0000      0              4466   6007  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_clk_sq_RNIPRVK_0_LC_7_29_3/lcout         LogicCell40_SEQ_MODE_0000    589              5055   6007  RISE       1
I__7064/I                                                                                                          Odrv4                          0              5055   6007  RISE       1
I__7064/O                                                                                                          Odrv4                        517              5572   6007  RISE       1
I__7065/I                                                                                                          Span4Mux_h                     0              5572   6007  RISE       1
I__7065/O                                                                                                          Span4Mux_h                   444              6016   6007  RISE       1
I__7066/I                                                                                                          Span4Mux_s3_v                  0              6016   6007  RISE       1
I__7066/O                                                                                                          Span4Mux_s3_v                465              6481   6007  RISE       1
I__7067/I                                                                                                          IoSpan4Mux                     0              6481   6007  RISE       1
I__7067/O                                                                                                          IoSpan4Mux                   424              6905   6007  RISE       1
I__7068/I                                                                                                          LocalMux                       0              6905   6007  RISE       1
I__7068/O                                                                                                          LocalMux                     486              7391   6007  RISE       1
I__7069/I                                                                                                          IoInMux                        0              7391   6007  RISE       1
I__7069/O                                                                                                          IoInMux                      382              7773   6007  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.N_162_0_g_gb/USERSIGNALTOGLOBALBUFFER                             ICE_GB                         0              7773   6007  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.N_162_0_g_gb/GLOBALBUFFEROUTPUT                                   ICE_GB                       910              8683   6007  RISE      72
I__37376/I                                                                                                         gio2CtrlBuf                    0              8683   6007  RISE       1
I__37376/O                                                                                                         gio2CtrlBuf                    0              8683   6007  RISE       1
I__37377/I                                                                                                         GlobalMux                      0              8683   6007  RISE       1
I__37377/O                                                                                                         GlobalMux                    227              8910   6007  RISE       1
I__37378/I                                                                                                         Glb2LocalMux                   0              8910   6007  RISE       1
I__37378/O                                                                                                         Glb2LocalMux                 662              9572   6007  RISE       1
I__37410/I                                                                                                         LocalMux                       0              9572   6007  RISE       1
I__37410/O                                                                                                         LocalMux                     486             10058   6007  RISE       1
I__37432/I                                                                                                         InMux                          0             10058   6007  RISE       1
I__37432/O                                                                                                         InMux                        382             10440   6007  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_qq_RNIPVO81_0_LC_21_12_3/in3    LogicCell40_SEQ_MODE_0000      0             10440   6007  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_qq_RNIPVO81_0_LC_21_12_3/lcout  LogicCell40_SEQ_MODE_0000    465             10905   6007  RISE       2
I__29541/I                                                                                                         Odrv12                         0             10905   6007  RISE       1
I__29541/O                                                                                                         Odrv12                       724             11629   6007  RISE       1
I__29543/I                                                                                                         Span12Mux_h                    0             11629   6007  RISE       1
I__29543/O                                                                                                         Span12Mux_h                  724             12353   6007  RISE       1
I__29545/I                                                                                                         Sp12to4                        0             12353   6007  RISE       1
I__29545/O                                                                                                         Sp12to4                      631             12983   6007  RISE       1
I__29547/I                                                                                                         Span4Mux_h                     0             12983   6007  RISE       1
I__29547/O                                                                                                         Span4Mux_h                   444             13428   6007  RISE       1
I__29548/I                                                                                                         Span4Mux_v                     0             13428   6007  RISE       1
I__29548/O                                                                                                         Span4Mux_v                   517             13945   6007  RISE       1
I__29549/I                                                                                                         LocalMux                       0             13945   6007  RISE       1
I__29549/O                                                                                                         LocalMux                     486             14430   6007  RISE       1
I__29550/I                                                                                                         InMux                          0             14430   6007  RISE       1
I__29550/O                                                                                                         InMux                        382             14813   6007  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_qq_0_LC_4_18_0/in0              LogicCell40_SEQ_MODE_1010      0             14813   6007  RISE       1

Capture Clock Path
pin name                                                                                               model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                                     SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__38733/I                                                                                             GlobalMux                               0                 0  RISE       1
I__38733/O                                                                                             GlobalMux                             227               227  RISE       1
I__39104/I                                                                                             ClkMux                                  0               227  RISE       1
I__39104/O                                                                                             ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_qq_0_LC_4_18_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_clk_sq_1_LC_19_16_7/lcout
Path End         : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_qq_0_LC_4_18_0/in0
Capture Clock    : u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_qq_0_LC_4_18_0/clk
Setup Constraint : 20830p
Path slack       : 6007p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             20820

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         13335
---------------------------------------   ----- 
End-of-path arrival time (ps)             14813
 
Launch Clock Path
pin name                                                                                           model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__38733/I                                                                                         GlobalMux                               0                 0  RISE       1
I__38733/O                                                                                         GlobalMux                             227               227  RISE       1
I__38902/I                                                                                         ClkMux                                  0               227  RISE       1
I__38902/O                                                                                         ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_clk_sq_1_LC_19_16_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_clk_sq_1_LC_19_16_7/lcout                LogicCell40_SEQ_MODE_1010    796              1478   6007  FALL       9
I__21084/I                                                                                                         Odrv12                         0              1478   6007  FALL       1
I__21084/O                                                                                                         Odrv12                       796              2274   6007  FALL       1
I__21087/I                                                                                                         Span12Mux_h                    0              2274   6007  FALL       1
I__21087/O                                                                                                         Span12Mux_h                  796              3070   6007  FALL       1
I__21094/I                                                                                                         Span12Mux_s9_v                 0              3070   6007  FALL       1
I__21094/O                                                                                                         Span12Mux_s9_v               620              3690   6007  FALL       1
I__21101/I                                                                                                         LocalMux                       0              3690   6007  FALL       1
I__21101/O                                                                                                         LocalMux                     455              4145   6007  FALL       1
I__21108/I                                                                                                         InMux                          0              4145   6007  FALL       1
I__21108/O                                                                                                         InMux                        320              4466   6007  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_clk_sq_RNIPRVK_0_LC_7_29_3/in1           LogicCell40_SEQ_MODE_0000      0              4466   6007  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_clk_sq_RNIPRVK_0_LC_7_29_3/lcout         LogicCell40_SEQ_MODE_0000    589              5055   6007  RISE       1
I__7064/I                                                                                                          Odrv4                          0              5055   6007  RISE       1
I__7064/O                                                                                                          Odrv4                        517              5572   6007  RISE       1
I__7065/I                                                                                                          Span4Mux_h                     0              5572   6007  RISE       1
I__7065/O                                                                                                          Span4Mux_h                   444              6016   6007  RISE       1
I__7066/I                                                                                                          Span4Mux_s3_v                  0              6016   6007  RISE       1
I__7066/O                                                                                                          Span4Mux_s3_v                465              6481   6007  RISE       1
I__7067/I                                                                                                          IoSpan4Mux                     0              6481   6007  RISE       1
I__7067/O                                                                                                          IoSpan4Mux                   424              6905   6007  RISE       1
I__7068/I                                                                                                          LocalMux                       0              6905   6007  RISE       1
I__7068/O                                                                                                          LocalMux                     486              7391   6007  RISE       1
I__7069/I                                                                                                          IoInMux                        0              7391   6007  RISE       1
I__7069/O                                                                                                          IoInMux                      382              7773   6007  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.N_162_0_g_gb/USERSIGNALTOGLOBALBUFFER                             ICE_GB                         0              7773   6007  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.N_162_0_g_gb/GLOBALBUFFEROUTPUT                                   ICE_GB                       910              8683   6007  RISE      72
I__37376/I                                                                                                         gio2CtrlBuf                    0              8683   6007  RISE       1
I__37376/O                                                                                                         gio2CtrlBuf                    0              8683   6007  RISE       1
I__37377/I                                                                                                         GlobalMux                      0              8683   6007  RISE       1
I__37377/O                                                                                                         GlobalMux                    227              8910   6007  RISE       1
I__37378/I                                                                                                         Glb2LocalMux                   0              8910   6007  RISE       1
I__37378/O                                                                                                         Glb2LocalMux                 662              9572   6007  RISE       1
I__37410/I                                                                                                         LocalMux                       0              9572   6007  RISE       1
I__37410/O                                                                                                         LocalMux                     486             10058   6007  RISE       1
I__37432/I                                                                                                         InMux                          0             10058   6007  RISE       1
I__37432/O                                                                                                         InMux                        382             10440   6007  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_qq_RNIPVO81_0_LC_21_12_3/in3    LogicCell40_SEQ_MODE_0000      0             10440   6007  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_qq_RNIPVO81_0_LC_21_12_3/lcout  LogicCell40_SEQ_MODE_0000    465             10905   6007  RISE       2
I__29541/I                                                                                                         Odrv12                         0             10905   6007  RISE       1
I__29541/O                                                                                                         Odrv12                       724             11629   6007  RISE       1
I__29543/I                                                                                                         Span12Mux_h                    0             11629   6007  RISE       1
I__29543/O                                                                                                         Span12Mux_h                  724             12353   6007  RISE       1
I__29545/I                                                                                                         Sp12to4                        0             12353   6007  RISE       1
I__29545/O                                                                                                         Sp12to4                      631             12983   6007  RISE       1
I__29547/I                                                                                                         Span4Mux_h                     0             12983   6007  RISE       1
I__29547/O                                                                                                         Span4Mux_h                   444             13428   6007  RISE       1
I__29548/I                                                                                                         Span4Mux_v                     0             13428   6007  RISE       1
I__29548/O                                                                                                         Span4Mux_v                   517             13945   6007  RISE       1
I__29549/I                                                                                                         LocalMux                       0             13945   6007  RISE       1
I__29549/O                                                                                                         LocalMux                     486             14430   6007  RISE       1
I__29550/I                                                                                                         InMux                          0             14430   6007  RISE       1
I__29550/O                                                                                                         InMux                        382             14813   6007  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_qq_0_LC_4_18_0/in0              LogicCell40_SEQ_MODE_1010      0             14813   6007  RISE       1

Capture Clock Path
pin name                                                                                               model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                                     SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__38733/I                                                                                             GlobalMux                               0                 0  RISE       1
I__38733/O                                                                                             GlobalMux                             227               227  RISE       1
I__39104/I                                                                                             ClkMux                                  0               227  RISE       1
I__39104/O                                                                                             ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_6__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_qq_0_LC_4_18_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.2::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_0_LC_22_19_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_5__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_1_LC_26_16_5/sr
Capture Clock    : u_usb_cdc.u_bulk_endps_5__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_1_LC_26_16_5/clk
Setup Constraint : 83330p
Path slack       : 76269p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4186
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             87516

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4186
+ Clock To Q                                796
+ Data Path Delay                          6265
---------------------------------------   ----- 
End-of-path arrival time (ps)             11247
 
Launch Clock Path
pin name                                                                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_3_0/lcout                                           LogicCell40_SEQ_MODE_1010      0                 0  RISE       3
I__28546/I                                                                           Odrv12                         0                 0  RISE       1
I__28546/O                                                                           Odrv12                       724               724  RISE       1
I__28548/I                                                                           Sp12to4                        0               724  RISE       1
I__28548/O                                                                           Sp12to4                      631              1354  RISE       1
I__28550/I                                                                           Span4Mux_s2_v                  0              1354  RISE       1
I__28550/O                                                                           Span4Mux_s2_v                372              1726  RISE       1
I__28552/I                                                                           LocalMux                       0              1726  RISE       1
I__28552/O                                                                           LocalMux                     486              2212  RISE       1
I__28554/I                                                                           IoInMux                        0              2212  RISE       1
I__28554/O                                                                           IoInMux                      382              2595  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                                       ICE_GB                         0              2595  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                                             ICE_GB                       910              3504  RISE     142
I__32334/I                                                                           gio2CtrlBuf                    0              3504  RISE       1
I__32334/O                                                                           gio2CtrlBuf                    0              3504  RISE       1
I__32335/I                                                                           GlobalMux                      0              3504  RISE       1
I__32335/O                                                                           GlobalMux                    227              3732  RISE       1
I__32351/I                                                                           ClkMux                         0              3732  RISE       1
I__32351/O                                                                           ClkMux                       455              4186  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_0_LC_22_19_0/clk  LogicCell40_SEQ_MODE_1010      0              4186  RISE       1

Data path
pin name                                                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_0_LC_22_19_0/lcout                    LogicCell40_SEQ_MODE_1010    796              4982  76270  RISE       1
I__24500/I                                                                                               LocalMux                       0              4982  76270  RISE       1
I__24500/O                                                                                               LocalMux                     486              5468  76270  RISE       1
I__24501/I                                                                                               InMux                          0              5468  76270  RISE       1
I__24501/O                                                                                               InMux                        382              5851  76270  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_RNIKQ98_0_LC_21_19_3/in0              LogicCell40_SEQ_MODE_0000      0              5851  76270  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_RNIKQ98_0_LC_21_19_3/lcout            LogicCell40_SEQ_MODE_0000    662              6512  76270  RISE       1
I__23770/I                                                                                               Odrv4                          0              6512  76270  RISE       1
I__23770/O                                                                                               Odrv4                        517              7029  76270  RISE       1
I__23771/I                                                                                               Span4Mux_h                     0              7029  76270  RISE       1
I__23771/O                                                                                               Span4Mux_h                   444              7474  76270  RISE       1
I__23772/I                                                                                               Span4Mux_h                     0              7474  76270  RISE       1
I__23772/O                                                                                               Span4Mux_h                   444              7918  76270  RISE       1
I__23773/I                                                                                               Span4Mux_s0_h                  0              7918  76270  RISE       1
I__23773/O                                                                                               Span4Mux_s0_h                217              8135  76270  RISE       1
I__23774/I                                                                                               IoSpan4Mux                     0              8135  76270  RISE       1
I__23774/O                                                                                               IoSpan4Mux                   424              8559  76270  RISE       1
I__23775/I                                                                                               LocalMux                       0              8559  76270  RISE       1
I__23775/O                                                                                               LocalMux                     486              9045  76270  RISE       1
I__23776/I                                                                                               IoInMux                        0              9045  76270  RISE       1
I__23776/O                                                                                               IoInMux                      382              9427  76270  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_RNIKQ98_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9427  76270  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_async_app_rstn_app_rstn_sq_RNIKQ98_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             10337  76270  RISE     140
I__32525/I                                                                                               gio2CtrlBuf                    0             10337  76270  RISE       1
I__32525/O                                                                                               gio2CtrlBuf                    0             10337  76270  RISE       1
I__32526/I                                                                                               GlobalMux                      0             10337  76270  RISE       1
I__32526/O                                                                                               GlobalMux                    227             10564  76270  RISE       1
I__32527/I                                                                                               SRMux                          0             10564  76270  RISE       1
I__32527/O                                                                                               SRMux                        682             11247  76270  RISE       1
u_usb_cdc.u_bulk_endps_5__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_1_LC_26_16_5/sr     LogicCell40_SEQ_MODE_1010      0             11247  76270  RISE       1

Capture Clock Path
pin name                                                                                               model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_3_0/lcout                                                             LogicCell40_SEQ_MODE_1010      0                 0  RISE       3
I__28546/I                                                                                             Odrv12                         0                 0  RISE       1
I__28546/O                                                                                             Odrv12                       724               724  RISE       1
I__28548/I                                                                                             Sp12to4                        0               724  RISE       1
I__28548/O                                                                                             Sp12to4                      631              1354  RISE       1
I__28550/I                                                                                             Span4Mux_s2_v                  0              1354  RISE       1
I__28550/O                                                                                             Span4Mux_s2_v                372              1726  RISE       1
I__28552/I                                                                                             LocalMux                       0              1726  RISE       1
I__28552/O                                                                                             LocalMux                     486              2212  RISE       1
I__28554/I                                                                                             IoInMux                        0              2212  RISE       1
I__28554/O                                                                                             IoInMux                      382              2595  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                                                         ICE_GB                         0              2595  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                                                               ICE_GB                       910              3504  RISE     142
I__32334/I                                                                                             gio2CtrlBuf                    0              3504  RISE       1
I__32334/O                                                                                             gio2CtrlBuf                    0              3504  RISE       1
I__32335/I                                                                                             GlobalMux                      0              3504  RISE       1
I__32335/O                                                                                             GlobalMux                    227              3732  RISE       1
I__32354/I                                                                                             ClkMux                         0              3732  RISE       1
I__32354/O                                                                                             ClkMux                       455              4186  RISE       1
u_usb_cdc.u_bulk_endps_5__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_1_LC_26_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4186  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4854


Data Path Delay                5133
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4854

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback_7ch               0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__16640/I                                      Odrv12                     0      1670               RISE  1       
I__16640/O                                      Odrv12                     724    2393               RISE  1       
I__16641/I                                      Span12Mux_h                0      2393               RISE  1       
I__16641/O                                      Span12Mux_h                724    3117               RISE  1       
I__16642/I                                      Sp12to4                    0      3117               RISE  1       
I__16642/O                                      Sp12to4                    631    3747               RISE  1       
I__16643/I                                      Span4Mux_v                 0      3747               RISE  1       
I__16643/O                                      Span4Mux_v                 517    4264               RISE  1       
I__16644/I                                      LocalMux                   0      4264               RISE  1       
I__16644/O                                      LocalMux                   486    4750               RISE  1       
I__16645/I                                      InMux                      0      4750               RISE  1       
I__16645/O                                      InMux                      382    5133               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_21_3/in3  LogicCell40_SEQ_MODE_1010  0      5133               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__38733/I                                      GlobalMux                           0      0                  RISE  1       
I__38733/O                                      GlobalMux                           227    227                RISE  1       
I__38920/I                                      ClkMux                              0      227                RISE  1       
I__38920/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_21_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3200


Data Path Delay                3479
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3200

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback_7ch               0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__8464/I                                       Odrv4                      0      1670               RISE  1       
I__8464/O                                       Odrv4                      517    2186               RISE  1       
I__8465/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__8465/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__8466/I                                       LocalMux                   0      2610               RISE  1       
I__8466/O                                       LocalMux                   486    3096               RISE  1       
I__8467/I                                       InMux                      0      3096               RISE  1       
I__8467/O                                       InMux                      382    3479               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_10_30_1/in3  LogicCell40_SEQ_MODE_1010  0      3479               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__38733/I                                      GlobalMux                           0      0                  RISE  1       
I__38733/O                                      GlobalMux                           227    227                RISE  1       
I__39173/I                                      ClkMux                              0      227                RISE  1       
I__39173/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_10_30_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11316


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9838
---------------------------- ------
Clock To Out Delay            11316

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__38733/I                                           GlobalMux                           0      0                  RISE  1       
I__38733/O                                           GlobalMux                           227    227                RISE  1       
I__38980/I                                           ClkMux                              0      227                RISE  1       
I__38980/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_15_23_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_15_23_0/lcout       LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__14956/I                                                  Odrv4                      0      1478               RISE  1       
I__14956/O                                                  Odrv4                      517    1995               RISE  1       
I__14958/I                                                  LocalMux                   0      1995               RISE  1       
I__14958/O                                                  LocalMux                   486    2481               RISE  1       
I__14960/I                                                  InMux                      0      2481               RISE  1       
I__14960/O                                                  InMux                      382    2863               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_15_25_1/in0    LogicCell40_SEQ_MODE_0000  0      2863               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_15_25_1/lcout  LogicCell40_SEQ_MODE_0000  662    3525               RISE  1       
I__15014/I                                                  Odrv12                     0      3525               RISE  1       
I__15014/O                                                  Odrv12                     724    4248               RISE  1       
I__15015/I                                                  Span12Mux_s7_v             0      4248               RISE  1       
I__15015/O                                                  Span12Mux_s7_v             413    4662               RISE  1       
I__15016/I                                                  LocalMux                   0      4662               RISE  1       
I__15016/O                                                  LocalMux                   486    5148               RISE  1       
I__15017/I                                                  IoInMux                    0      5148               RISE  1       
I__15017/O                                                  IoInMux                    382    5530               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      5530               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   8828               FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      8828               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   11316              FALL  1       
usb_n:out                                                   loopback_7ch               0      11316              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12515


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             11037
---------------------------- ------
Clock To Out Delay            12515

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__38733/I                                           GlobalMux                           0      0                  RISE  1       
I__38733/O                                           GlobalMux                           227    227                RISE  1       
I__38980/I                                           ClkMux                              0      227                RISE  1       
I__38980/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_15_23_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_15_23_0/lcout     LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__14956/I                                                Odrv4                      0      1478               RISE  1       
I__14956/O                                                Odrv4                      517    1995               RISE  1       
I__14958/I                                                LocalMux                   0      1995               RISE  1       
I__14958/O                                                LocalMux                   486    2481               RISE  1       
I__14961/I                                                InMux                      0      2481               RISE  1       
I__14961/O                                                InMux                      382    2863               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_15_25_0/in1    LogicCell40_SEQ_MODE_0000  0      2863               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_15_25_0/lcout  LogicCell40_SEQ_MODE_0000  558    3422               FALL  1       
I__15018/I                                                Odrv4                      0      3422               FALL  1       
I__15018/O                                                Odrv4                      548    3969               FALL  1       
I__15019/I                                                Span4Mux_h                 0      3969               FALL  1       
I__15019/O                                                Span4Mux_h                 465    4435               FALL  1       
I__15020/I                                                Span4Mux_v                 0      4435               FALL  1       
I__15020/O                                                Span4Mux_v                 548    4982               FALL  1       
I__15021/I                                                Span4Mux_s3_v              0      4982               FALL  1       
I__15021/O                                                Span4Mux_s3_v              496    5479               FALL  1       
I__15022/I                                                IoSpan4Mux                 0      5479               FALL  1       
I__15022/O                                                IoSpan4Mux                 475    5954               FALL  1       
I__15023/I                                                LocalMux                   0      5954               FALL  1       
I__15023/O                                                LocalMux                   455    6409               FALL  1       
I__15024/I                                                IoInMux                    0      6409               FALL  1       
I__15024/O                                                IoInMux                    320    6729               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      6729               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   10027              FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      10027              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   12515              FALL  1       
usb_p:out                                                 loopback_7ch               0      12515              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -4037


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -4719
---------------------------- ------
Hold Time                     -4037

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback_7ch               0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__16640/I                                      Odrv12                     0      1142               FALL  1       
I__16640/O                                      Odrv12                     796    1938               FALL  1       
I__16641/I                                      Span12Mux_h                0      1938               FALL  1       
I__16641/O                                      Span12Mux_h                796    2734               FALL  1       
I__16642/I                                      Sp12to4                    0      2734               FALL  1       
I__16642/O                                      Sp12to4                    662    3396               FALL  1       
I__16643/I                                      Span4Mux_v                 0      3396               FALL  1       
I__16643/O                                      Span4Mux_v                 548    3944               FALL  1       
I__16644/I                                      LocalMux                   0      3944               FALL  1       
I__16644/O                                      LocalMux                   455    4398               FALL  1       
I__16645/I                                      InMux                      0      4398               FALL  1       
I__16645/O                                      InMux                      320    4719               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_21_3/in3  LogicCell40_SEQ_MODE_1010  0      4719               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__38733/I                                      GlobalMux                           0      0                  RISE  1       
I__38733/O                                      GlobalMux                           227    227                RISE  1       
I__38920/I                                      ClkMux                              0      227                RISE  1       
I__38920/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_21_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2259


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2941
---------------------------- ------
Hold Time                     -2259

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback_7ch               0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__8464/I                                       Odrv4                      0      1142               FALL  1       
I__8464/O                                       Odrv4                      548    1690               FALL  1       
I__8465/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__8465/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__8466/I                                       LocalMux                   0      2166               FALL  1       
I__8466/O                                       LocalMux                   455    2620               FALL  1       
I__8467/I                                       InMux                      0      2620               FALL  1       
I__8467/O                                       InMux                      320    2941               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_10_30_1/in3  LogicCell40_SEQ_MODE_1010  0      2941               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__38733/I                                      GlobalMux                           0      0                  RISE  1       
I__38733/O                                      GlobalMux                           227    227                RISE  1       
I__39173/I                                      ClkMux                              0      227                RISE  1       
I__39173/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_10_30_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9336


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7858
---------------------------- ------
Clock To Out Delay             9336

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__38733/I                                            GlobalMux                           0      0                  RISE  1       
I__38733/O                                            GlobalMux                           227    227                RISE  1       
I__39021/I                                            ClkMux                              0      227                RISE  1       
I__39021/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_15_25_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_15_25_3/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  12      
I__23790/I                                                        Odrv4                      0      1478               FALL  1       
I__23790/O                                                        Odrv4                      548    2026               FALL  1       
I__23794/I                                                        Span4Mux_h                 0      2026               FALL  1       
I__23794/O                                                        Span4Mux_h                 465    2491               FALL  1       
I__23802/I                                                        LocalMux                   0      2491               FALL  1       
I__23802/O                                                        LocalMux                   455    2946               FALL  1       
I__23809/I                                                        InMux                      0      2946               FALL  1       
I__23809/O                                                        InMux                      320    3266               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_LC_14_21_1/in3      LogicCell40_SEQ_MODE_0000  0      3266               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_LC_14_21_1/ltout    LogicCell40_SEQ_MODE_0000  393    3659               RISE  1       
I__12389/I                                                        CascadeMux                 0      3659               RISE  1       
I__12389/O                                                        CascadeMux                 0      3659               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_14_21_2/in2    LogicCell40_SEQ_MODE_0000  0      3659               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_14_21_2/lcout  LogicCell40_SEQ_MODE_0000  517    4176               FALL  2       
I__12378/I                                                        Odrv12                     0      4176               FALL  1       
I__12378/O                                                        Odrv12                     796    4972               FALL  1       
I__12379/I                                                        Sp12to4                    0      4972               FALL  1       
I__12379/O                                                        Sp12to4                    662    5634               FALL  1       
I__12381/I                                                        Span4Mux_h                 0      5634               FALL  1       
I__12381/O                                                        Span4Mux_h                 465    6099               FALL  1       
I__12383/I                                                        Span4Mux_s1_v              0      6099               FALL  1       
I__12383/O                                                        Span4Mux_s1_v              289    6388               FALL  1       
I__12385/I                                                        LocalMux                   0      6388               FALL  1       
I__12385/O                                                        LocalMux                   455    6843               FALL  1       
I__12387/I                                                        IoInMux                    0      6843               FALL  1       
I__12387/O                                                        IoInMux                    320    7163               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7163               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7422               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      7422               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9336               RISE  1       
usb_n:out                                                         loopback_7ch               0      9336               RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9667


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8189
---------------------------- ------
Clock To Out Delay             9667

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__38733/I                                            GlobalMux                           0      0                  RISE  1       
I__38733/O                                            GlobalMux                           227    227                RISE  1       
I__39021/I                                            ClkMux                              0      227                RISE  1       
I__39021/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_15_25_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_15_25_3/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  12      
I__23790/I                                                        Odrv4                      0      1478               FALL  1       
I__23790/O                                                        Odrv4                      548    2026               FALL  1       
I__23794/I                                                        Span4Mux_h                 0      2026               FALL  1       
I__23794/O                                                        Span4Mux_h                 465    2491               FALL  1       
I__23802/I                                                        LocalMux                   0      2491               FALL  1       
I__23802/O                                                        LocalMux                   455    2946               FALL  1       
I__23809/I                                                        InMux                      0      2946               FALL  1       
I__23809/O                                                        InMux                      320    3266               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_LC_14_21_1/in3      LogicCell40_SEQ_MODE_0000  0      3266               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_LC_14_21_1/ltout    LogicCell40_SEQ_MODE_0000  393    3659               RISE  1       
I__12389/I                                                        CascadeMux                 0      3659               RISE  1       
I__12389/O                                                        CascadeMux                 0      3659               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_14_21_2/in2    LogicCell40_SEQ_MODE_0000  0      3659               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_14_21_2/lcout  LogicCell40_SEQ_MODE_0000  517    4176               FALL  2       
I__12378/I                                                        Odrv12                     0      4176               FALL  1       
I__12378/O                                                        Odrv12                     796    4972               FALL  1       
I__12380/I                                                        Span12Mux_h                0      4972               FALL  1       
I__12380/O                                                        Span12Mux_h                796    5768               FALL  1       
I__12382/I                                                        Sp12to4                    0      5768               FALL  1       
I__12382/O                                                        Sp12to4                    662    6430               FALL  1       
I__12384/I                                                        Span4Mux_s1_v              0      6430               FALL  1       
I__12384/O                                                        Span4Mux_s1_v              289    6719               FALL  1       
I__12386/I                                                        LocalMux                   0      6719               FALL  1       
I__12386/O                                                        LocalMux                   455    7174               FALL  1       
I__12388/I                                                        IoInMux                    0      7174               FALL  1       
I__12388/O                                                        IoInMux                    320    7494               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7494               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7753               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      7753               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9667               RISE  1       
usb_p:out                                                         loopback_7ch               0      9667               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

