t 3; q clock 1;
t 4; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 25; c s208_out_0_ 0;
t 52; q clock 0;
t 54; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 103; q clock 1;
t 104; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 125; c s208_out_0_ 0; c s208_out_1_ 0;
t 152; q clock 0;
t 154; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 175; c s208_out_0_ 1; c s208_out_1_ 0;
t 203; q clock 1;
t 204; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_10_ 0;
t 225; c s208_out_0_ 0; c s208_out_1_ 0;
t 252; q clock 0;
t 254; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_10_ 1;
t 275; c s208_out_0_ 0; c s208_out_1_ 0;
t 303; q clock 1;
t 304; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 325; c s208_out_0_ 0; c s208_out_1_ 0;
t 352; q clock 0;
t 354; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 0;
t 375; c s208_out_0_ 0; c s208_out_1_ 0;
t 403; q clock 1;
t 404; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_9_ 1;
t 425; c s208_out_0_ 1; c s208_out_1_ 0;
t 452; q clock 0;
t 454; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 475; c s208_out_0_ 0; c s208_out_1_ 0;
t 503; q clock 1;
t 504; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 525; c s208_out_0_ 1; c s208_out_1_ 0;
t 552; q clock 0;
t 554; f s208_in_0_ 1; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 575; c s208_out_0_ 0; c s208_out_1_ 0;
t 603; q clock 1;
t 604; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 625; c s208_out_0_ 0; c s208_out_1_ 0;
t 652; q clock 0;
t 654; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1;
t 675; c s208_out_0_ 1; c s208_out_1_ 0;
t 703; q clock 1;
t 704; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 725; c s208_out_0_ 0; c s208_out_1_ 0;
t 752; q clock 0;
t 754; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_9_ 0;
t 775; c s208_out_0_ 0; c s208_out_1_ 0;
t 803; q clock 1;
t 804; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_10_ 0;
t 825; c s208_out_0_ 0; c s208_out_1_ 0;
t 852; q clock 0;
t 854; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 875; c s208_out_0_ 1; c s208_out_1_ 0;
t 903; q clock 1;
t 904; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0;
t 925; c s208_out_0_ 0; c s208_out_1_ 0;
t 952; q clock 0;
t 954; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 975; c s208_out_0_ 1; c s208_out_1_ 0;
t 1003; q clock 1;
t 1004; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_10_ 0;
t 1025; c s208_out_0_ 0; c s208_out_1_ 0;
t 1052; q clock 0;
t 1054; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 1075; c s208_out_0_ 0; c s208_out_1_ 0;
t 1103; q clock 1;
t 1104; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 1125; c s208_out_0_ 0; c s208_out_1_ 0;
t 1152; q clock 0;
t 1154; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 0;
t 1175; c s208_out_0_ 0; c s208_out_1_ 0;
t 1203; q clock 1;
t 1204; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_10_ 0;
t 1225; c s208_out_0_ 0; c s208_out_1_ 0;
t 1252; q clock 0;
t 1254; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 1275; c s208_out_0_ 1; c s208_out_1_ 0;
t 1303; q clock 1;
t 1304; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1;
t 1325; c s208_out_0_ 1; c s208_out_1_ 0;
t 1352; q clock 0;
t 1354; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 1375; c s208_out_0_ 0; c s208_out_1_ 0;
t 1403; q clock 1;
t 1404; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 1425; c s208_out_0_ 0; c s208_out_1_ 0;
t 1452; q clock 0;
t 1454; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 1475; c s208_out_0_ 0; c s208_out_1_ 0;
t 1503; q clock 1;
t 1504; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 1525; c s208_out_0_ 0; c s208_out_1_ 0;
t 1552; q clock 0;
t 1554; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 1575; c s208_out_0_ 1; c s208_out_1_ 0;
t 1603; q clock 1;
t 1604; f s208_in_7_ 0; f s208_in_9_ 1;
t 1625; c s208_out_0_ 1; c s208_out_1_ 0;
t 1652; q clock 0;
t 1654; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_7_ 1; f s208_in_8_ 0;
t 1675; c s208_out_0_ 1; c s208_out_1_ 0;
t 1703; q clock 1;
t 1704; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 1725; c s208_out_0_ 0; c s208_out_1_ 0;
t 1752; q clock 0;
t 1754; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0;
t 1775; c s208_out_0_ 1; c s208_out_1_ 0;
t 1803; q clock 1;
t 1804; f s208_in_0_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 1825; c s208_out_0_ 0; c s208_out_1_ 0;
t 1852; q clock 0;
t 1854; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 1875; c s208_out_0_ 0; c s208_out_1_ 0;
t 1903; q clock 1;
t 1904; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 1925; c s208_out_0_ 0; c s208_out_1_ 0;
t 1952; q clock 0;
t 1954; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 1975; c s208_out_0_ 1; c s208_out_1_ 0;
t 2003; q clock 1;
t 2004; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0;
t 2025; c s208_out_0_ 0; c s208_out_1_ 0;
t 2052; q clock 0;
t 2054; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_10_ 0;
t 2075; c s208_out_0_ 0; c s208_out_1_ 0;
t 2103; q clock 1;
t 2104; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 2125; c s208_out_0_ 0; c s208_out_1_ 0;
t 2152; q clock 0;
t 2154; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_10_ 0;
t 2175; c s208_out_0_ 0; c s208_out_1_ 0;
t 2203; q clock 1;
t 2204; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 2225; c s208_out_0_ 1; c s208_out_1_ 0;
t 2252; q clock 0;
t 2254; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_9_ 1;
t 2275; c s208_out_0_ 1; c s208_out_1_ 0;
t 2303; q clock 1;
t 2304; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 2325; c s208_out_0_ 0; c s208_out_1_ 0;
t 2352; q clock 0;
t 2354; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 0;
t 2375; c s208_out_0_ 0; c s208_out_1_ 0;
t 2403; q clock 1;
t 2404; f s208_in_2_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 2425; c s208_out_0_ 1; c s208_out_1_ 0;
t 2452; q clock 0;
t 2454; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_8_ 0;
t 2475; c s208_out_0_ 0; c s208_out_1_ 0;
t 2503; q clock 1;
t 2504; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0;
t 2525; c s208_out_0_ 1; c s208_out_1_ 0;
t 2552; q clock 0;
t 2554; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 2575; c s208_out_0_ 0; c s208_out_1_ 0;
t 2603; q clock 1;
t 2604; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 2625; c s208_out_0_ 0; c s208_out_1_ 0;
t 2652; q clock 0;
t 2654; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 2675; c s208_out_0_ 1; c s208_out_1_ 0;
t 2703; q clock 1;
t 2704; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_10_ 0;
t 2725; c s208_out_0_ 0; c s208_out_1_ 0;
t 2752; q clock 0;
t 2754; f s208_in_4_ 0; f s208_in_10_ 1;
t 2775; c s208_out_0_ 1; c s208_out_1_ 0;
t 2803; q clock 1;
t 2804; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 2825; c s208_out_0_ 1; c s208_out_1_ 0;
t 2852; q clock 0;
t 2854; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_6_ 1;
t 2875; c s208_out_0_ 0; c s208_out_1_ 0;
t 2903; q clock 1;
t 2904; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 2925; c s208_out_0_ 0; c s208_out_1_ 0;
t 2952; q clock 0;
t 2954; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 2975; c s208_out_0_ 0; c s208_out_1_ 0;
t 3003; q clock 1;
t 3004; f s208_in_0_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1;
t 3025; c s208_out_0_ 1; c s208_out_1_ 0;
t 3052; q clock 0;
t 3054; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0;
t 3075; c s208_out_0_ 1; c s208_out_1_ 0;
t 3103; q clock 1;
t 3104; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_9_ 1;
t 3125; c s208_out_0_ 0; c s208_out_1_ 0;
t 3152; q clock 0;
t 3154; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_6_ 1; f s208_in_9_ 0;
t 3175; c s208_out_0_ 1; c s208_out_1_ 0;
t 3203; q clock 1;
t 3204; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 3225; c s208_out_0_ 1; c s208_out_1_ 0;
t 3252; q clock 0;
t 3254; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_8_ 0;
t 3275; c s208_out_0_ 0; c s208_out_1_ 0;
t 3303; q clock 1;
t 3304; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 1;
t 3325; c s208_out_0_ 0; c s208_out_1_ 0;
t 3352; q clock 0;
t 3354; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0;
t 3375; c s208_out_0_ 0; c s208_out_1_ 0;
t 3403; q clock 1;
t 3404; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 3425; c s208_out_0_ 1; c s208_out_1_ 0;
t 3452; q clock 0;
t 3454; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 3475; c s208_out_0_ 1; c s208_out_1_ 0;
t 3503; q clock 1;
t 3504; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_7_ 0;
t 3525; c s208_out_0_ 0; c s208_out_1_ 0;
t 3552; q clock 0;
t 3554; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 3575; c s208_out_0_ 1; c s208_out_1_ 0;
t 3603; q clock 1;
t 3604; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1;
t 3625; c s208_out_0_ 0; c s208_out_1_ 0;
t 3652; q clock 0;
t 3654; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 0;
t 3675; c s208_out_0_ 1; c s208_out_1_ 0;
t 3703; q clock 1;
t 3704; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 3725; c s208_out_0_ 1; c s208_out_1_ 0;
t 3752; q clock 0;
t 3754; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 3775; c s208_out_0_ 0; c s208_out_1_ 0;
t 3803; q clock 1;
t 3804; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 3825; c s208_out_0_ 0; c s208_out_1_ 0;
t 3852; q clock 0;
t 3854; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0;
t 3875; c s208_out_0_ 1; c s208_out_1_ 0;
t 3903; q clock 1;
t 3904; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_10_ 0;
t 3925; c s208_out_0_ 0; c s208_out_1_ 0;
t 3952; q clock 0;
t 3954; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 3975; c s208_out_0_ 1; c s208_out_1_ 0;
t 4003; q clock 1;
t 4004; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 0;
t 4025; c s208_out_0_ 0; c s208_out_1_ 0;
t 4052; q clock 0;
t 4054; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 4075; c s208_out_0_ 0; c s208_out_1_ 0;
t 4103; q clock 1;
t 4104; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 4125; c s208_out_0_ 0; c s208_out_1_ 0;
t 4152; q clock 0;
t 4154; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 4175; c s208_out_0_ 1; c s208_out_1_ 0;
t 4203; q clock 1;
t 4204; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 4225; c s208_out_0_ 0; c s208_out_1_ 0;
t 4252; q clock 0;
t 4254; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 4275; c s208_out_0_ 0; c s208_out_1_ 0;
t 4303; q clock 1;
t 4304; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 4325; c s208_out_0_ 0; c s208_out_1_ 0;
t 4352; q clock 0;
t 4354; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 4375; c s208_out_0_ 0; c s208_out_1_ 0;
t 4403; q clock 1;
t 4404; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 4425; c s208_out_0_ 0; c s208_out_1_ 0;
t 4452; q clock 0;
t 4454; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 4475; c s208_out_0_ 1; c s208_out_1_ 0;
t 4503; q clock 1;
t 4504; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 4525; c s208_out_0_ 0; c s208_out_1_ 0;
t 4552; q clock 0;
t 4554; f s208_in_0_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 4575; c s208_out_0_ 0; c s208_out_1_ 0;
t 4603; q clock 1;
t 4604; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_9_ 0;
t 4625; c s208_out_0_ 0; c s208_out_1_ 0;
t 4652; q clock 0;
t 4654; f s208_in_0_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 4675; c s208_out_0_ 1; c s208_out_1_ 0;
t 4703; q clock 1;
t 4704; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_8_ 0;
t 4725; c s208_out_0_ 1; c s208_out_1_ 0;
t 4752; q clock 0;
t 4754; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 4775; c s208_out_0_ 0; c s208_out_1_ 0;
t 4803; q clock 1;
t 4804; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 4825; c s208_out_0_ 1; c s208_out_1_ 0;
t 4852; q clock 0;
t 4854; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 4875; c s208_out_0_ 0; c s208_out_1_ 0;
t 4903; q clock 1;
t 4904; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 0;
t 4925; c s208_out_0_ 0; c s208_out_1_ 0;
t 4952; q clock 0;
t 4954; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 4975; c s208_out_0_ 0; c s208_out_1_ 0;
t 5003; q clock 1;
t 5004; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 5025; c s208_out_0_ 1; c s208_out_1_ 0;
t 5052; q clock 0;
t 5054; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 5075; c s208_out_0_ 1; c s208_out_1_ 0;
t 5103; q clock 1;
t 5104; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 5125; c s208_out_0_ 0; c s208_out_1_ 0;
t 5152; q clock 0;
t 5154; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0;
t 5175; c s208_out_0_ 0; c s208_out_1_ 0;
t 5203; q clock 1;
t 5204; f s208_in_5_ 1; f s208_in_6_ 1;
t 5225; c s208_out_0_ 0; c s208_out_1_ 0;
t 5252; q clock 0;
t 5254; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 5275; c s208_out_0_ 0; c s208_out_1_ 0;
t 5303; q clock 1;
t 5304; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_10_ 0;
t 5325; c s208_out_0_ 0; c s208_out_1_ 0;
t 5352; q clock 0;
t 5354; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 5375; c s208_out_0_ 1; c s208_out_1_ 0;
t 5403; q clock 1;
t 5404; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 5425; c s208_out_0_ 0; c s208_out_1_ 0;
t 5452; q clock 0;
t 5454; f s208_in_0_ 0; f s208_in_4_ 1;
t 5475; c s208_out_0_ 0; c s208_out_1_ 0;
t 5503; q clock 1;
t 5504; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0;
t 5525; c s208_out_0_ 0; c s208_out_1_ 0;
t 5552; q clock 0;
t 5554; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 5575; c s208_out_0_ 1; c s208_out_1_ 0;
t 5603; q clock 1;
t 5604; f s208_in_0_ 0; f s208_in_7_ 0;
t 5625; c s208_out_0_ 0; c s208_out_1_ 0;
t 5652; q clock 0;
t 5654; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 1;
t 5675; c s208_out_0_ 1; c s208_out_1_ 0;
t 5703; q clock 1;
t 5704; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 5725; c s208_out_0_ 0; c s208_out_1_ 0;
t 5752; q clock 0;
t 5754; f s208_in_0_ 0; f s208_in_1_ 0;
t 5775; c s208_out_0_ 0; c s208_out_1_ 0;
t 5803; q clock 1;
t 5804; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 5825; c s208_out_0_ 0; c s208_out_1_ 0;
t 5852; q clock 0;
t 5854; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1;
t 5875; c s208_out_0_ 0; c s208_out_1_ 0;
t 5903; q clock 1;
t 5904; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 5925; c s208_out_0_ 0; c s208_out_1_ 0;
t 5952; q clock 0;
t 5954; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_9_ 1;
t 5975; c s208_out_0_ 0; c s208_out_1_ 0;
t 6003; q clock 1;
t 6004; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1;
t 6025; c s208_out_0_ 0; c s208_out_1_ 0;
t 6052; q clock 0;
t 6054; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 6075; c s208_out_0_ 0; c s208_out_1_ 0;
t 6103; q clock 1;
t 6104; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 6125; c s208_out_0_ 0; c s208_out_1_ 0;
t 6152; q clock 0;
t 6154; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 6175; c s208_out_0_ 1; c s208_out_1_ 0;
t 6203; q clock 1;
t 6204; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1;
t 6225; c s208_out_0_ 0; c s208_out_1_ 0;
t 6252; q clock 0;
t 6254; f s208_in_0_ 1; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 6275; c s208_out_0_ 0; c s208_out_1_ 0;
t 6303; q clock 1;
t 6304; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 6325; c s208_out_0_ 1; c s208_out_1_ 0;
t 6352; q clock 0;
t 6354; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_7_ 1;
t 6375; c s208_out_0_ 1; c s208_out_1_ 0;
t 6403; q clock 1;
t 6404; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 6425; c s208_out_0_ 1; c s208_out_1_ 0;
t 6452; q clock 0;
t 6454; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 6475; c s208_out_0_ 0; c s208_out_1_ 0;
t 6503; q clock 1;
t 6504; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 6525; c s208_out_0_ 0; c s208_out_1_ 0;
t 6552; q clock 0;
t 6554; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 6575; c s208_out_0_ 0; c s208_out_1_ 0;
t 6603; q clock 1;
t 6604; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 6625; c s208_out_0_ 0; c s208_out_1_ 0;
t 6652; q clock 0;
t 6654; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 6675; c s208_out_0_ 1; c s208_out_1_ 0;
t 6703; q clock 1;
t 6704; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 6725; c s208_out_0_ 0; c s208_out_1_ 0;
t 6752; q clock 0;
t 6754; f s208_in_0_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 6775; c s208_out_0_ 1; c s208_out_1_ 0;
t 6803; q clock 1;
t 6804; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 6825; c s208_out_0_ 0; c s208_out_1_ 0;
t 6852; q clock 0;
t 6854; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_10_ 1;
t 6875; c s208_out_0_ 1; c s208_out_1_ 0;
t 6903; q clock 1;
t 6904; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 6925; c s208_out_0_ 0; c s208_out_1_ 0;
t 6952; q clock 0;
t 6954; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 6975; c s208_out_0_ 0; c s208_out_1_ 0;
t 7003; q clock 1;
t 7004; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 7025; c s208_out_0_ 0; c s208_out_1_ 0;
t 7052; q clock 0;
t 7054; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_10_ 0;
t 7075; c s208_out_0_ 0; c s208_out_1_ 0;
t 7103; q clock 1;
t 7104; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_9_ 0;
t 7125; c s208_out_0_ 0; c s208_out_1_ 0;
t 7152; q clock 0;
t 7154; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 7175; c s208_out_0_ 0; c s208_out_1_ 0;
t 7203; q clock 1;
t 7204; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 7225; c s208_out_0_ 1; c s208_out_1_ 0;
t 7252; q clock 0;
t 7254; f s208_in_0_ 0; f s208_in_10_ 0;
t 7275; c s208_out_0_ 0; c s208_out_1_ 0;
t 7303; q clock 1;
t 7304; f s208_in_0_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 7325; c s208_out_0_ 0; c s208_out_1_ 0;
t 7352; q clock 0;
t 7354; f s208_in_0_ 0; f s208_in_2_ 1;
t 7375; c s208_out_0_ 0; c s208_out_1_ 0;
t 7403; q clock 1;
t 7404; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 7425; c s208_out_0_ 0; c s208_out_1_ 0;
t 7452; q clock 0;
t 7454; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 7475; c s208_out_0_ 0; c s208_out_1_ 0;
t 7503; q clock 1;
t 7504; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0;
t 7525; c s208_out_0_ 1; c s208_out_1_ 0;
t 7552; q clock 0;
t 7554; f s208_in_0_ 0; f s208_in_8_ 0;
t 7575; c s208_out_0_ 0; c s208_out_1_ 0;
t 7603; q clock 1;
t 7604; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0;
t 7625; c s208_out_0_ 1; c s208_out_1_ 0;
t 7652; q clock 0;
t 7654; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 7675; c s208_out_0_ 1; c s208_out_1_ 0;
t 7703; q clock 1;
t 7704; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 7725; c s208_out_0_ 0; c s208_out_1_ 0;
t 7752; q clock 0;
t 7754; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0;
t 7775; c s208_out_0_ 0; c s208_out_1_ 0;
t 7803; q clock 1;
t 7804; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_9_ 0;
t 7825; c s208_out_0_ 0; c s208_out_1_ 0;
t 7852; q clock 0;
t 7854; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_7_ 0;
t 7875; c s208_out_0_ 0; c s208_out_1_ 0;
t 7903; q clock 1;
t 7904; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 7925; c s208_out_0_ 0; c s208_out_1_ 0;
t 7952; q clock 0;
t 7954; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1;
t 7975; c s208_out_0_ 0; c s208_out_1_ 0;
t 8003; q clock 1;
t 8004; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 8025; c s208_out_0_ 1; c s208_out_1_ 0;
t 8052; q clock 0;
t 8054; f s208_in_0_ 0; f s208_in_7_ 1;
t 8075; c s208_out_0_ 0; c s208_out_1_ 0;
t 8103; q clock 1;
t 8104; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 8125; c s208_out_0_ 1; c s208_out_1_ 0;
t 8152; q clock 0;
t 8154; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 8175; c s208_out_0_ 1; c s208_out_1_ 0;
t 8203; q clock 1;
t 8204; f s208_in_0_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 8225; c s208_out_0_ 0; c s208_out_1_ 0;
t 8252; q clock 0;
t 8254; f s208_in_0_ 1; f s208_in_7_ 1;
t 8275; c s208_out_0_ 1; c s208_out_1_ 0;
t 8303; q clock 1;
t 8304; f s208_in_8_ 0;
t 8325; c s208_out_0_ 1; c s208_out_1_ 0;
t 8352; q clock 0;
t 8354; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_9_ 1;
t 8375; c s208_out_0_ 1; c s208_out_1_ 0;
t 8403; q clock 1;
t 8404; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 8425; c s208_out_0_ 0; c s208_out_1_ 0;
t 8452; q clock 0;
t 8454; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 8475; c s208_out_0_ 1; c s208_out_1_ 0;
t 8503; q clock 1;
t 8504; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_7_ 1; f s208_in_10_ 0;
t 8525; c s208_out_0_ 0; c s208_out_1_ 0;
t 8552; q clock 0;
t 8554; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 8575; c s208_out_0_ 0; c s208_out_1_ 0;
t 8603; q clock 1;
t 8604; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1;
t 8625; c s208_out_0_ 1; c s208_out_1_ 0;
t 8652; q clock 0;
t 8654; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0;
t 8675; c s208_out_0_ 1; c s208_out_1_ 0;
t 8703; q clock 1;
t 8704; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 8725; c s208_out_0_ 0; c s208_out_1_ 0;
t 8752; q clock 0;
t 8754; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 8775; c s208_out_0_ 0; c s208_out_1_ 0;
t 8803; q clock 1;
t 8804; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0;
t 8825; c s208_out_0_ 0; c s208_out_1_ 0;
t 8852; q clock 0;
t 8854; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 8875; c s208_out_0_ 0; c s208_out_1_ 0;
t 8903; q clock 1;
t 8904; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 8925; c s208_out_0_ 0; c s208_out_1_ 0;
t 8952; q clock 0;
t 8954; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 8975; c s208_out_0_ 0; c s208_out_1_ 0;
t 9003; q clock 1;
t 9004; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 9025; c s208_out_0_ 0; c s208_out_1_ 0;
t 9052; q clock 0;
t 9054; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 9075; c s208_out_0_ 0; c s208_out_1_ 0;
t 9103; q clock 1;
t 9104; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 9125; c s208_out_0_ 0; c s208_out_1_ 0;
t 9152; q clock 0;
t 9154; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 9175; c s208_out_0_ 1; c s208_out_1_ 0;
t 9203; q clock 1;
t 9204; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 9225; c s208_out_0_ 0; c s208_out_1_ 0;
t 9252; q clock 0;
t 9254; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 1;
t 9275; c s208_out_0_ 1; c s208_out_1_ 0;
t 9303; q clock 1;
t 9304; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_10_ 0;
t 9325; c s208_out_0_ 0; c s208_out_1_ 0;
t 9352; q clock 0;
t 9354; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_7_ 0;
t 9375; c s208_out_0_ 0; c s208_out_1_ 0;
t 9403; q clock 1;
t 9404; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 9425; c s208_out_0_ 0; c s208_out_1_ 0;
t 9452; q clock 0;
t 9454; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 9475; c s208_out_0_ 0; c s208_out_1_ 0;
t 9503; q clock 1;
t 9504; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0;
t 9525; c s208_out_0_ 0; c s208_out_1_ 0;
t 9552; q clock 0;
t 9554; f s208_in_1_ 1; f s208_in_6_ 1; f s208_in_9_ 0;
t 9575; c s208_out_0_ 0; c s208_out_1_ 0;
t 9603; q clock 1;
t 9604; f s208_in_0_ 1; f s208_in_5_ 0; f s208_in_6_ 0;
t 9625; c s208_out_0_ 0; c s208_out_1_ 0;
t 9652; q clock 0;
t 9654; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 9675; c s208_out_0_ 0; c s208_out_1_ 0;
t 9703; q clock 1;
t 9704; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 9725; c s208_out_0_ 0; c s208_out_1_ 0;
t 9752; q clock 0;
t 9754; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1;
t 9775; c s208_out_0_ 0; c s208_out_1_ 0;
t 9803; q clock 1;
t 9804; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 9825; c s208_out_0_ 0; c s208_out_1_ 0;
t 9852; q clock 0;
t 9854; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 9875; c s208_out_0_ 0; c s208_out_1_ 0;
t 9903; q clock 1;
t 9904; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 9925; c s208_out_0_ 0; c s208_out_1_ 0;
t 9952; q clock 0;
t 9954; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 9975; c s208_out_0_ 0; c s208_out_1_ 0;
t 10003; q clock 1;
t 10004; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_8_ 0;
t 10025; c s208_out_0_ 0; c s208_out_1_ 0;
t 10052; q clock 0;
t 10054; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 10075; c s208_out_0_ 0; c s208_out_1_ 0;
t 10103; q clock 1;
t 10104; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 10125; c s208_out_0_ 1; c s208_out_1_ 0;
t 10152; q clock 0;
t 10154; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 10175; c s208_out_0_ 0; c s208_out_1_ 0;
t 10203; q clock 1;
t 10204; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 10225; c s208_out_0_ 0; c s208_out_1_ 0;
t 10252; q clock 0;
t 10254; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 0;
t 10275; c s208_out_0_ 0; c s208_out_1_ 0;
t 10303; q clock 1;
t 10304; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 10325; c s208_out_0_ 1; c s208_out_1_ 0;
t 10352; q clock 0;
t 10354; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 10375; c s208_out_0_ 0; c s208_out_1_ 0;
t 10403; q clock 1;
t 10404; f s208_in_4_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 10425; c s208_out_0_ 0; c s208_out_1_ 0;
t 10452; q clock 0;
t 10454; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_9_ 1;
t 10475; c s208_out_0_ 0; c s208_out_1_ 0;
t 10503; q clock 1;
t 10504; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 10525; c s208_out_0_ 1; c s208_out_1_ 0;
t 10552; q clock 0;
t 10554; f s208_in_1_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 10575; c s208_out_0_ 0; c s208_out_1_ 0;
t 10603; q clock 1;
t 10604; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 10625; c s208_out_0_ 0; c s208_out_1_ 0;
t 10652; q clock 0;
t 10654; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_9_ 0;
t 10675; c s208_out_0_ 1; c s208_out_1_ 0;
t 10703; q clock 1;
t 10704; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 10725; c s208_out_0_ 0; c s208_out_1_ 0;
t 10752; q clock 0;
t 10754; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 10775; c s208_out_0_ 1; c s208_out_1_ 0;
t 10803; q clock 1;
t 10804; f s208_in_0_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 10825; c s208_out_0_ 0; c s208_out_1_ 0;
t 10852; q clock 0;
t 10854; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 10875; c s208_out_0_ 0; c s208_out_1_ 0;
t 10903; q clock 1;
t 10904; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 10925; c s208_out_0_ 0; c s208_out_1_ 0;
t 10952; q clock 0;
t 10954; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 10975; c s208_out_0_ 0; c s208_out_1_ 0;
t 11003; q clock 1;
t 11004; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0;
t 11025; c s208_out_0_ 1; c s208_out_1_ 0;
t 11052; q clock 0;
t 11054; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1;
t 11075; c s208_out_0_ 1; c s208_out_1_ 0;
t 11103; q clock 1;
t 11104; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 11125; c s208_out_0_ 1; c s208_out_1_ 0;
t 11152; q clock 0;
t 11154; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 11175; c s208_out_0_ 0; c s208_out_1_ 0;
t 11203; q clock 1;
t 11204; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 11225; c s208_out_0_ 0; c s208_out_1_ 0;
t 11252; q clock 0;
t 11254; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 11275; c s208_out_0_ 0; c s208_out_1_ 0;
t 11303; q clock 1;
t 11304; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_5_ 1;
t 11325; c s208_out_0_ 0; c s208_out_1_ 0;
t 11352; q clock 0;
t 11354; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 11375; c s208_out_0_ 1; c s208_out_1_ 0;
t 11403; q clock 1;
t 11404; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 11425; c s208_out_0_ 1; c s208_out_1_ 0;
t 11452; q clock 0;
t 11454; f s208_in_0_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 11475; c s208_out_0_ 0; c s208_out_1_ 0;
t 11503; q clock 1;
t 11504; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 11525; c s208_out_0_ 0; c s208_out_1_ 0;
t 11552; q clock 0;
t 11554; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 11575; c s208_out_0_ 1; c s208_out_1_ 0;
t 11603; q clock 1;
t 11604; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 11625; c s208_out_0_ 0; c s208_out_1_ 0;
t 11652; q clock 0;
t 11654; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 11675; c s208_out_0_ 1; c s208_out_1_ 0;
t 11703; q clock 1;
t 11704; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 11725; c s208_out_0_ 0; c s208_out_1_ 0;
t 11752; q clock 0;
t 11754; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_7_ 0;
t 11775; c s208_out_0_ 0; c s208_out_1_ 0;
t 11803; q clock 1;
t 11804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 11825; c s208_out_0_ 1; c s208_out_1_ 0;
t 11852; q clock 0;
t 11854; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_10_ 0;
t 11875; c s208_out_0_ 0; c s208_out_1_ 0;
t 11903; q clock 1;
t 11904; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_8_ 1;
t 11925; c s208_out_0_ 0; c s208_out_1_ 0;
t 11952; q clock 0;
t 11954; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 11975; c s208_out_0_ 1; c s208_out_1_ 0;
t 12003; q clock 1;
t 12004; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_9_ 0;
t 12025; c s208_out_0_ 0; c s208_out_1_ 0;
t 12052; q clock 0;
t 12054; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 12075; c s208_out_0_ 0; c s208_out_1_ 0;
t 12103; q clock 1;
t 12104; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 12125; c s208_out_0_ 0; c s208_out_1_ 0;
t 12152; q clock 0;
t 12154; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 12175; c s208_out_0_ 0; c s208_out_1_ 0;
t 12203; q clock 1;
t 12204; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_5_ 0;
t 12225; c s208_out_0_ 0; c s208_out_1_ 0;
t 12252; q clock 0;
t 12254; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 12275; c s208_out_0_ 0; c s208_out_1_ 0;
t 12303; q clock 1;
t 12304; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 12325; c s208_out_0_ 0; c s208_out_1_ 0;
t 12352; q clock 0;
t 12354; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_8_ 0;
t 12375; c s208_out_0_ 0; c s208_out_1_ 0;
t 12403; q clock 1;
t 12404; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 12425; c s208_out_0_ 0; c s208_out_1_ 0;
t 12452; q clock 0;
t 12454; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 12475; c s208_out_0_ 1; c s208_out_1_ 0;
t 12503; q clock 1;
t 12504; f s208_in_0_ 0; f s208_in_9_ 0;
t 12525; c s208_out_0_ 0; c s208_out_1_ 0;
t 12552; q clock 0;
t 12554; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 12575; c s208_out_0_ 0; c s208_out_1_ 0;
t 12603; q clock 1;
t 12604; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 12625; c s208_out_0_ 0; c s208_out_1_ 0;
t 12652; q clock 0;
t 12654; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 0;
t 12675; c s208_out_0_ 0; c s208_out_1_ 0;
t 12703; q clock 1;
t 12704; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 12725; c s208_out_0_ 0; c s208_out_1_ 0;
t 12752; q clock 0;
t 12754; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 12775; c s208_out_0_ 0; c s208_out_1_ 0;
t 12803; q clock 1;
t 12804; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 12825; c s208_out_0_ 0; c s208_out_1_ 0;
t 12852; q clock 0;
t 12854; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 12875; c s208_out_0_ 0; c s208_out_1_ 0;
t 12903; q clock 1;
t 12904; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_6_ 1;
t 12925; c s208_out_0_ 0; c s208_out_1_ 0;
t 12952; q clock 0;
t 12954; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 12975; c s208_out_0_ 0; c s208_out_1_ 0;
t 13003; q clock 1;
t 13004; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 13025; c s208_out_0_ 0; c s208_out_1_ 0;
t 13052; q clock 0;
t 13054; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1;
t 13075; c s208_out_0_ 0; c s208_out_1_ 0;
t 13103; q clock 1;
t 13104; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 13125; c s208_out_0_ 0; c s208_out_1_ 0;
t 13152; q clock 0;
t 13154; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_7_ 0;
t 13175; c s208_out_0_ 0; c s208_out_1_ 0;
t 13203; q clock 1;
t 13204; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 13225; c s208_out_0_ 1; c s208_out_1_ 0;
t 13252; q clock 0;
t 13254; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 13275; c s208_out_0_ 0; c s208_out_1_ 0;
t 13303; q clock 1;
t 13304; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0;
t 13325; c s208_out_0_ 0; c s208_out_1_ 0;
t 13352; q clock 0;
t 13354; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_10_ 1;
t 13375; c s208_out_0_ 1; c s208_out_1_ 0;
t 13403; q clock 1;
t 13404; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_8_ 0;
t 13425; c s208_out_0_ 0; c s208_out_1_ 0;
t 13452; q clock 0;
t 13454; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 13475; c s208_out_0_ 0; c s208_out_1_ 0;
t 13503; q clock 1;
t 13504; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 13525; c s208_out_0_ 0; c s208_out_1_ 0;
t 13552; q clock 0;
t 13554; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 13575; c s208_out_0_ 1; c s208_out_1_ 0;
t 13603; q clock 1;
t 13604; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 13625; c s208_out_0_ 0; c s208_out_1_ 0;
t 13652; q clock 0;
t 13654; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 13675; c s208_out_0_ 1; c s208_out_1_ 0;
t 13703; q clock 1;
t 13704; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 13725; c s208_out_0_ 0; c s208_out_1_ 0;
t 13752; q clock 0;
t 13754; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 13775; c s208_out_0_ 1; c s208_out_1_ 0;
t 13803; q clock 1;
t 13804; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 13825; c s208_out_0_ 0; c s208_out_1_ 0;
t 13852; q clock 0;
t 13854; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 13875; c s208_out_0_ 0; c s208_out_1_ 0;
t 13903; q clock 1;
t 13904; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_10_ 0;
t 13925; c s208_out_0_ 0; c s208_out_1_ 0;
t 13952; q clock 0;
t 13954; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 13975; c s208_out_0_ 0; c s208_out_1_ 0;
t 14003; q clock 1;
t 14004; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 1;
t 14025; c s208_out_0_ 0; c s208_out_1_ 0;
t 14052; q clock 0;
t 14054; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_6_ 1;
t 14075; c s208_out_0_ 0; c s208_out_1_ 0;
t 14103; q clock 1;
t 14104; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 14125; c s208_out_0_ 0; c s208_out_1_ 0;
t 14152; q clock 0;
t 14154; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 0;
t 14175; c s208_out_0_ 0; c s208_out_1_ 0;
t 14203; q clock 1;
t 14204; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 14225; c s208_out_0_ 0; c s208_out_1_ 0;
t 14252; q clock 0;
t 14254; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 14275; c s208_out_0_ 1; c s208_out_1_ 0;
t 14303; q clock 1;
t 14304; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1;
t 14325; c s208_out_0_ 1; c s208_out_1_ 0;
t 14352; q clock 0;
t 14354; f s208_in_1_ 0; f s208_in_6_ 0; f s208_in_8_ 0;
t 14375; c s208_out_0_ 1; c s208_out_1_ 0;
t 14403; q clock 1;
t 14404; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_10_ 0;
t 14425; c s208_out_0_ 0; c s208_out_1_ 0;
t 14452; q clock 0;
t 14454; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_9_ 0;
t 14475; c s208_out_0_ 0; c s208_out_1_ 0;
t 14503; q clock 1;
t 14504; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 14525; c s208_out_0_ 0; c s208_out_1_ 0;
t 14552; q clock 0;
t 14554; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 14575; c s208_out_0_ 0; c s208_out_1_ 0;
t 14603; q clock 1;
t 14604; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 14625; c s208_out_0_ 0; c s208_out_1_ 0;
t 14652; q clock 0;
t 14654; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 14675; c s208_out_0_ 1; c s208_out_1_ 0;
t 14703; q clock 1;
t 14704; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 14725; c s208_out_0_ 0; c s208_out_1_ 0;
t 14752; q clock 0;
t 14754; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 14775; c s208_out_0_ 1; c s208_out_1_ 0;
t 14803; q clock 1;
t 14804; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_10_ 0;
t 14825; c s208_out_0_ 0; c s208_out_1_ 0;
t 14852; q clock 0;
t 14854; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_10_ 1;
t 14875; c s208_out_0_ 0; c s208_out_1_ 0;
t 14903; q clock 1;
t 14904; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0;
t 14925; c s208_out_0_ 1; c s208_out_1_ 0;
t 14952; q clock 0;
t 14954; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_9_ 0;
t 14975; c s208_out_0_ 0; c s208_out_1_ 0;
t 15003; q clock 1;
t 15004; f s208_in_2_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 15025; c s208_out_0_ 1; c s208_out_1_ 0;
t 15052; q clock 0;
t 15054; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 15075; c s208_out_0_ 1; c s208_out_1_ 0;
t 15103; q clock 1;
t 15104; f s208_in_1_ 0; f s208_in_9_ 1;
t 15125; c s208_out_0_ 1; c s208_out_1_ 0;
t 15152; q clock 0;
t 15154; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 15175; c s208_out_0_ 0; c s208_out_1_ 0;
t 15203; q clock 1;
t 15204; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1;
t 15225; c s208_out_0_ 1; c s208_out_1_ 0;
t 15252; q clock 0;
t 15254; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0;
t 15275; c s208_out_0_ 0; c s208_out_1_ 0;
t 15303; q clock 1;
t 15304; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 15325; c s208_out_0_ 0; c s208_out_1_ 0;
t 15352; q clock 0;
t 15354; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 15375; c s208_out_0_ 0; c s208_out_1_ 0;
t 15403; q clock 1;
t 15404; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 15425; c s208_out_0_ 0; c s208_out_1_ 0;
t 15452; q clock 0;
t 15454; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1;
t 15475; c s208_out_0_ 0; c s208_out_1_ 0;
t 15503; q clock 1;
t 15504; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 15525; c s208_out_0_ 0; c s208_out_1_ 0;
t 15552; q clock 0;
t 15554; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_10_ 1;
t 15575; c s208_out_0_ 0; c s208_out_1_ 0;
t 15603; q clock 1;
t 15604; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 0;
t 15625; c s208_out_0_ 0; c s208_out_1_ 0;
t 15652; q clock 0;
t 15654; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 15675; c s208_out_0_ 0; c s208_out_1_ 0;
t 15703; q clock 1;
t 15704; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 15725; c s208_out_0_ 0; c s208_out_1_ 0;
t 15752; q clock 0;
t 15754; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_10_ 1;
t 15775; c s208_out_0_ 0; c s208_out_1_ 0;
t 15803; q clock 1;
t 15804; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 15825; c s208_out_0_ 1; c s208_out_1_ 0;
t 15852; q clock 0;
t 15854; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 15875; c s208_out_0_ 0; c s208_out_1_ 0;
t 15903; q clock 1;
t 15904; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 15925; c s208_out_0_ 0; c s208_out_1_ 0;
t 15952; q clock 0;
t 15954; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 15975; c s208_out_0_ 0; c s208_out_1_ 0;
t 16003; q clock 1;
t 16004; f s208_in_0_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 16025; c s208_out_0_ 0; c s208_out_1_ 0;
t 16052; q clock 0;
t 16054; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 16075; c s208_out_0_ 0; c s208_out_1_ 0;
t 16103; q clock 1;
t 16104; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 1;
t 16125; c s208_out_0_ 1; c s208_out_1_ 0;
t 16152; q clock 0;
t 16154; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 16175; c s208_out_0_ 0; c s208_out_1_ 0;
t 16203; q clock 1;
t 16204; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 0;
t 16225; c s208_out_0_ 0; c s208_out_1_ 0;
t 16252; q clock 0;
t 16254; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 16275; c s208_out_0_ 0; c s208_out_1_ 0;
t 16303; q clock 1;
t 16304; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_7_ 0;
t 16325; c s208_out_0_ 0; c s208_out_1_ 0;
t 16352; q clock 0;
t 16354; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 0;
t 16375; c s208_out_0_ 0; c s208_out_1_ 0;
t 16403; q clock 1;
t 16404; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0;
t 16425; c s208_out_0_ 1; c s208_out_1_ 0;
t 16452; q clock 0;
t 16454; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_9_ 0;
t 16475; c s208_out_0_ 1; c s208_out_1_ 0;
t 16503; q clock 1;
t 16504; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 16525; c s208_out_0_ 0; c s208_out_1_ 0;
t 16552; q clock 0;
t 16554; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 16575; c s208_out_0_ 0; c s208_out_1_ 0;
t 16603; q clock 1;
t 16604; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 16625; c s208_out_0_ 0; c s208_out_1_ 0;
t 16652; q clock 0;
t 16654; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 16675; c s208_out_0_ 1; c s208_out_1_ 0;
t 16703; q clock 1;
t 16704; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 16725; c s208_out_0_ 0; c s208_out_1_ 0;
t 16752; q clock 0;
t 16754; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 16775; c s208_out_0_ 0; c s208_out_1_ 0;
t 16803; q clock 1;
t 16804; f s208_in_3_ 0; f s208_in_5_ 1;
t 16825; c s208_out_0_ 0; c s208_out_1_ 0;
t 16852; q clock 0;
t 16854; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 16875; c s208_out_0_ 1; c s208_out_1_ 0;
t 16903; q clock 1;
t 16904; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 16925; c s208_out_0_ 1; c s208_out_1_ 0;
t 16952; q clock 0;
t 16954; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 16975; c s208_out_0_ 0; c s208_out_1_ 0;
t 17003; q clock 1;
t 17004; f s208_in_6_ 1;
t 17025; c s208_out_0_ 1; c s208_out_1_ 0;
t 17052; q clock 0;
t 17054; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 17075; c s208_out_0_ 0; c s208_out_1_ 0;
t 17103; q clock 1;
t 17104; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 17125; c s208_out_0_ 0; c s208_out_1_ 0;
t 17152; q clock 0;
t 17154; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 17175; c s208_out_0_ 1; c s208_out_1_ 0;
t 17203; q clock 1;
t 17204; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 17225; c s208_out_0_ 0; c s208_out_1_ 0;
t 17252; q clock 0;
t 17254; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_10_ 1;
t 17275; c s208_out_0_ 0; c s208_out_1_ 0;
t 17303; q clock 1;
t 17304; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 17325; c s208_out_0_ 0; c s208_out_1_ 0;
t 17352; q clock 0;
t 17354; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 17375; c s208_out_0_ 1; c s208_out_1_ 0;
t 17403; q clock 1;
t 17404; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 17425; c s208_out_0_ 0; c s208_out_1_ 0;
t 17452; q clock 0;
t 17454; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 17475; c s208_out_0_ 0; c s208_out_1_ 0;
t 17503; q clock 1;
t 17504; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1;
t 17525; c s208_out_0_ 0; c s208_out_1_ 0;
t 17552; q clock 0;
t 17554; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 17575; c s208_out_0_ 1; c s208_out_1_ 0;
t 17603; q clock 1;
t 17604; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 17625; c s208_out_0_ 0; c s208_out_1_ 0;
t 17652; q clock 0;
t 17654; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 17675; c s208_out_0_ 1; c s208_out_1_ 0;
t 17703; q clock 1;
t 17704; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 17725; c s208_out_0_ 0; c s208_out_1_ 0;
t 17752; q clock 0;
t 17754; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 17775; c s208_out_0_ 0; c s208_out_1_ 0;
t 17803; q clock 1;
t 17804; f s208_in_0_ 0;
t 17825; c s208_out_0_ 0; c s208_out_1_ 0;
t 17852; q clock 0;
t 17854; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1;
t 17875; c s208_out_0_ 0; c s208_out_1_ 0;
t 17903; q clock 1;
t 17904; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 17925; c s208_out_0_ 1; c s208_out_1_ 0;
t 17952; q clock 0;
t 17954; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 17975; c s208_out_0_ 0; c s208_out_1_ 0;
t 18003; q clock 1;
t 18004; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 18025; c s208_out_0_ 1; c s208_out_1_ 0;
t 18052; q clock 0;
t 18054; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 18075; c s208_out_0_ 0; c s208_out_1_ 0;
t 18103; q clock 1;
t 18104; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 18125; c s208_out_0_ 1; c s208_out_1_ 0;
t 18152; q clock 0;
t 18154; f s208_in_0_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 18175; c s208_out_0_ 0; c s208_out_1_ 0;
t 18203; q clock 1;
t 18204; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_8_ 0;
t 18225; c s208_out_0_ 0; c s208_out_1_ 0;
t 18252; q clock 0;
t 18254; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 18275; c s208_out_0_ 1; c s208_out_1_ 0;
t 18303; q clock 1;
t 18304; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 18325; c s208_out_0_ 1; c s208_out_1_ 0;
t 18352; q clock 0;
t 18354; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 18375; c s208_out_0_ 0; c s208_out_1_ 0;
t 18403; q clock 1;
t 18404; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 18425; c s208_out_0_ 0; c s208_out_1_ 0;
t 18452; q clock 0;
t 18454; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 18475; c s208_out_0_ 0; c s208_out_1_ 0;
t 18503; q clock 1;
t 18504; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 18525; c s208_out_0_ 0; c s208_out_1_ 0;
t 18552; q clock 0;
t 18554; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 18575; c s208_out_0_ 0; c s208_out_1_ 0;
t 18603; q clock 1;
t 18604; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 18625; c s208_out_0_ 0; c s208_out_1_ 0;
t 18652; q clock 0;
t 18654; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 18675; c s208_out_0_ 0; c s208_out_1_ 0;
t 18703; q clock 1;
t 18704; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0;
t 18725; c s208_out_0_ 0; c s208_out_1_ 0;
t 18752; q clock 0;
t 18754; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_10_ 1;
t 18775; c s208_out_0_ 0; c s208_out_1_ 0;
t 18803; q clock 1;
t 18804; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 18825; c s208_out_0_ 1; c s208_out_1_ 0;
t 18852; q clock 0;
t 18854; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 18875; c s208_out_0_ 1; c s208_out_1_ 0;
t 18903; q clock 1;
t 18904; f s208_in_6_ 0; f s208_in_9_ 0;
t 18925; c s208_out_0_ 1; c s208_out_1_ 0;
t 18952; q clock 0;
t 18954; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 18975; c s208_out_0_ 0; c s208_out_1_ 0;
t 19003; q clock 1;
t 19004; f s208_in_1_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 19025; c s208_out_0_ 0; c s208_out_1_ 0;
t 19052; q clock 0;
t 19054; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 0;
t 19075; c s208_out_0_ 0; c s208_out_1_ 0;
t 19103; q clock 1;
t 19104; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 19125; c s208_out_0_ 1; c s208_out_1_ 0;
t 19152; q clock 0;
t 19154; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 19175; c s208_out_0_ 0; c s208_out_1_ 0;
t 19203; q clock 1;
t 19204; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 19225; c s208_out_0_ 0; c s208_out_1_ 0;
t 19252; q clock 0;
t 19254; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 19275; c s208_out_0_ 0; c s208_out_1_ 0;
t 19303; q clock 1;
t 19304; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 19325; c s208_out_0_ 0; c s208_out_1_ 0;
t 19352; q clock 0;
t 19354; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 19375; c s208_out_0_ 0; c s208_out_1_ 0;
t 19403; q clock 1;
t 19404; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 19425; c s208_out_0_ 1; c s208_out_1_ 0;
t 19452; q clock 0;
t 19454; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 19475; c s208_out_0_ 0; c s208_out_1_ 0;
t 19503; q clock 1;
t 19504; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 19525; c s208_out_0_ 0; c s208_out_1_ 0;
t 19552; q clock 0;
t 19554; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 19575; c s208_out_0_ 0; c s208_out_1_ 0;
t 19603; q clock 1;
t 19604; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_10_ 1;
t 19625; c s208_out_0_ 0; c s208_out_1_ 0;
t 19652; q clock 0;
t 19654; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 19675; c s208_out_0_ 1; c s208_out_1_ 0;
t 19703; q clock 1;
t 19704; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 19725; c s208_out_0_ 0; c s208_out_1_ 0;
t 19752; q clock 0;
t 19754; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 19775; c s208_out_0_ 0; c s208_out_1_ 0;
t 19803; q clock 1;
t 19804; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_8_ 0;
t 19825; c s208_out_0_ 0; c s208_out_1_ 0;
t 19852; q clock 0;
t 19854; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 19875; c s208_out_0_ 0; c s208_out_1_ 0;
t 19903; q clock 1;
t 19904; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 19925; c s208_out_0_ 0; c s208_out_1_ 0;
t 19952; q clock 0;
t 19954; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 19975; c s208_out_0_ 1; c s208_out_1_ 0;
t 20003; q clock 1;
t 20004; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 20025; c s208_out_0_ 0; c s208_out_1_ 0;
t 20052; q clock 0;
t 20054; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 20075; c s208_out_0_ 0; c s208_out_1_ 0;
t 20103; q clock 1;
t 20104; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 0;
t 20125; c s208_out_0_ 0; c s208_out_1_ 0;
t 20152; q clock 0;
t 20154; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 20175; c s208_out_0_ 0; c s208_out_1_ 0;
t 20203; q clock 1;
t 20204; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 20225; c s208_out_0_ 0; c s208_out_1_ 0;
t 20252; q clock 0;
t 20254; f s208_in_0_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_9_ 1;
t 20275; c s208_out_0_ 1; c s208_out_1_ 0;
t 20303; q clock 1;
t 20304; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_9_ 0;
t 20325; c s208_out_0_ 1; c s208_out_1_ 0;
t 20352; q clock 0;
t 20354; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 20375; c s208_out_0_ 0; c s208_out_1_ 0;
t 20403; q clock 1;
t 20404; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_4_ 0;
t 20425; c s208_out_0_ 0; c s208_out_1_ 0;
t 20452; q clock 0;
t 20454; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 20475; c s208_out_0_ 1; c s208_out_1_ 0;
t 20503; q clock 1;
t 20504; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 20525; c s208_out_0_ 0; c s208_out_1_ 0;
t 20552; q clock 0;
t 20554; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 20575; c s208_out_0_ 0; c s208_out_1_ 0;
t 20603; q clock 1;
t 20604; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 20625; c s208_out_0_ 1; c s208_out_1_ 0;
t 20652; q clock 0;
t 20654; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_10_ 0;
t 20675; c s208_out_0_ 0; c s208_out_1_ 0;
t 20703; q clock 1;
t 20704; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 20725; c s208_out_0_ 0; c s208_out_1_ 0;
t 20752; q clock 0;
t 20754; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0;
t 20775; c s208_out_0_ 0; c s208_out_1_ 0;
t 20803; q clock 1;
t 20804; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 20825; c s208_out_0_ 0; c s208_out_1_ 0;
t 20852; q clock 0;
t 20854; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_9_ 1;
t 20875; c s208_out_0_ 0; c s208_out_1_ 0;
t 20903; q clock 1;
t 20904; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 20925; c s208_out_0_ 0; c s208_out_1_ 0;
t 20952; q clock 0;
t 20954; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0;
t 20975; c s208_out_0_ 0; c s208_out_1_ 0;
t 21003; q clock 1;
t 21004; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 21025; c s208_out_0_ 0; c s208_out_1_ 0;
t 21052; q clock 0;
t 21054; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_6_ 1;
t 21075; c s208_out_0_ 0; c s208_out_1_ 0;
t 21103; q clock 1;
t 21104; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 21125; c s208_out_0_ 0; c s208_out_1_ 0;
t 21152; q clock 0;
t 21154; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 21175; c s208_out_0_ 0; c s208_out_1_ 0;
t 21203; q clock 1;
t 21204; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_6_ 0; f s208_in_10_ 1;
t 21225; c s208_out_0_ 0; c s208_out_1_ 0;
t 21252; q clock 0;
t 21254; f s208_in_1_ 0; f s208_in_7_ 1; f s208_in_9_ 0;
t 21275; c s208_out_0_ 0; c s208_out_1_ 0;
t 21303; q clock 1;
t 21304; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 21325; c s208_out_0_ 0; c s208_out_1_ 0;
t 21352; q clock 0;
t 21354; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 21375; c s208_out_0_ 1; c s208_out_1_ 0;
t 21403; q clock 1;
t 21404; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 21425; c s208_out_0_ 0; c s208_out_1_ 0;
t 21452; q clock 0;
t 21454; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 21475; c s208_out_0_ 0; c s208_out_1_ 0;
t 21503; q clock 1;
t 21504; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_9_ 0;
t 21525; c s208_out_0_ 0; c s208_out_1_ 0;
t 21552; q clock 0;
t 21554; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 21575; c s208_out_0_ 1; c s208_out_1_ 0;
t 21603; q clock 1;
t 21604; f s208_in_1_ 0; f s208_in_7_ 1;
t 21625; c s208_out_0_ 1; c s208_out_1_ 0;
t 21652; q clock 0;
t 21654; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_9_ 0;
t 21675; c s208_out_0_ 0; c s208_out_1_ 0;
t 21703; q clock 1;
t 21704; f s208_in_3_ 0;
t 21725; c s208_out_0_ 1; c s208_out_1_ 0;
t 21752; q clock 0;
t 21754; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 21775; c s208_out_0_ 0; c s208_out_1_ 0;
t 21803; q clock 1;
t 21804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_9_ 1;
t 21825; c s208_out_0_ 0; c s208_out_1_ 0;
t 21852; q clock 0;
t 21854; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 21875; c s208_out_0_ 1; c s208_out_1_ 0;
t 21903; q clock 1;
t 21904; f s208_in_0_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 21925; c s208_out_0_ 0; c s208_out_1_ 0;
t 21952; q clock 0;
t 21954; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0;
t 21975; c s208_out_0_ 0; c s208_out_1_ 0;
t 22003; q clock 1;
t 22004; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 22025; c s208_out_0_ 0; c s208_out_1_ 0;
t 22052; q clock 0;
t 22054; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_7_ 0;
t 22075; c s208_out_0_ 0; c s208_out_1_ 0;
t 22103; q clock 1;
t 22104; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 22125; c s208_out_0_ 0; c s208_out_1_ 0;
t 22152; q clock 0;
t 22154; f s208_in_1_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 22175; c s208_out_0_ 0; c s208_out_1_ 0;
t 22203; q clock 1;
t 22204; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 22225; c s208_out_0_ 0; c s208_out_1_ 0;
t 22252; q clock 0;
t 22254; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 22275; c s208_out_0_ 1; c s208_out_1_ 0;
t 22303; q clock 1;
t 22304; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 1;
t 22325; c s208_out_0_ 0; c s208_out_1_ 0;
t 22352; q clock 0;
t 22354; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 22375; c s208_out_0_ 0; c s208_out_1_ 0;
t 22403; q clock 1;
t 22404; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 22425; c s208_out_0_ 0; c s208_out_1_ 0;
t 22452; q clock 0;
t 22454; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_8_ 0;
t 22475; c s208_out_0_ 0; c s208_out_1_ 0;
t 22503; q clock 1;
t 22504; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 22525; c s208_out_0_ 0; c s208_out_1_ 0;
t 22552; q clock 0;
t 22554; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 22575; c s208_out_0_ 0; c s208_out_1_ 0;
t 22603; q clock 1;
t 22604; f s208_in_2_ 0;
t 22625; c s208_out_0_ 0; c s208_out_1_ 0;
t 22652; q clock 0;
t 22654; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 22675; c s208_out_0_ 1; c s208_out_1_ 0;
t 22703; q clock 1;
t 22704; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_10_ 0;
t 22725; c s208_out_0_ 0; c s208_out_1_ 0;
t 22752; q clock 0;
t 22754; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_9_ 1;
t 22775; c s208_out_0_ 0; c s208_out_1_ 0;
t 22803; q clock 1;
t 22804; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 22825; c s208_out_0_ 0; c s208_out_1_ 0;
t 22852; q clock 0;
t 22854; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 22875; c s208_out_0_ 1; c s208_out_1_ 0;
t 22903; q clock 1;
t 22904; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_10_ 0;
t 22925; c s208_out_0_ 0; c s208_out_1_ 0;
t 22952; q clock 0;
t 22954; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 22975; c s208_out_0_ 1; c s208_out_1_ 0;
t 23003; q clock 1;
t 23004; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 23025; c s208_out_0_ 0; c s208_out_1_ 0;
t 23052; q clock 0;
t 23054; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_8_ 1;
t 23075; c s208_out_0_ 0; c s208_out_1_ 0;
t 23103; q clock 1;
t 23104; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 23125; c s208_out_0_ 0; c s208_out_1_ 0;
t 23152; q clock 0;
t 23154; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 1;
t 23175; c s208_out_0_ 0; c s208_out_1_ 0;
t 23203; q clock 1;
t 23204; f s208_in_5_ 0; f s208_in_8_ 1;
t 23225; c s208_out_0_ 0; c s208_out_1_ 0;
t 23252; q clock 0;
t 23254; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 23275; c s208_out_0_ 1; c s208_out_1_ 0;
t 23303; q clock 1;
t 23304; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 23325; c s208_out_0_ 1; c s208_out_1_ 0;
t 23352; q clock 0;
t 23354; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 23375; c s208_out_0_ 0; c s208_out_1_ 0;
t 23403; q clock 1;
t 23404; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 23425; c s208_out_0_ 1; c s208_out_1_ 0;
t 23452; q clock 0;
t 23454; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 23475; c s208_out_0_ 1; c s208_out_1_ 0;
t 23503; q clock 1;
t 23504; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0;
t 23525; c s208_out_0_ 1; c s208_out_1_ 0;
t 23552; q clock 0;
t 23554; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 23575; c s208_out_0_ 0; c s208_out_1_ 0;
t 23603; q clock 1;
t 23604; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 23625; c s208_out_0_ 0; c s208_out_1_ 0;
t 23652; q clock 0;
t 23654; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 23675; c s208_out_0_ 0; c s208_out_1_ 0;
t 23703; q clock 1;
t 23704; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_7_ 1;
t 23725; c s208_out_0_ 1; c s208_out_1_ 0;
t 23752; q clock 0;
t 23754; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_10_ 0;
t 23775; c s208_out_0_ 0; c s208_out_1_ 0;
t 23803; q clock 1;
t 23804; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_10_ 1;
t 23825; c s208_out_0_ 1; c s208_out_1_ 0;
t 23852; q clock 0;
t 23854; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 23875; c s208_out_0_ 0; c s208_out_1_ 0;
t 23903; q clock 1;
t 23904; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 23925; c s208_out_0_ 0; c s208_out_1_ 0;
t 23952; q clock 0;
t 23954; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 23975; c s208_out_0_ 0; c s208_out_1_ 0;
t 24003; q clock 1;
t 24004; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 24025; c s208_out_0_ 0; c s208_out_1_ 0;
t 24052; q clock 0;
t 24054; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_9_ 1;
t 24075; c s208_out_0_ 0; c s208_out_1_ 0;
t 24103; q clock 1;
t 24104; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_10_ 0;
t 24125; c s208_out_0_ 0; c s208_out_1_ 0;
t 24152; q clock 0;
t 24154; f s208_in_0_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 24175; c s208_out_0_ 0; c s208_out_1_ 0;
t 24203; q clock 1;
t 24204; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 24225; c s208_out_0_ 0; c s208_out_1_ 0;
t 24252; q clock 0;
t 24254; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_10_ 1;
t 24275; c s208_out_0_ 0; c s208_out_1_ 0;
t 24303; q clock 1;
t 24304; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 24325; c s208_out_0_ 0; c s208_out_1_ 0;
t 24352; q clock 0;
t 24354; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 24375; c s208_out_0_ 0; c s208_out_1_ 0;
t 24403; q clock 1;
t 24404; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_9_ 1;
t 24425; c s208_out_0_ 0; c s208_out_1_ 0;
t 24452; q clock 0;
t 24454; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_8_ 0;
t 24475; c s208_out_0_ 0; c s208_out_1_ 0;
t 24503; q clock 1;
t 24504; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_7_ 1;
t 24525; c s208_out_0_ 0; c s208_out_1_ 0;
t 24552; q clock 0;
t 24554; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 24575; c s208_out_0_ 0; c s208_out_1_ 0;
t 24603; q clock 1;
t 24604; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_8_ 0;
t 24625; c s208_out_0_ 0; c s208_out_1_ 0;
t 24652; q clock 0;
t 24654; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 24675; c s208_out_0_ 1; c s208_out_1_ 0;
t 24703; q clock 1;
t 24704; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_10_ 0;
t 24725; c s208_out_0_ 0; c s208_out_1_ 0;
t 24752; q clock 0;
t 24754; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 24775; c s208_out_0_ 0; c s208_out_1_ 0;
t 24803; q clock 1;
t 24804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 24825; c s208_out_0_ 0; c s208_out_1_ 0;
t 24852; q clock 0;
t 24854; f s208_in_0_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 24875; c s208_out_0_ 0; c s208_out_1_ 0;
t 24903; q clock 1;
t 24904; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 24925; c s208_out_0_ 1; c s208_out_1_ 0;
t 24952; q clock 0;
t 24954; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 24975; c s208_out_0_ 0; c s208_out_1_ 0;
t 25003; q clock 1;
t 25004; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 25025; c s208_out_0_ 0; c s208_out_1_ 0;
t 25052; q clock 0;
t 25054; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_9_ 0;
t 25075; c s208_out_0_ 1; c s208_out_1_ 0;
t 25103; q clock 1;
t 25104; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 25125; c s208_out_0_ 1; c s208_out_1_ 0;
t 25152; q clock 0;
t 25154; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1;
t 25175; c s208_out_0_ 1; c s208_out_1_ 0;
t 25203; q clock 1;
t 25204; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 25225; c s208_out_0_ 0; c s208_out_1_ 0;
t 25252; q clock 0;
t 25254; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 25275; c s208_out_0_ 0; c s208_out_1_ 0;
t 25303; q clock 1;
t 25304; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 25325; c s208_out_0_ 0; c s208_out_1_ 0;
t 25352; q clock 0;
t 25354; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 25375; c s208_out_0_ 0; c s208_out_1_ 0;
t 25403; q clock 1;
t 25404; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 25425; c s208_out_0_ 0; c s208_out_1_ 0;
t 25452; q clock 0;
t 25454; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 25475; c s208_out_0_ 0; c s208_out_1_ 0;
t 25503; q clock 1;
t 25504; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_9_ 0;
t 25525; c s208_out_0_ 0; c s208_out_1_ 0;
t 25552; q clock 0;
t 25554; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 25575; c s208_out_0_ 0; c s208_out_1_ 0;
t 25603; q clock 1;
t 25604; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 25625; c s208_out_0_ 0; c s208_out_1_ 0;
t 25652; q clock 0;
t 25654; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 25675; c s208_out_0_ 1; c s208_out_1_ 0;
t 25703; q clock 1;
t 25704; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 25725; c s208_out_0_ 0; c s208_out_1_ 0;
t 25752; q clock 0;
t 25754; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0;
t 25775; c s208_out_0_ 0; c s208_out_1_ 0;
t 25803; q clock 1;
t 25804; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 25825; c s208_out_0_ 1; c s208_out_1_ 0;
t 25852; q clock 0;
t 25854; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_6_ 0; f s208_in_8_ 0;
t 25875; c s208_out_0_ 0; c s208_out_1_ 0;
t 25903; q clock 1;
t 25904; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1;
t 25925; c s208_out_0_ 0; c s208_out_1_ 0;
t 25952; q clock 0;
t 25954; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_8_ 1;
t 25975; c s208_out_0_ 0; c s208_out_1_ 0;
t 26003; q clock 1;
t 26004; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 0;
t 26025; c s208_out_0_ 1; c s208_out_1_ 0;
t 26052; q clock 0;
t 26054; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 26075; c s208_out_0_ 1; c s208_out_1_ 0;
t 26103; q clock 1;
t 26104; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_7_ 1;
t 26125; c s208_out_0_ 0; c s208_out_1_ 0;
t 26152; q clock 0;
t 26154; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_9_ 1;
t 26175; c s208_out_0_ 0; c s208_out_1_ 0;
t 26203; q clock 1;
t 26204; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0;
t 26225; c s208_out_0_ 0; c s208_out_1_ 0;
t 26252; q clock 0;
t 26254; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 26275; c s208_out_0_ 0; c s208_out_1_ 0;
t 26303; q clock 1;
t 26304; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_10_ 1;
t 26325; c s208_out_0_ 1; c s208_out_1_ 0;
t 26352; q clock 0;
t 26354; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 26375; c s208_out_0_ 0; c s208_out_1_ 0;
t 26403; q clock 1;
t 26404; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_7_ 1;
t 26425; c s208_out_0_ 0; c s208_out_1_ 0;
t 26452; q clock 0;
t 26454; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 26475; c s208_out_0_ 1; c s208_out_1_ 0;
t 26503; q clock 1;
t 26504; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 26525; c s208_out_0_ 1; c s208_out_1_ 0;
t 26552; q clock 0;
t 26554; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 26575; c s208_out_0_ 1; c s208_out_1_ 0;
t 26603; q clock 1;
t 26604; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 26625; c s208_out_0_ 0; c s208_out_1_ 0;
t 26652; q clock 0;
t 26654; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 26675; c s208_out_0_ 0; c s208_out_1_ 0;
t 26703; q clock 1;
t 26704; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 26725; c s208_out_0_ 0; c s208_out_1_ 0;
t 26752; q clock 0;
t 26754; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_10_ 1;
t 26775; c s208_out_0_ 0; c s208_out_1_ 0;
t 26803; q clock 1;
t 26804; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 26825; c s208_out_0_ 0; c s208_out_1_ 0;
t 26852; q clock 0;
t 26854; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 26875; c s208_out_0_ 1; c s208_out_1_ 0;
t 26903; q clock 1;
t 26904; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1;
t 26925; c s208_out_0_ 1; c s208_out_1_ 0;
t 26952; q clock 0;
t 26954; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 26975; c s208_out_0_ 0; c s208_out_1_ 0;
t 27003; q clock 1;
t 27004; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 27025; c s208_out_0_ 1; c s208_out_1_ 0;
t 27052; q clock 0;
t 27054; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_9_ 1;
t 27075; c s208_out_0_ 0; c s208_out_1_ 0;
t 27103; q clock 1;
t 27104; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 27125; c s208_out_0_ 0; c s208_out_1_ 0;
t 27152; q clock 0;
t 27154; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 27175; c s208_out_0_ 0; c s208_out_1_ 0;
t 27203; q clock 1;
t 27204; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 27225; c s208_out_0_ 1; c s208_out_1_ 0;
t 27252; q clock 0;
t 27254; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0;
t 27275; c s208_out_0_ 1; c s208_out_1_ 0;
t 27303; q clock 1;
t 27304; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 27325; c s208_out_0_ 0; c s208_out_1_ 0;
t 27352; q clock 0;
t 27354; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 1;
t 27375; c s208_out_0_ 0; c s208_out_1_ 0;
t 27403; q clock 1;
t 27404; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 27425; c s208_out_0_ 0; c s208_out_1_ 0;
t 27452; q clock 0;
t 27454; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 27475; c s208_out_0_ 0; c s208_out_1_ 0;
t 27503; q clock 1;
t 27504; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 27525; c s208_out_0_ 0; c s208_out_1_ 0;
t 27552; q clock 0;
t 27554; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_8_ 0;
t 27575; c s208_out_0_ 0; c s208_out_1_ 0;
t 27603; q clock 1;
t 27604; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_9_ 0;
t 27625; c s208_out_0_ 0; c s208_out_1_ 0;
t 27652; q clock 0;
t 27654; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1;
t 27675; c s208_out_0_ 0; c s208_out_1_ 0;
t 27703; q clock 1;
t 27704; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0;
t 27725; c s208_out_0_ 0; c s208_out_1_ 0;
t 27752; q clock 0;
t 27754; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 27775; c s208_out_0_ 1; c s208_out_1_ 0;
t 27803; q clock 1;
t 27804; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_10_ 0;
t 27825; c s208_out_0_ 0; c s208_out_1_ 0;
t 27852; q clock 0;
t 27854; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_8_ 0;
t 27875; c s208_out_0_ 0; c s208_out_1_ 0;
t 27903; q clock 1;
t 27904; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_10_ 1;
t 27925; c s208_out_0_ 0; c s208_out_1_ 0;
t 27952; q clock 0;
t 27954; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 27975; c s208_out_0_ 0; c s208_out_1_ 0;
t 28003; q clock 1;
t 28004; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_10_ 1;
t 28025; c s208_out_0_ 1; c s208_out_1_ 0;
t 28052; q clock 0;
t 28054; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 28075; c s208_out_0_ 1; c s208_out_1_ 0;
t 28103; q clock 1;
t 28104; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_9_ 0;
t 28125; c s208_out_0_ 1; c s208_out_1_ 0;
t 28152; q clock 0;
t 28154; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 28175; c s208_out_0_ 0; c s208_out_1_ 0;
t 28203; q clock 1;
t 28204; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 28225; c s208_out_0_ 0; c s208_out_1_ 0;
t 28252; q clock 0;
t 28254; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 28275; c s208_out_0_ 1; c s208_out_1_ 0;
t 28303; q clock 1;
t 28304; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 28325; c s208_out_0_ 0; c s208_out_1_ 0;
t 28352; q clock 0;
t 28354; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 28375; c s208_out_0_ 0; c s208_out_1_ 0;
t 28403; q clock 1;
t 28404; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_9_ 0;
t 28425; c s208_out_0_ 0; c s208_out_1_ 0;
t 28452; q clock 0;
t 28454; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 28475; c s208_out_0_ 0; c s208_out_1_ 0;
t 28503; q clock 1;
t 28504; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 0;
t 28525; c s208_out_0_ 0; c s208_out_1_ 0;
t 28552; q clock 0;
t 28554; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 28575; c s208_out_0_ 1; c s208_out_1_ 0;
t 28603; q clock 1;
t 28604; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1;
t 28625; c s208_out_0_ 1; c s208_out_1_ 0;
t 28652; q clock 0;
t 28654; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 28675; c s208_out_0_ 0; c s208_out_1_ 0;
t 28703; q clock 1;
t 28704; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1;
t 28725; c s208_out_0_ 0; c s208_out_1_ 0;
t 28752; q clock 0;
t 28754; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_9_ 0;
t 28775; c s208_out_0_ 0; c s208_out_1_ 0;
t 28803; q clock 1;
t 28804; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 28825; c s208_out_0_ 1; c s208_out_1_ 0;
t 28852; q clock 0;
t 28854; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_10_ 0;
t 28875; c s208_out_0_ 0; c s208_out_1_ 0;
t 28903; q clock 1;
t 28904; f s208_in_10_ 1;
t 28925; c s208_out_0_ 0; c s208_out_1_ 0;
t 28952; q clock 0;
t 28954; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 28975; c s208_out_0_ 0; c s208_out_1_ 0;
t 29003; q clock 1;
t 29004; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 29025; c s208_out_0_ 0; c s208_out_1_ 0;
t 29052; q clock 0;
t 29054; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_10_ 1;
t 29075; c s208_out_0_ 1; c s208_out_1_ 0;
t 29103; q clock 1;
t 29104; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 29125; c s208_out_0_ 0; c s208_out_1_ 0;
t 29152; q clock 0;
t 29154; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 29175; c s208_out_0_ 1; c s208_out_1_ 0;
t 29203; q clock 1;
t 29204; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 29225; c s208_out_0_ 0; c s208_out_1_ 0;
t 29252; q clock 0;
t 29254; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 29275; c s208_out_0_ 0; c s208_out_1_ 0;
t 29303; q clock 1;
t 29304; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 29325; c s208_out_0_ 0; c s208_out_1_ 0;
t 29352; q clock 0;
t 29354; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1;
t 29375; c s208_out_0_ 0; c s208_out_1_ 0;
t 29403; q clock 1;
t 29404; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_7_ 0;
t 29425; c s208_out_0_ 0; c s208_out_1_ 0;
t 29452; q clock 0;
t 29454; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_8_ 1;
t 29475; c s208_out_0_ 0; c s208_out_1_ 0;
t 29503; q clock 1;
t 29504; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 29525; c s208_out_0_ 0; c s208_out_1_ 0;
t 29552; q clock 0;
t 29554; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 29575; c s208_out_0_ 0; c s208_out_1_ 0;
t 29603; q clock 1;
t 29604; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 0;
t 29625; c s208_out_0_ 0; c s208_out_1_ 0;
t 29652; q clock 0;
t 29654; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 29675; c s208_out_0_ 0; c s208_out_1_ 0;
t 29703; q clock 1;
t 29704; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 29725; c s208_out_0_ 0; c s208_out_1_ 0;
t 29752; q clock 0;
t 29754; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_8_ 0;
t 29775; c s208_out_0_ 1; c s208_out_1_ 0;
t 29803; q clock 1;
t 29804; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 29825; c s208_out_0_ 1; c s208_out_1_ 0;
t 29852; q clock 0;
t 29854; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_10_ 0;
t 29875; c s208_out_0_ 0; c s208_out_1_ 0;
t 29903; q clock 1;
t 29904; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_10_ 1;
t 29925; c s208_out_0_ 0; c s208_out_1_ 0;
t 29952; q clock 0;
t 29954; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 0;
t 29975; c s208_out_0_ 1; c s208_out_1_ 0;
t 30003; q clock 1;
t 30004; f s208_in_10_ 0;
t 30025; c s208_out_0_ 0; c s208_out_1_ 0;
t 30052; q clock 0;
t 30054; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 30075; c s208_out_0_ 0; c s208_out_1_ 0;
t 30103; q clock 1;
t 30104; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 30125; c s208_out_0_ 1; c s208_out_1_ 0;
t 30152; q clock 0;
t 30154; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_10_ 0;
t 30175; c s208_out_0_ 0; c s208_out_1_ 0;
t 30203; q clock 1;
t 30204; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0;
t 30225; c s208_out_0_ 0; c s208_out_1_ 0;
t 30252; q clock 0;
t 30254; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 30275; c s208_out_0_ 0; c s208_out_1_ 0;
t 30303; q clock 1;
t 30304; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 30325; c s208_out_0_ 1; c s208_out_1_ 0;
t 30352; q clock 0;
t 30354; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_7_ 0;
t 30375; c s208_out_0_ 0; c s208_out_1_ 0;
t 30403; q clock 1;
t 30404; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 30425; c s208_out_0_ 0; c s208_out_1_ 0;
t 30452; q clock 0;
t 30454; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 30475; c s208_out_0_ 0; c s208_out_1_ 0;
t 30503; q clock 1;
t 30504; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 30525; c s208_out_0_ 1; c s208_out_1_ 0;
t 30552; q clock 0;
t 30554; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_8_ 1;
t 30575; c s208_out_0_ 0; c s208_out_1_ 0;
t 30603; q clock 1;
t 30604; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 30625; c s208_out_0_ 0; c s208_out_1_ 0;
t 30652; q clock 0;
t 30654; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 30675; c s208_out_0_ 0; c s208_out_1_ 0;
t 30703; q clock 1;
t 30704; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 30725; c s208_out_0_ 0; c s208_out_1_ 0;
t 30752; q clock 0;
t 30754; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 30775; c s208_out_0_ 0; c s208_out_1_ 0;
t 30803; q clock 1;
t 30804; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_7_ 1;
t 30825; c s208_out_0_ 1; c s208_out_1_ 0;
t 30852; q clock 0;
t 30854; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_9_ 1;
t 30875; c s208_out_0_ 1; c s208_out_1_ 0;
t 30903; q clock 1;
t 30904; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 30925; c s208_out_0_ 0; c s208_out_1_ 0;
t 30952; q clock 0;
t 30954; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1;
t 30975; c s208_out_0_ 0; c s208_out_1_ 0;
t 31003; q clock 1;
t 31004; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0;
t 31025; c s208_out_0_ 0; c s208_out_1_ 0;
t 31052; q clock 0;
t 31054; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_10_ 1;
t 31075; c s208_out_0_ 0; c s208_out_1_ 0;
t 31103; q clock 1;
t 31104; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 31125; c s208_out_0_ 0; c s208_out_1_ 0;
t 31152; q clock 0;
t 31154; f s208_in_6_ 1; f s208_in_10_ 1;
t 31175; c s208_out_0_ 0; c s208_out_1_ 0;
t 31203; q clock 1;
t 31204; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 31225; c s208_out_0_ 0; c s208_out_1_ 0;
t 31252; q clock 0;
t 31254; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 31275; c s208_out_0_ 0; c s208_out_1_ 0;
t 31303; q clock 1;
t 31304; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_10_ 1;
t 31325; c s208_out_0_ 1; c s208_out_1_ 0;
t 31352; q clock 0;
t 31354; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_8_ 0;
t 31375; c s208_out_0_ 0; c s208_out_1_ 0;
t 31403; q clock 1;
t 31404; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 31425; c s208_out_0_ 0; c s208_out_1_ 0;
t 31452; q clock 0;
t 31454; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 31475; c s208_out_0_ 1; c s208_out_1_ 0;
t 31503; q clock 1;
t 31504; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_7_ 0;
t 31525; c s208_out_0_ 0; c s208_out_1_ 0;
t 31552; q clock 0;
t 31554; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 31575; c s208_out_0_ 0; c s208_out_1_ 0;
t 31603; q clock 1;
t 31604; f s208_in_1_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 31625; c s208_out_0_ 0; c s208_out_1_ 0;
t 31652; q clock 0;
t 31654; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 31675; c s208_out_0_ 0; c s208_out_1_ 0;
t 31703; q clock 1;
t 31704; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 31725; c s208_out_0_ 0; c s208_out_1_ 0;
t 31752; q clock 0;
t 31754; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0;
t 31775; c s208_out_0_ 1; c s208_out_1_ 0;
t 31803; q clock 1;
t 31804; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 31825; c s208_out_0_ 0; c s208_out_1_ 0;
t 31852; q clock 0;
t 31854; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 31875; c s208_out_0_ 1; c s208_out_1_ 0;
t 31903; q clock 1;
t 31904; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 31925; c s208_out_0_ 1; c s208_out_1_ 0;
t 31952; q clock 0;
t 31954; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 31975; c s208_out_0_ 1; c s208_out_1_ 0;
t 32003; q clock 1;
t 32004; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 1;
t 32025; c s208_out_0_ 1; c s208_out_1_ 0;
t 32052; q clock 0;
t 32054; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_8_ 1;
t 32075; c s208_out_0_ 1; c s208_out_1_ 0;
t 32103; q clock 1;
t 32104; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 32125; c s208_out_0_ 0; c s208_out_1_ 0;
t 32152; q clock 0;
t 32154; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 32175; c s208_out_0_ 0; c s208_out_1_ 0;
t 32203; q clock 1;
t 32204; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 32225; c s208_out_0_ 0; c s208_out_1_ 0;
t 32252; q clock 0;
t 32254; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 32275; c s208_out_0_ 0; c s208_out_1_ 0;
t 32303; q clock 1;
t 32304; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 32325; c s208_out_0_ 0; c s208_out_1_ 0;
t 32352; q clock 0;
t 32354; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1;
t 32375; c s208_out_0_ 1; c s208_out_1_ 0;
t 32403; q clock 1;
t 32404; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_9_ 0;
t 32425; c s208_out_0_ 0; c s208_out_1_ 0;
t 32452; q clock 0;
t 32454; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 32475; c s208_out_0_ 0; c s208_out_1_ 0;
t 32503; q clock 1;
t 32504; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 32525; c s208_out_0_ 1; c s208_out_1_ 0;
t 32552; q clock 0;
t 32554; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 32575; c s208_out_0_ 0; c s208_out_1_ 0;
t 32603; q clock 1;
t 32604; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 32625; c s208_out_0_ 1; c s208_out_1_ 0;
t 32652; q clock 0;
t 32654; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 32675; c s208_out_0_ 0; c s208_out_1_ 0;
t 32703; q clock 1;
t 32704; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_6_ 1;
t 32725; c s208_out_0_ 0; c s208_out_1_ 0;
t 32752; q clock 0;
t 32754; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 32775; c s208_out_0_ 0; c s208_out_1_ 0;
t 32803; q clock 1;
t 32804; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_7_ 1;
t 32825; c s208_out_0_ 0; c s208_out_1_ 0;
t 32852; q clock 0;
t 32854; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0;
t 32875; c s208_out_0_ 0; c s208_out_1_ 0;
t 32903; q clock 1;
t 32904; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_8_ 0;
t 32925; c s208_out_0_ 0; c s208_out_1_ 0;
t 32952; q clock 0;
t 32954; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 1;
t 32975; c s208_out_0_ 0; c s208_out_1_ 0;
t 33003; q clock 1;
t 33004; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 33025; c s208_out_0_ 0; c s208_out_1_ 0;
t 33052; q clock 0;
t 33054; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 33075; c s208_out_0_ 0; c s208_out_1_ 0;
t 33103; q clock 1;
t 33104; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1;
t 33125; c s208_out_0_ 0; c s208_out_1_ 0;
t 33152; q clock 0;
t 33154; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 33175; c s208_out_0_ 0; c s208_out_1_ 0;
t 33203; q clock 1;
t 33204; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 33225; c s208_out_0_ 0; c s208_out_1_ 0;
t 33252; q clock 0;
t 33254; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 33275; c s208_out_0_ 0; c s208_out_1_ 0;
t 33303; q clock 1;
t 33304; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_6_ 0;
t 33325; c s208_out_0_ 0; c s208_out_1_ 0;
t 33352; q clock 0;
t 33354; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 33375; c s208_out_0_ 0; c s208_out_1_ 0;
t 33403; q clock 1;
t 33404; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 33425; c s208_out_0_ 0; c s208_out_1_ 0;
t 33452; q clock 0;
t 33454; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 33475; c s208_out_0_ 0; c s208_out_1_ 0;
t 33503; q clock 1;
t 33504; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_6_ 1;
t 33525; c s208_out_0_ 0; c s208_out_1_ 0;
t 33552; q clock 0;
t 33554; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 33575; c s208_out_0_ 0; c s208_out_1_ 0;
t 33603; q clock 1;
t 33604; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 33625; c s208_out_0_ 0; c s208_out_1_ 0;
t 33652; q clock 0;
t 33654; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 33675; c s208_out_0_ 1; c s208_out_1_ 0;
t 33703; q clock 1;
t 33704; f s208_in_5_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 33725; c s208_out_0_ 0; c s208_out_1_ 0;
t 33752; q clock 0;
t 33754; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 33775; c s208_out_0_ 1; c s208_out_1_ 0;
t 33803; q clock 1;
t 33804; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_10_ 0;
t 33825; c s208_out_0_ 0; c s208_out_1_ 0;
t 33852; q clock 0;
t 33854; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 33875; c s208_out_0_ 0; c s208_out_1_ 0;
t 33903; q clock 1;
t 33904; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0;
t 33925; c s208_out_0_ 0; c s208_out_1_ 0;
t 33952; q clock 0;
t 33954; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 33975; c s208_out_0_ 0; c s208_out_1_ 0;
t 34003; q clock 1;
t 34004; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 34025; c s208_out_0_ 1; c s208_out_1_ 0;
t 34052; q clock 0;
t 34054; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 34075; c s208_out_0_ 0; c s208_out_1_ 0;
t 34103; q clock 1;
t 34104; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 34125; c s208_out_0_ 1; c s208_out_1_ 0;
t 34152; q clock 0;
t 34154; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1;
t 34175; c s208_out_0_ 0; c s208_out_1_ 0;
t 34203; q clock 1;
t 34204; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0;
t 34225; c s208_out_0_ 0; c s208_out_1_ 0;
t 34252; q clock 0;
t 34254; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 34275; c s208_out_0_ 0; c s208_out_1_ 0;
t 34303; q clock 1;
t 34304; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 34325; c s208_out_0_ 1; c s208_out_1_ 0;
t 34352; q clock 0;
t 34354; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 34375; c s208_out_0_ 0; c s208_out_1_ 0;
t 34403; q clock 1;
t 34404; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 34425; c s208_out_0_ 0; c s208_out_1_ 0;
t 34452; q clock 0;
t 34454; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_6_ 0; f s208_in_10_ 0;
t 34475; c s208_out_0_ 0; c s208_out_1_ 0;
t 34503; q clock 1;
t 34504; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_10_ 1;
t 34525; c s208_out_0_ 1; c s208_out_1_ 0;
t 34552; q clock 0;
t 34554; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 34575; c s208_out_0_ 0; c s208_out_1_ 0;
t 34603; q clock 1;
t 34604; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 1;
t 34625; c s208_out_0_ 0; c s208_out_1_ 0;
t 34652; q clock 0;
t 34654; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 34675; c s208_out_0_ 0; c s208_out_1_ 0;
t 34703; q clock 1;
t 34704; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 34725; c s208_out_0_ 0; c s208_out_1_ 0;
t 34752; q clock 0;
t 34754; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 34775; c s208_out_0_ 0; c s208_out_1_ 0;
t 34803; q clock 1;
t 34804; f s208_in_3_ 0; f s208_in_8_ 1;
t 34825; c s208_out_0_ 0; c s208_out_1_ 0;
t 34852; q clock 0;
t 34854; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 34875; c s208_out_0_ 0; c s208_out_1_ 0;
t 34903; q clock 1;
t 34904; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 34925; c s208_out_0_ 0; c s208_out_1_ 0;
t 34952; q clock 0;
t 34954; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 34975; c s208_out_0_ 0; c s208_out_1_ 0;
t 35003; q clock 1;
t 35004; f s208_in_0_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 35025; c s208_out_0_ 1; c s208_out_1_ 0;
t 35052; q clock 0;
t 35054; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 35075; c s208_out_0_ 0; c s208_out_1_ 0;
t 35103; q clock 1;
t 35104; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_10_ 1;
t 35125; c s208_out_0_ 0; c s208_out_1_ 0;
t 35152; q clock 0;
t 35154; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 35175; c s208_out_0_ 0; c s208_out_1_ 0;
t 35203; q clock 1;
t 35204; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 35225; c s208_out_0_ 0; c s208_out_1_ 0;
t 35252; q clock 0;
t 35254; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_8_ 1;
t 35275; c s208_out_0_ 0; c s208_out_1_ 0;
t 35303; q clock 1;
t 35304; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0;
t 35325; c s208_out_0_ 0; c s208_out_1_ 0;
t 35352; q clock 0;
t 35354; f s208_in_0_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 35375; c s208_out_0_ 1; c s208_out_1_ 0;
t 35403; q clock 1;
t 35404; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0;
t 35425; c s208_out_0_ 1; c s208_out_1_ 0;
t 35452; q clock 0;
t 35454; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0;
t 35475; c s208_out_0_ 0; c s208_out_1_ 0;
t 35503; q clock 1;
t 35504; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 35525; c s208_out_0_ 0; c s208_out_1_ 0;
t 35552; q clock 0;
t 35554; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_9_ 0;
t 35575; c s208_out_0_ 0; c s208_out_1_ 0;
t 35603; q clock 1;
t 35604; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 1;
t 35625; c s208_out_0_ 0; c s208_out_1_ 0;
t 35652; q clock 0;
t 35654; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 35675; c s208_out_0_ 0; c s208_out_1_ 0;
t 35703; q clock 1;
t 35704; f s208_in_1_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 35725; c s208_out_0_ 1; c s208_out_1_ 0;
t 35752; q clock 0;
t 35754; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0;
t 35775; c s208_out_0_ 0; c s208_out_1_ 0;
t 35803; q clock 1;
t 35804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_8_ 1;
t 35825; c s208_out_0_ 1; c s208_out_1_ 0;
t 35852; q clock 0;
t 35854; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1;
t 35875; c s208_out_0_ 0; c s208_out_1_ 0;
t 35903; q clock 1;
t 35904; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 35925; c s208_out_0_ 1; c s208_out_1_ 0;
t 35952; q clock 0;
t 35954; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 35975; c s208_out_0_ 0; c s208_out_1_ 0;
t 36003; q clock 1;
t 36004; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_6_ 0;
t 36025; c s208_out_0_ 0; c s208_out_1_ 0;
t 36052; q clock 0;
t 36054; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 36075; c s208_out_0_ 0; c s208_out_1_ 0;
t 36103; q clock 1;
t 36104; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 36125; c s208_out_0_ 0; c s208_out_1_ 0;
t 36152; q clock 0;
t 36154; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 36175; c s208_out_0_ 0; c s208_out_1_ 0;
t 36203; q clock 1;
t 36204; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 36225; c s208_out_0_ 0; c s208_out_1_ 0;
t 36252; q clock 0;
t 36254; f s208_in_0_ 1; f s208_in_4_ 1; f s208_in_10_ 1;
t 36275; c s208_out_0_ 1; c s208_out_1_ 0;
t 36303; q clock 1;
t 36304; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 36325; c s208_out_0_ 0; c s208_out_1_ 0;
t 36352; q clock 0;
t 36354; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_10_ 0;
t 36375; c s208_out_0_ 0; c s208_out_1_ 0;
t 36403; q clock 1;
t 36404; f s208_in_3_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 36425; c s208_out_0_ 0; c s208_out_1_ 0;
t 36452; q clock 0;
t 36454; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 36475; c s208_out_0_ 0; c s208_out_1_ 0;
t 36503; q clock 1;
t 36504; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_10_ 1;
t 36525; c s208_out_0_ 0; c s208_out_1_ 0;
t 36552; q clock 0;
t 36554; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 0;
t 36575; c s208_out_0_ 0; c s208_out_1_ 0;
t 36603; q clock 1;
t 36604; f s208_in_0_ 1; f s208_in_5_ 0; f s208_in_6_ 0;
t 36625; c s208_out_0_ 1; c s208_out_1_ 0;
t 36652; q clock 0;
t 36654; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 36675; c s208_out_0_ 0; c s208_out_1_ 0;
t 36703; q clock 1;
t 36704; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0;
t 36725; c s208_out_0_ 0; c s208_out_1_ 0;
t 36752; q clock 0;
t 36754; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 36775; c s208_out_0_ 0; c s208_out_1_ 0;
t 36803; q clock 1;
t 36804; f s208_in_0_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 36825; c s208_out_0_ 0; c s208_out_1_ 0;
t 36852; q clock 0;
t 36854; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 36875; c s208_out_0_ 0; c s208_out_1_ 0;
t 36903; q clock 1;
t 36904; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 1;
t 36925; c s208_out_0_ 0; c s208_out_1_ 0;
t 36952; q clock 0;
t 36954; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 36975; c s208_out_0_ 1; c s208_out_1_ 0;
t 37003; q clock 1;
t 37004; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_6_ 1; f s208_in_8_ 0;
t 37025; c s208_out_0_ 0; c s208_out_1_ 0;
t 37052; q clock 0;
t 37054; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 37075; c s208_out_0_ 0; c s208_out_1_ 0;
t 37103; q clock 1;
t 37104; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 37125; c s208_out_0_ 1; c s208_out_1_ 0;
t 37152; q clock 0;
t 37154; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0;
t 37175; c s208_out_0_ 0; c s208_out_1_ 0;
t 37203; q clock 1;
t 37204; f s208_in_1_ 0; f s208_in_7_ 0;
t 37225; c s208_out_0_ 0; c s208_out_1_ 0;
t 37252; q clock 0;
t 37254; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_7_ 1;
t 37275; c s208_out_0_ 0; c s208_out_1_ 0;
t 37303; q clock 1;
t 37304; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 0;
t 37325; c s208_out_0_ 0; c s208_out_1_ 0;
t 37352; q clock 0;
t 37354; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_9_ 0;
t 37375; c s208_out_0_ 0; c s208_out_1_ 0;
t 37403; q clock 1;
t 37404; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 37425; c s208_out_0_ 0; c s208_out_1_ 0;
t 37452; q clock 0;
t 37454; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 1;
t 37475; c s208_out_0_ 0; c s208_out_1_ 0;
t 37503; q clock 1;
t 37504; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 37525; c s208_out_0_ 0; c s208_out_1_ 0;
t 37552; q clock 0;
t 37554; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 37575; c s208_out_0_ 1; c s208_out_1_ 0;
t 37603; q clock 1;
t 37604; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0;
t 37625; c s208_out_0_ 1; c s208_out_1_ 0;
t 37652; q clock 0;
t 37654; f s208_in_2_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 37675; c s208_out_0_ 1; c s208_out_1_ 0;
t 37703; q clock 1;
t 37704; f s208_in_4_ 1; f s208_in_6_ 1;
t 37725; c s208_out_0_ 1; c s208_out_1_ 0;
t 37752; q clock 0;
t 37754; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_8_ 0;
t 37775; c s208_out_0_ 1; c s208_out_1_ 0;
t 37803; q clock 1;
t 37804; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 37825; c s208_out_0_ 0; c s208_out_1_ 0;
t 37852; q clock 0;
t 37854; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1;
t 37875; c s208_out_0_ 0; c s208_out_1_ 0;
t 37903; q clock 1;
t 37904; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 37925; c s208_out_0_ 1; c s208_out_1_ 0;
t 37952; q clock 0;
t 37954; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_10_ 0;
t 37975; c s208_out_0_ 0; c s208_out_1_ 0;
t 38003; q clock 1;
t 38004; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 38025; c s208_out_0_ 0; c s208_out_1_ 0;
t 38052; q clock 0;
t 38054; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_9_ 0;
t 38075; c s208_out_0_ 1; c s208_out_1_ 0;
t 38103; q clock 1;
t 38104; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_7_ 0;
t 38125; c s208_out_0_ 0; c s208_out_1_ 0;
t 38152; q clock 0;
t 38154; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 38175; c s208_out_0_ 1; c s208_out_1_ 0;
t 38203; q clock 1;
t 38204; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_9_ 0;
t 38225; c s208_out_0_ 0; c s208_out_1_ 0;
t 38252; q clock 0;
t 38254; f s208_in_8_ 0; f s208_in_10_ 0;
t 38275; c s208_out_0_ 0; c s208_out_1_ 0;
t 38303; q clock 1;
t 38304; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 38325; c s208_out_0_ 0; c s208_out_1_ 0;
t 38352; q clock 0;
t 38354; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 38375; c s208_out_0_ 0; c s208_out_1_ 0;
t 38403; q clock 1;
t 38404; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_10_ 0;
t 38425; c s208_out_0_ 0; c s208_out_1_ 0;
t 38452; q clock 0;
t 38454; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 38475; c s208_out_0_ 0; c s208_out_1_ 0;
t 38503; q clock 1;
t 38504; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 38525; c s208_out_0_ 1; c s208_out_1_ 0;
t 38552; q clock 0;
t 38554; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 38575; c s208_out_0_ 0; c s208_out_1_ 0;
t 38603; q clock 1;
t 38604; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 38625; c s208_out_0_ 1; c s208_out_1_ 0;
t 38652; q clock 0;
t 38654; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_8_ 0;
t 38675; c s208_out_0_ 1; c s208_out_1_ 0;
t 38703; q clock 1;
t 38704; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 38725; c s208_out_0_ 0; c s208_out_1_ 0;
t 38752; q clock 0;
t 38754; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 38775; c s208_out_0_ 0; c s208_out_1_ 0;
t 38803; q clock 1;
t 38804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_9_ 0;
t 38825; c s208_out_0_ 0; c s208_out_1_ 0;
t 38852; q clock 0;
t 38854; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0;
t 38875; c s208_out_0_ 0; c s208_out_1_ 0;
t 38903; q clock 1;
t 38904; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 38925; c s208_out_0_ 0; c s208_out_1_ 0;
t 38952; q clock 0;
t 38954; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_10_ 0;
t 38975; c s208_out_0_ 0; c s208_out_1_ 0;
t 39003; q clock 1;
t 39004; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 39025; c s208_out_0_ 1; c s208_out_1_ 0;
t 39052; q clock 0;
t 39054; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 39075; c s208_out_0_ 0; c s208_out_1_ 0;
t 39103; q clock 1;
t 39104; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_7_ 0;
t 39125; c s208_out_0_ 0; c s208_out_1_ 0;
t 39152; q clock 0;
t 39154; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 39175; c s208_out_0_ 0; c s208_out_1_ 0;
t 39203; q clock 1;
t 39204; f s208_in_1_ 1; f s208_in_8_ 1;
t 39225; c s208_out_0_ 1; c s208_out_1_ 0;
t 39252; q clock 0;
t 39254; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 39275; c s208_out_0_ 0; c s208_out_1_ 0;
t 39303; q clock 1;
t 39304; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 1;
t 39325; c s208_out_0_ 0; c s208_out_1_ 0;
t 39352; q clock 0;
t 39354; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_8_ 0;
t 39375; c s208_out_0_ 0; c s208_out_1_ 0;
t 39403; q clock 1;
t 39404; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 39425; c s208_out_0_ 1; c s208_out_1_ 0;
t 39452; q clock 0;
t 39454; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_10_ 0;
t 39475; c s208_out_0_ 0; c s208_out_1_ 0;
t 39503; q clock 1;
t 39504; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0;
t 39525; c s208_out_0_ 0; c s208_out_1_ 0;
t 39552; q clock 0;
t 39554; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 39575; c s208_out_0_ 0; c s208_out_1_ 0;
t 39603; q clock 1;
t 39604; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 0;
t 39625; c s208_out_0_ 1; c s208_out_1_ 0;
t 39652; q clock 0;
t 39654; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 39675; c s208_out_0_ 0; c s208_out_1_ 0;
t 39703; q clock 1;
t 39704; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1;
t 39725; c s208_out_0_ 0; c s208_out_1_ 0;
t 39752; q clock 0;
t 39754; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 39775; c s208_out_0_ 1; c s208_out_1_ 0;
t 39803; q clock 1;
t 39804; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_9_ 1;
t 39825; c s208_out_0_ 0; c s208_out_1_ 0;
t 39852; q clock 0;
t 39854; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_9_ 0;
t 39875; c s208_out_0_ 1; c s208_out_1_ 0;
t 39903; q clock 1;
t 39904; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 39925; c s208_out_0_ 1; c s208_out_1_ 0;
t 39952; q clock 0;
t 39954; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_6_ 0;
t 39975; c s208_out_0_ 1; c s208_out_1_ 0;
t 40003; q clock 1;
t 40004; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 40025; c s208_out_0_ 1; c s208_out_1_ 0;
t 40052; q clock 0;
t 40054; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1;
t 40075; c s208_out_0_ 0; c s208_out_1_ 0;
t 40103; q clock 1;
t 40104; f s208_in_7_ 0; f s208_in_8_ 0;
t 40125; c s208_out_0_ 0; c s208_out_1_ 0;
t 40152; q clock 0;
t 40154; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 40175; c s208_out_0_ 1; c s208_out_1_ 0;
t 40203; q clock 1;
t 40204; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0;
t 40225; c s208_out_0_ 1; c s208_out_1_ 0;
t 40252; q clock 0;
t 40254; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0;
t 40275; c s208_out_0_ 1; c s208_out_1_ 0;
t 40303; q clock 1;
t 40304; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 40325; c s208_out_0_ 0; c s208_out_1_ 0;
t 40352; q clock 0;
t 40354; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 40375; c s208_out_0_ 0; c s208_out_1_ 0;
t 40403; q clock 1;
t 40404; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 40425; c s208_out_0_ 0; c s208_out_1_ 0;
t 40452; q clock 0;
t 40454; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_9_ 0;
t 40475; c s208_out_0_ 1; c s208_out_1_ 0;
t 40503; q clock 1;
t 40504; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_8_ 0;
t 40525; c s208_out_0_ 1; c s208_out_1_ 0;
t 40552; q clock 0;
t 40554; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 40575; c s208_out_0_ 1; c s208_out_1_ 0;
t 40603; q clock 1;
t 40604; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 40625; c s208_out_0_ 0; c s208_out_1_ 0;
t 40652; q clock 0;
t 40654; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1;
t 40675; c s208_out_0_ 0; c s208_out_1_ 0;
t 40703; q clock 1;
t 40704; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 40725; c s208_out_0_ 0; c s208_out_1_ 0;
t 40752; q clock 0;
t 40754; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 40775; c s208_out_0_ 0; c s208_out_1_ 0;
t 40803; q clock 1;
t 40804; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 40825; c s208_out_0_ 0; c s208_out_1_ 0;
t 40852; q clock 0;
t 40854; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 40875; c s208_out_0_ 0; c s208_out_1_ 0;
t 40903; q clock 1;
t 40904; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 40925; c s208_out_0_ 1; c s208_out_1_ 0;
t 40952; q clock 0;
t 40954; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 40975; c s208_out_0_ 0; c s208_out_1_ 0;
t 41003; q clock 1;
t 41004; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 41025; c s208_out_0_ 0; c s208_out_1_ 0;
t 41052; q clock 0;
t 41054; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 41075; c s208_out_0_ 0; c s208_out_1_ 0;
t 41103; q clock 1;
t 41104; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 41125; c s208_out_0_ 0; c s208_out_1_ 0;
t 41152; q clock 0;
t 41154; f s208_in_10_ 1;
t 41175; c s208_out_0_ 1; c s208_out_1_ 0;
t 41203; q clock 1;
t 41204; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 41225; c s208_out_0_ 0; c s208_out_1_ 0;
t 41252; q clock 0;
t 41254; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_10_ 1;
t 41275; c s208_out_0_ 0; c s208_out_1_ 0;
t 41303; q clock 1;
t 41304; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 41325; c s208_out_0_ 0; c s208_out_1_ 0;
t 41352; q clock 0;
t 41354; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_8_ 0;
t 41375; c s208_out_0_ 0; c s208_out_1_ 0;
t 41403; q clock 1;
t 41404; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_9_ 1;
t 41425; c s208_out_0_ 0; c s208_out_1_ 0;
t 41452; q clock 0;
t 41454; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_8_ 1;
t 41475; c s208_out_0_ 0; c s208_out_1_ 0;
t 41503; q clock 1;
t 41504; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 41525; c s208_out_0_ 0; c s208_out_1_ 0;
t 41552; q clock 0;
t 41554; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 41575; c s208_out_0_ 1; c s208_out_1_ 0;
t 41603; q clock 1;
t 41604; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_8_ 0;
t 41625; c s208_out_0_ 1; c s208_out_1_ 0;
t 41652; q clock 0;
t 41654; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 41675; c s208_out_0_ 0; c s208_out_1_ 0;
t 41703; q clock 1;
t 41704; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 41725; c s208_out_0_ 0; c s208_out_1_ 0;
t 41752; q clock 0;
t 41754; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 41775; c s208_out_0_ 0; c s208_out_1_ 0;
t 41803; q clock 1;
t 41804; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 41825; c s208_out_0_ 1; c s208_out_1_ 0;
t 41852; q clock 0;
t 41854; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_8_ 0;
t 41875; c s208_out_0_ 1; c s208_out_1_ 0;
t 41903; q clock 1;
t 41904; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0;
t 41925; c s208_out_0_ 0; c s208_out_1_ 0;
t 41952; q clock 0;
t 41954; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 41975; c s208_out_0_ 0; c s208_out_1_ 0;
t 42003; q clock 1;
t 42004; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 42025; c s208_out_0_ 0; c s208_out_1_ 0;
t 42052; q clock 0;
t 42054; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 0;
t 42075; c s208_out_0_ 0; c s208_out_1_ 0;
t 42103; q clock 1;
t 42104; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 42125; c s208_out_0_ 0; c s208_out_1_ 0;
t 42152; q clock 0;
t 42154; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 42175; c s208_out_0_ 0; c s208_out_1_ 0;
t 42203; q clock 1;
t 42204; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_9_ 0;
t 42225; c s208_out_0_ 0; c s208_out_1_ 0;
t 42252; q clock 0;
t 42254; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0;
t 42275; c s208_out_0_ 0; c s208_out_1_ 0;
t 42303; q clock 1;
t 42304; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 42325; c s208_out_0_ 0; c s208_out_1_ 0;
t 42352; q clock 0;
t 42354; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 42375; c s208_out_0_ 0; c s208_out_1_ 0;
t 42403; q clock 1;
t 42404; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 42425; c s208_out_0_ 1; c s208_out_1_ 0;
t 42452; q clock 0;
t 42454; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 42475; c s208_out_0_ 0; c s208_out_1_ 0;
t 42503; q clock 1;
t 42504; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 42525; c s208_out_0_ 0; c s208_out_1_ 0;
t 42552; q clock 0;
t 42554; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 1;
t 42575; c s208_out_0_ 0; c s208_out_1_ 0;
t 42603; q clock 1;
t 42604; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 42625; c s208_out_0_ 0; c s208_out_1_ 0;
t 42652; q clock 0;
t 42654; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 42675; c s208_out_0_ 1; c s208_out_1_ 0;
t 42703; q clock 1;
t 42704; f s208_in_0_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 42725; c s208_out_0_ 0; c s208_out_1_ 0;
t 42752; q clock 0;
t 42754; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 42775; c s208_out_0_ 0; c s208_out_1_ 0;
t 42803; q clock 1;
t 42804; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 42825; c s208_out_0_ 0; c s208_out_1_ 0;
t 42852; q clock 0;
t 42854; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 42875; c s208_out_0_ 1; c s208_out_1_ 0;
t 42903; q clock 1;
t 42904; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 42925; c s208_out_0_ 0; c s208_out_1_ 0;
t 42952; q clock 0;
t 42954; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 42975; c s208_out_0_ 0; c s208_out_1_ 0;
t 43003; q clock 1;
t 43004; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 43025; c s208_out_0_ 0; c s208_out_1_ 0;
t 43052; q clock 0;
t 43054; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 43075; c s208_out_0_ 0; c s208_out_1_ 0;
t 43103; q clock 1;
t 43104; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 43125; c s208_out_0_ 1; c s208_out_1_ 0;
t 43152; q clock 0;
t 43154; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 43175; c s208_out_0_ 1; c s208_out_1_ 0;
t 43203; q clock 1;
t 43204; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 43225; c s208_out_0_ 0; c s208_out_1_ 0;
t 43252; q clock 0;
t 43254; f s208_in_0_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 43275; c s208_out_0_ 0; c s208_out_1_ 0;
t 43303; q clock 1;
t 43304; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 43325; c s208_out_0_ 0; c s208_out_1_ 0;
t 43352; q clock 0;
t 43354; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 43375; c s208_out_0_ 0; c s208_out_1_ 0;
t 43403; q clock 1;
t 43404; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 43425; c s208_out_0_ 1; c s208_out_1_ 0;
t 43452; q clock 0;
t 43454; f s208_in_0_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 43475; c s208_out_0_ 0; c s208_out_1_ 0;
t 43503; q clock 1;
t 43504; f s208_in_3_ 1; f s208_in_5_ 1;
t 43525; c s208_out_0_ 0; c s208_out_1_ 0;
t 43552; q clock 0;
t 43554; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 43575; c s208_out_0_ 0; c s208_out_1_ 0;
t 43603; q clock 1;
t 43604; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 43625; c s208_out_0_ 0; c s208_out_1_ 0;
t 43652; q clock 0;
t 43654; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 43675; c s208_out_0_ 0; c s208_out_1_ 0;
t 43703; q clock 1;
t 43704; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 43725; c s208_out_0_ 0; c s208_out_1_ 0;
t 43752; q clock 0;
t 43754; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_9_ 0;
t 43775; c s208_out_0_ 0; c s208_out_1_ 0;
t 43803; q clock 1;
t 43804; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 43825; c s208_out_0_ 1; c s208_out_1_ 0;
t 43852; q clock 0;
t 43854; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 43875; c s208_out_0_ 0; c s208_out_1_ 0;
t 43903; q clock 1;
t 43904; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 43925; c s208_out_0_ 0; c s208_out_1_ 0;
t 43952; q clock 0;
t 43954; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 43975; c s208_out_0_ 1; c s208_out_1_ 0;
t 44003; q clock 1;
t 44004; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_7_ 0;
t 44025; c s208_out_0_ 0; c s208_out_1_ 0;
t 44052; q clock 0;
t 44054; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 44075; c s208_out_0_ 1; c s208_out_1_ 0;
t 44103; q clock 1;
t 44104; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 0;
t 44125; c s208_out_0_ 1; c s208_out_1_ 0;
t 44152; q clock 0;
t 44154; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 1;
t 44175; c s208_out_0_ 1; c s208_out_1_ 0;
t 44203; q clock 1;
t 44204; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 0;
t 44225; c s208_out_0_ 1; c s208_out_1_ 0;
t 44252; q clock 0;
t 44254; f s208_in_2_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 44275; c s208_out_0_ 1; c s208_out_1_ 0;
t 44303; q clock 1;
t 44304; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 44325; c s208_out_0_ 0; c s208_out_1_ 0;
t 44352; q clock 0;
t 44354; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 44375; c s208_out_0_ 0; c s208_out_1_ 0;
t 44403; q clock 1;
t 44404; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 44425; c s208_out_0_ 0; c s208_out_1_ 0;
t 44452; q clock 0;
t 44454; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 0;
t 44475; c s208_out_0_ 1; c s208_out_1_ 0;
t 44503; q clock 1;
t 44504; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 44525; c s208_out_0_ 0; c s208_out_1_ 0;
t 44552; q clock 0;
t 44554; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 44575; c s208_out_0_ 0; c s208_out_1_ 0;
t 44603; q clock 1;
t 44604; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 44625; c s208_out_0_ 0; c s208_out_1_ 0;
t 44652; q clock 0;
t 44654; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_5_ 1;
t 44675; c s208_out_0_ 0; c s208_out_1_ 0;
t 44703; q clock 1;
t 44704; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 44725; c s208_out_0_ 0; c s208_out_1_ 0;
t 44752; q clock 0;
t 44754; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 44775; c s208_out_0_ 0; c s208_out_1_ 0;
t 44803; q clock 1;
t 44804; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_10_ 0;
t 44825; c s208_out_0_ 0; c s208_out_1_ 0;
t 44852; q clock 0;
t 44854; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 44875; c s208_out_0_ 0; c s208_out_1_ 0;
t 44903; q clock 1;
t 44904; f s208_in_0_ 1; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 44925; c s208_out_0_ 0; c s208_out_1_ 0;
t 44952; q clock 0;
t 44954; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 44975; c s208_out_0_ 0; c s208_out_1_ 0;
t 45003; q clock 1;
t 45004; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 45025; c s208_out_0_ 1; c s208_out_1_ 0;
t 45052; q clock 0;
t 45054; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_7_ 1;
t 45075; c s208_out_0_ 1; c s208_out_1_ 0;
t 45103; q clock 1;
t 45104; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1;
t 45125; c s208_out_0_ 1; c s208_out_1_ 0;
t 45152; q clock 0;
t 45154; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0;
t 45175; c s208_out_0_ 1; c s208_out_1_ 0;
t 45203; q clock 1;
t 45204; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 45225; c s208_out_0_ 0; c s208_out_1_ 0;
t 45252; q clock 0;
t 45254; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 45275; c s208_out_0_ 0; c s208_out_1_ 0;
t 45303; q clock 1;
t 45304; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 45325; c s208_out_0_ 0; c s208_out_1_ 0;
t 45352; q clock 0;
t 45354; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 45375; c s208_out_0_ 0; c s208_out_1_ 0;
t 45403; q clock 1;
t 45404; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 0;
t 45425; c s208_out_0_ 0; c s208_out_1_ 0;
t 45452; q clock 0;
t 45454; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0;
t 45475; c s208_out_0_ 0; c s208_out_1_ 0;
t 45503; q clock 1;
t 45504; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 45525; c s208_out_0_ 0; c s208_out_1_ 0;
t 45552; q clock 0;
t 45554; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 45575; c s208_out_0_ 1; c s208_out_1_ 0;
t 45603; q clock 1;
t 45604; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_10_ 0;
t 45625; c s208_out_0_ 0; c s208_out_1_ 0;
t 45652; q clock 0;
t 45654; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 0;
t 45675; c s208_out_0_ 0; c s208_out_1_ 0;
t 45703; q clock 1;
t 45704; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 45725; c s208_out_0_ 1; c s208_out_1_ 0;
t 45752; q clock 0;
t 45754; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 0;
t 45775; c s208_out_0_ 1; c s208_out_1_ 0;
t 45803; q clock 1;
t 45804; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 45825; c s208_out_0_ 0; c s208_out_1_ 0;
t 45852; q clock 0;
t 45854; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 45875; c s208_out_0_ 1; c s208_out_1_ 0;
t 45903; q clock 1;
t 45904; f s208_in_1_ 0; f s208_in_9_ 1;
t 45925; c s208_out_0_ 1; c s208_out_1_ 0;
t 45952; q clock 0;
t 45954; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_6_ 1;
t 45975; c s208_out_0_ 1; c s208_out_1_ 0;
t 46003; q clock 1;
t 46004; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 46025; c s208_out_0_ 0; c s208_out_1_ 0;
t 46052; q clock 0;
t 46054; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 46075; c s208_out_0_ 0; c s208_out_1_ 0;
t 46103; q clock 1;
t 46104; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 46125; c s208_out_0_ 0; c s208_out_1_ 0;
t 46152; q clock 0;
t 46154; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_10_ 1;
t 46175; c s208_out_0_ 1; c s208_out_1_ 0;
t 46203; q clock 1;
t 46204; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_8_ 1;
t 46225; c s208_out_0_ 0; c s208_out_1_ 0;
t 46252; q clock 0;
t 46254; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 46275; c s208_out_0_ 0; c s208_out_1_ 0;
t 46303; q clock 1;
t 46304; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_6_ 0;
t 46325; c s208_out_0_ 0; c s208_out_1_ 0;
t 46352; q clock 0;
t 46354; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 46375; c s208_out_0_ 1; c s208_out_1_ 0;
t 46403; q clock 1;
t 46404; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 46425; c s208_out_0_ 0; c s208_out_1_ 0;
t 46452; q clock 0;
t 46454; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 46475; c s208_out_0_ 1; c s208_out_1_ 0;
t 46503; q clock 1;
t 46504; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 46525; c s208_out_0_ 0; c s208_out_1_ 0;
t 46552; q clock 0;
t 46554; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 46575; c s208_out_0_ 1; c s208_out_1_ 0;
t 46603; q clock 1;
t 46604; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 46625; c s208_out_0_ 0; c s208_out_1_ 0;
t 46652; q clock 0;
t 46654; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 46675; c s208_out_0_ 0; c s208_out_1_ 0;
t 46703; q clock 1;
t 46704; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 46725; c s208_out_0_ 1; c s208_out_1_ 0;
t 46752; q clock 0;
t 46754; f s208_in_0_ 0; f s208_in_7_ 1; f s208_in_10_ 0;
t 46775; c s208_out_0_ 0; c s208_out_1_ 0;
t 46803; q clock 1;
t 46804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0;
t 46825; c s208_out_0_ 0; c s208_out_1_ 0;
t 46852; q clock 0;
t 46854; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 46875; c s208_out_0_ 0; c s208_out_1_ 0;
t 46903; q clock 1;
t 46904; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 46925; c s208_out_0_ 0; c s208_out_1_ 0;
t 46952; q clock 0;
t 46954; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 46975; c s208_out_0_ 0; c s208_out_1_ 0;
t 47003; q clock 1;
t 47004; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 47025; c s208_out_0_ 0; c s208_out_1_ 0;
t 47052; q clock 0;
t 47054; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 47075; c s208_out_0_ 1; c s208_out_1_ 0;
t 47103; q clock 1;
t 47104; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 47125; c s208_out_0_ 0; c s208_out_1_ 0;
t 47152; q clock 0;
t 47154; f s208_in_0_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0;
t 47175; c s208_out_0_ 0; c s208_out_1_ 0;
t 47203; q clock 1;
t 47204; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 47225; c s208_out_0_ 1; c s208_out_1_ 0;
t 47252; q clock 0;
t 47254; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 47275; c s208_out_0_ 0; c s208_out_1_ 0;
t 47303; q clock 1;
t 47304; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 47325; c s208_out_0_ 1; c s208_out_1_ 0;
t 47352; q clock 0;
t 47354; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_5_ 0;
t 47375; c s208_out_0_ 0; c s208_out_1_ 0;
t 47403; q clock 1;
t 47404; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0;
t 47425; c s208_out_0_ 0; c s208_out_1_ 0;
t 47452; q clock 0;
t 47454; f s208_in_0_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 47475; c s208_out_0_ 1; c s208_out_1_ 0;
t 47503; q clock 1;
t 47504; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 47525; c s208_out_0_ 0; c s208_out_1_ 0;
t 47552; q clock 0;
t 47554; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_7_ 0;
t 47575; c s208_out_0_ 1; c s208_out_1_ 0;
t 47603; q clock 1;
t 47604; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 47625; c s208_out_0_ 1; c s208_out_1_ 0;
t 47652; q clock 0;
t 47654; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 47675; c s208_out_0_ 0; c s208_out_1_ 0;
t 47703; q clock 1;
t 47704; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 1;
t 47725; c s208_out_0_ 0; c s208_out_1_ 0;
t 47752; q clock 0;
t 47754; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 47775; c s208_out_0_ 1; c s208_out_1_ 0;
t 47803; q clock 1;
t 47804; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_9_ 1;
t 47825; c s208_out_0_ 0; c s208_out_1_ 0;
t 47852; q clock 0;
t 47854; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 47875; c s208_out_0_ 0; c s208_out_1_ 0;
t 47903; q clock 1;
t 47904; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1;
t 47925; c s208_out_0_ 0; c s208_out_1_ 0;
t 47952; q clock 0;
t 47954; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 47975; c s208_out_0_ 1; c s208_out_1_ 0;
t 48003; q clock 1;
t 48004; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 48025; c s208_out_0_ 0; c s208_out_1_ 0;
t 48052; q clock 0;
t 48054; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 48075; c s208_out_0_ 0; c s208_out_1_ 0;
t 48103; q clock 1;
t 48104; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 48125; c s208_out_0_ 0; c s208_out_1_ 0;
t 48152; q clock 0;
t 48154; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 48175; c s208_out_0_ 1; c s208_out_1_ 0;
t 48203; q clock 1;
t 48204; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 48225; c s208_out_0_ 0; c s208_out_1_ 0;
t 48252; q clock 0;
t 48254; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 48275; c s208_out_0_ 0; c s208_out_1_ 0;
t 48303; q clock 1;
t 48304; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 48325; c s208_out_0_ 0; c s208_out_1_ 0;
t 48352; q clock 0;
t 48354; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 48375; c s208_out_0_ 0; c s208_out_1_ 0;
t 48403; q clock 1;
t 48404; f s208_in_0_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 48425; c s208_out_0_ 0; c s208_out_1_ 0;
t 48452; q clock 0;
t 48454; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 48475; c s208_out_0_ 1; c s208_out_1_ 0;
t 48503; q clock 1;
t 48504; f s208_in_2_ 1; f s208_in_8_ 1;
t 48525; c s208_out_0_ 1; c s208_out_1_ 0;
t 48552; q clock 0;
t 48554; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 48575; c s208_out_0_ 0; c s208_out_1_ 0;
t 48603; q clock 1;
t 48604; f s208_in_3_ 1; f s208_in_10_ 0;
t 48625; c s208_out_0_ 0; c s208_out_1_ 0;
t 48652; q clock 0;
t 48654; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0;
t 48675; c s208_out_0_ 0; c s208_out_1_ 0;
t 48703; q clock 1;
t 48704; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 48725; c s208_out_0_ 1; c s208_out_1_ 0;
t 48752; q clock 0;
t 48754; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 48775; c s208_out_0_ 0; c s208_out_1_ 0;
t 48803; q clock 1;
t 48804; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_9_ 1;
t 48825; c s208_out_0_ 0; c s208_out_1_ 0;
t 48852; q clock 0;
t 48854; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 48875; c s208_out_0_ 1; c s208_out_1_ 0;
t 48903; q clock 1;
t 48904; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 1;
t 48925; c s208_out_0_ 0; c s208_out_1_ 0;
t 48952; q clock 0;
t 48954; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 48975; c s208_out_0_ 1; c s208_out_1_ 0;
t 49003; q clock 1;
t 49004; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 49025; c s208_out_0_ 1; c s208_out_1_ 0;
t 49052; q clock 0;
t 49054; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 49075; c s208_out_0_ 0; c s208_out_1_ 0;
t 49103; q clock 1;
t 49104; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 49125; c s208_out_0_ 0; c s208_out_1_ 0;
t 49152; q clock 0;
t 49154; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 49175; c s208_out_0_ 0; c s208_out_1_ 0;
t 49203; q clock 1;
t 49204; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 49225; c s208_out_0_ 1; c s208_out_1_ 0;
t 49252; q clock 0;
t 49254; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 1;
t 49275; c s208_out_0_ 1; c s208_out_1_ 0;
t 49303; q clock 1;
t 49304; f s208_in_6_ 1; f s208_in_10_ 0;
t 49325; c s208_out_0_ 0; c s208_out_1_ 0;
t 49352; q clock 0;
t 49354; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 49375; c s208_out_0_ 0; c s208_out_1_ 0;
t 49403; q clock 1;
t 49404; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 49425; c s208_out_0_ 0; c s208_out_1_ 0;
t 49452; q clock 0;
t 49454; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 49475; c s208_out_0_ 1; c s208_out_1_ 0;
t 49503; q clock 1;
t 49504; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 49525; c s208_out_0_ 0; c s208_out_1_ 0;
t 49552; q clock 0;
t 49554; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 49575; c s208_out_0_ 1; c s208_out_1_ 0;
t 49603; q clock 1;
t 49604; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 49625; c s208_out_0_ 1; c s208_out_1_ 0;
t 49652; q clock 0;
t 49654; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 49675; c s208_out_0_ 0; c s208_out_1_ 0;
t 49703; q clock 1;
t 49704; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 49725; c s208_out_0_ 1; c s208_out_1_ 0;
t 49752; q clock 0;
t 49754; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 49775; c s208_out_0_ 0; c s208_out_1_ 0;
t 49803; q clock 1;
t 49804; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_10_ 1;
t 49825; c s208_out_0_ 1; c s208_out_1_ 0;
t 49852; q clock 0;
t 49854; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 49875; c s208_out_0_ 0; c s208_out_1_ 0;
t 49903; q clock 1;
t 49904; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 49925; c s208_out_0_ 0; c s208_out_1_ 0;
t 49952; q clock 0;
t 49954; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_9_ 0;
t 49975; c s208_out_0_ 0; c s208_out_1_ 0;
t 50003; q clock 1;
t 50004; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 50025; c s208_out_0_ 0; c s208_out_1_ 0;
t 50052; q clock 0;
t 50054; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0;
t 50075; c s208_out_0_ 1; c s208_out_1_ 0;
t 50103; q clock 1;
t 50104; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 50125; c s208_out_0_ 0; c s208_out_1_ 0;
t 50152; q clock 0;
t 50154; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 50175; c s208_out_0_ 0; c s208_out_1_ 0;
t 50203; q clock 1;
t 50204; f s208_in_0_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 50225; c s208_out_0_ 0; c s208_out_1_ 0;
t 50252; q clock 0;
t 50254; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 50275; c s208_out_0_ 1; c s208_out_1_ 0;
t 50303; q clock 1;
t 50304; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1;
t 50325; c s208_out_0_ 1; c s208_out_1_ 0;
t 50352; q clock 0;
t 50354; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 50375; c s208_out_0_ 0; c s208_out_1_ 0;
t 50403; q clock 1;
t 50404; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 50425; c s208_out_0_ 1; c s208_out_1_ 0;
t 50452; q clock 0;
t 50454; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 50475; c s208_out_0_ 0; c s208_out_1_ 0;
t 50503; q clock 1;
t 50504; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 50525; c s208_out_0_ 1; c s208_out_1_ 0;
t 50552; q clock 0;
t 50554; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 1;
t 50575; c s208_out_0_ 1; c s208_out_1_ 0;
t 50603; q clock 1;
t 50604; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 50625; c s208_out_0_ 0; c s208_out_1_ 0;
t 50652; q clock 0;
t 50654; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_10_ 0;
t 50675; c s208_out_0_ 0; c s208_out_1_ 0;
t 50703; q clock 1;
t 50704; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 50725; c s208_out_0_ 0; c s208_out_1_ 0;
t 50752; q clock 0;
t 50754; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 50775; c s208_out_0_ 0; c s208_out_1_ 0;
t 50803; q clock 1;
t 50804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 50825; c s208_out_0_ 1; c s208_out_1_ 0;
t 50852; q clock 0;
t 50854; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_10_ 0;
t 50875; c s208_out_0_ 0; c s208_out_1_ 0;
t 50903; q clock 1;
t 50904; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 50925; c s208_out_0_ 1; c s208_out_1_ 0;
t 50952; q clock 0;
t 50954; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 50975; c s208_out_0_ 0; c s208_out_1_ 0;
t 51003; q clock 1;
t 51004; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 51025; c s208_out_0_ 1; c s208_out_1_ 0;
t 51052; q clock 0;
t 51054; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 51075; c s208_out_0_ 0; c s208_out_1_ 0;
t 51103; q clock 1;
t 51104; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 51125; c s208_out_0_ 0; c s208_out_1_ 0;
t 51152; q clock 0;
t 51154; f s208_in_7_ 0; f s208_in_8_ 1;
t 51175; c s208_out_0_ 0; c s208_out_1_ 0;
t 51203; q clock 1;
t 51204; f s208_in_1_ 1; f s208_in_7_ 1;
t 51225; c s208_out_0_ 0; c s208_out_1_ 0;
t 51252; q clock 0;
t 51254; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 51275; c s208_out_0_ 0; c s208_out_1_ 0;
t 51303; q clock 1;
t 51304; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 0;
t 51325; c s208_out_0_ 0; c s208_out_1_ 0;
t 51352; q clock 0;
t 51354; f s208_in_0_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 51375; c s208_out_0_ 1; c s208_out_1_ 0;
t 51403; q clock 1;
t 51404; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 51425; c s208_out_0_ 0; c s208_out_1_ 0;
t 51452; q clock 0;
t 51454; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 51475; c s208_out_0_ 0; c s208_out_1_ 0;
t 51503; q clock 1;
t 51504; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 51525; c s208_out_0_ 0; c s208_out_1_ 0;
t 51552; q clock 0;
t 51554; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_10_ 0;
t 51575; c s208_out_0_ 0; c s208_out_1_ 0;
t 51603; q clock 1;
t 51604; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 1;
t 51625; c s208_out_0_ 0; c s208_out_1_ 0;
t 51652; q clock 0;
t 51654; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0;
t 51675; c s208_out_0_ 0; c s208_out_1_ 0;
t 51703; q clock 1;
t 51704; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_6_ 1;
t 51725; c s208_out_0_ 0; c s208_out_1_ 0;
t 51752; q clock 0;
t 51754; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 51775; c s208_out_0_ 0; c s208_out_1_ 0;
t 51803; q clock 1;
t 51804; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 51825; c s208_out_0_ 0; c s208_out_1_ 0;
t 51852; q clock 0;
t 51854; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 51875; c s208_out_0_ 0; c s208_out_1_ 0;
t 51903; q clock 1;
t 51904; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 51925; c s208_out_0_ 1; c s208_out_1_ 0;
t 51952; q clock 0;
t 51954; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 51975; c s208_out_0_ 0; c s208_out_1_ 0;
t 52003; q clock 1;
t 52004; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_10_ 1;
t 52025; c s208_out_0_ 0; c s208_out_1_ 0;
t 52052; q clock 0;
t 52054; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 0;
t 52075; c s208_out_0_ 1; c s208_out_1_ 0;
t 52103; q clock 1;
t 52104; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 52125; c s208_out_0_ 0; c s208_out_1_ 0;
t 52152; q clock 0;
t 52154; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 52175; c s208_out_0_ 1; c s208_out_1_ 0;
t 52203; q clock 1;
t 52204; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 52225; c s208_out_0_ 0; c s208_out_1_ 0;
t 52252; q clock 0;
t 52254; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 1;
t 52275; c s208_out_0_ 0; c s208_out_1_ 0;
t 52303; q clock 1;
t 52304; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 52325; c s208_out_0_ 1; c s208_out_1_ 0;
t 52352; q clock 0;
t 52354; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 52375; c s208_out_0_ 1; c s208_out_1_ 0;
t 52403; q clock 1;
t 52404; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 52425; c s208_out_0_ 0; c s208_out_1_ 0;
t 52452; q clock 0;
t 52454; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1;
t 52475; c s208_out_0_ 0; c s208_out_1_ 0;
t 52503; q clock 1;
t 52504; f s208_in_0_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 52525; c s208_out_0_ 0; c s208_out_1_ 0;
t 52552; q clock 0;
t 52554; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 52575; c s208_out_0_ 0; c s208_out_1_ 0;
t 52603; q clock 1;
t 52604; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 52625; c s208_out_0_ 0; c s208_out_1_ 0;
t 52652; q clock 0;
t 52654; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 52675; c s208_out_0_ 0; c s208_out_1_ 0;
t 52703; q clock 1;
t 52704; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 1;
t 52725; c s208_out_0_ 0; c s208_out_1_ 0;
t 52752; q clock 0;
t 52754; f s208_in_3_ 0; f s208_in_6_ 0;
t 52775; c s208_out_0_ 0; c s208_out_1_ 0;
t 52803; q clock 1;
t 52804; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0;
t 52825; c s208_out_0_ 0; c s208_out_1_ 0;
t 52852; q clock 0;
t 52854; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 52875; c s208_out_0_ 0; c s208_out_1_ 0;
t 52903; q clock 1;
t 52904; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 52925; c s208_out_0_ 0; c s208_out_1_ 0;
t 52952; q clock 0;
t 52954; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 52975; c s208_out_0_ 1; c s208_out_1_ 0;
t 53003; q clock 1;
t 53004; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 53025; c s208_out_0_ 1; c s208_out_1_ 0;
t 53052; q clock 0;
t 53054; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 53075; c s208_out_0_ 1; c s208_out_1_ 0;
t 53103; q clock 1;
t 53104; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 53125; c s208_out_0_ 1; c s208_out_1_ 0;
t 53152; q clock 0;
t 53154; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 53175; c s208_out_0_ 1; c s208_out_1_ 0;
t 53203; q clock 1;
t 53204; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 53225; c s208_out_0_ 0; c s208_out_1_ 0;
t 53252; q clock 0;
t 53254; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_10_ 1;
t 53275; c s208_out_0_ 1; c s208_out_1_ 0;
t 53303; q clock 1;
t 53304; f s208_in_1_ 1; f s208_in_4_ 0;
t 53325; c s208_out_0_ 1; c s208_out_1_ 0;
t 53352; q clock 0;
t 53354; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 53375; c s208_out_0_ 0; c s208_out_1_ 0;
t 53403; q clock 1;
t 53404; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 53425; c s208_out_0_ 0; c s208_out_1_ 0;
t 53452; q clock 0;
t 53454; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 53475; c s208_out_0_ 0; c s208_out_1_ 0;
t 53503; q clock 1;
t 53504; f s208_in_0_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0;
t 53525; c s208_out_0_ 0; c s208_out_1_ 0;
t 53552; q clock 0;
t 53554; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_10_ 1;
t 53575; c s208_out_0_ 1; c s208_out_1_ 0;
t 53603; q clock 1;
t 53604; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 53625; c s208_out_0_ 1; c s208_out_1_ 0;
t 53652; q clock 0;
t 53654; f s208_in_0_ 0; f s208_in_9_ 0;
t 53675; c s208_out_0_ 0; c s208_out_1_ 0;
t 53703; q clock 1;
t 53704; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 53725; c s208_out_0_ 1; c s208_out_1_ 0;
t 53752; q clock 0;
t 53754; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 53775; c s208_out_0_ 1; c s208_out_1_ 0;
t 53803; q clock 1;
t 53804; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 53825; c s208_out_0_ 0; c s208_out_1_ 0;
t 53852; q clock 0;
t 53854; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_10_ 1;
t 53875; c s208_out_0_ 1; c s208_out_1_ 0;
t 53903; q clock 1;
t 53904; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 53925; c s208_out_0_ 0; c s208_out_1_ 0;
t 53952; q clock 0;
t 53954; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 53975; c s208_out_0_ 0; c s208_out_1_ 0;
t 54003; q clock 1;
t 54004; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 54025; c s208_out_0_ 0; c s208_out_1_ 0;
t 54052; q clock 0;
t 54054; f s208_in_0_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0;
t 54075; c s208_out_0_ 1; c s208_out_1_ 0;
t 54103; q clock 1;
t 54104; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_10_ 0;
t 54125; c s208_out_0_ 0; c s208_out_1_ 0;
t 54152; q clock 0;
t 54154; f s208_in_3_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 54175; c s208_out_0_ 1; c s208_out_1_ 0;
t 54203; q clock 1;
t 54204; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 54225; c s208_out_0_ 0; c s208_out_1_ 0;
t 54252; q clock 0;
t 54254; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 54275; c s208_out_0_ 0; c s208_out_1_ 0;
t 54303; q clock 1;
t 54304; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_10_ 1;
t 54325; c s208_out_0_ 0; c s208_out_1_ 0;
t 54352; q clock 0;
t 54354; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_10_ 0;
t 54375; c s208_out_0_ 0; c s208_out_1_ 0;
t 54403; q clock 1;
t 54404; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 54425; c s208_out_0_ 1; c s208_out_1_ 0;
t 54452; q clock 0;
t 54454; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 54475; c s208_out_0_ 0; c s208_out_1_ 0;
t 54503; q clock 1;
t 54504; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 54525; c s208_out_0_ 1; c s208_out_1_ 0;
t 54552; q clock 0;
t 54554; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1;
t 54575; c s208_out_0_ 1; c s208_out_1_ 0;
t 54603; q clock 1;
t 54604; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 54625; c s208_out_0_ 0; c s208_out_1_ 0;
t 54652; q clock 0;
t 54654; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 1;
t 54675; c s208_out_0_ 0; c s208_out_1_ 0;
t 54703; q clock 1;
t 54704; f s208_in_8_ 0;
t 54725; c s208_out_0_ 0; c s208_out_1_ 0;
t 54752; q clock 0;
t 54754; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 54775; c s208_out_0_ 0; c s208_out_1_ 0;
t 54803; q clock 1;
t 54804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 54825; c s208_out_0_ 0; c s208_out_1_ 0;
t 54852; q clock 0;
t 54854; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 54875; c s208_out_0_ 0; c s208_out_1_ 0;
t 54903; q clock 1;
t 54904; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 54925; c s208_out_0_ 0; c s208_out_1_ 0;
t 54952; q clock 0;
t 54954; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 54975; c s208_out_0_ 0; c s208_out_1_ 0;
t 55003; q clock 1;
t 55004; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 55025; c s208_out_0_ 1; c s208_out_1_ 0;
t 55052; q clock 0;
t 55054; f s208_in_0_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 55075; c s208_out_0_ 0; c s208_out_1_ 0;
t 55103; q clock 1;
t 55104; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 55125; c s208_out_0_ 0; c s208_out_1_ 0;
t 55152; q clock 0;
t 55154; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_7_ 0;
t 55175; c s208_out_0_ 0; c s208_out_1_ 0;
t 55203; q clock 1;
t 55204; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 55225; c s208_out_0_ 0; c s208_out_1_ 0;
t 55252; q clock 0;
t 55254; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 55275; c s208_out_0_ 0; c s208_out_1_ 0;
t 55303; q clock 1;
t 55304; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 55325; c s208_out_0_ 0; c s208_out_1_ 0;
t 55352; q clock 0;
t 55354; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_10_ 1;
t 55375; c s208_out_0_ 1; c s208_out_1_ 0;
t 55403; q clock 1;
t 55404; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 55425; c s208_out_0_ 1; c s208_out_1_ 0;
t 55452; q clock 0;
t 55454; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 55475; c s208_out_0_ 0; c s208_out_1_ 0;
t 55503; q clock 1;
t 55504; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 55525; c s208_out_0_ 1; c s208_out_1_ 0;
t 55552; q clock 0;
t 55554; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 55575; c s208_out_0_ 0; c s208_out_1_ 0;
t 55603; q clock 1;
t 55604; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 55625; c s208_out_0_ 0; c s208_out_1_ 0;
t 55652; q clock 0;
t 55654; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_9_ 0;
t 55675; c s208_out_0_ 0; c s208_out_1_ 0;
t 55703; q clock 1;
t 55704; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 55725; c s208_out_0_ 0; c s208_out_1_ 0;
t 55752; q clock 0;
t 55754; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 55775; c s208_out_0_ 1; c s208_out_1_ 0;
t 55803; q clock 1;
t 55804; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_10_ 0;
t 55825; c s208_out_0_ 0; c s208_out_1_ 0;
t 55852; q clock 0;
t 55854; f s208_in_0_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 55875; c s208_out_0_ 1; c s208_out_1_ 0;
t 55903; q clock 1;
t 55904; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 55925; c s208_out_0_ 0; c s208_out_1_ 0;
t 55952; q clock 0;
t 55954; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_9_ 0;
t 55975; c s208_out_0_ 1; c s208_out_1_ 0;
t 56003; q clock 1;
t 56004; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 56025; c s208_out_0_ 0; c s208_out_1_ 0;
t 56052; q clock 0;
t 56054; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 1;
t 56075; c s208_out_0_ 0; c s208_out_1_ 0;
t 56103; q clock 1;
t 56104; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 56125; c s208_out_0_ 1; c s208_out_1_ 0;
t 56152; q clock 0;
t 56154; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_10_ 0;
t 56175; c s208_out_0_ 0; c s208_out_1_ 0;
t 56203; q clock 1;
t 56204; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 0;
t 56225; c s208_out_0_ 0; c s208_out_1_ 0;
t 56252; q clock 0;
t 56254; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 56275; c s208_out_0_ 0; c s208_out_1_ 0;
t 56303; q clock 1;
t 56304; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 56325; c s208_out_0_ 0; c s208_out_1_ 0;
t 56352; q clock 0;
t 56354; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 56375; c s208_out_0_ 0; c s208_out_1_ 0;
t 56403; q clock 1;
t 56404; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 56425; c s208_out_0_ 0; c s208_out_1_ 0;
t 56452; q clock 0;
t 56454; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1;
t 56475; c s208_out_0_ 0; c s208_out_1_ 0;
t 56503; q clock 1;
t 56504; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 56525; c s208_out_0_ 0; c s208_out_1_ 0;
t 56552; q clock 0;
t 56554; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_10_ 1;
t 56575; c s208_out_0_ 1; c s208_out_1_ 0;
t 56603; q clock 1;
t 56604; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 1;
t 56625; c s208_out_0_ 1; c s208_out_1_ 0;
t 56652; q clock 0;
t 56654; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 56675; c s208_out_0_ 1; c s208_out_1_ 0;
t 56703; q clock 1;
t 56704; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 56725; c s208_out_0_ 0; c s208_out_1_ 0;
t 56752; q clock 0;
t 56754; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0;
t 56775; c s208_out_0_ 0; c s208_out_1_ 0;
t 56803; q clock 1;
t 56804; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 56825; c s208_out_0_ 0; c s208_out_1_ 0;
t 56852; q clock 0;
t 56854; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 56875; c s208_out_0_ 0; c s208_out_1_ 0;
t 56903; q clock 1;
t 56904; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 56925; c s208_out_0_ 0; c s208_out_1_ 0;
t 56952; q clock 0;
t 56954; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 56975; c s208_out_0_ 0; c s208_out_1_ 0;
t 57003; q clock 1;
t 57004; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0;
t 57025; c s208_out_0_ 0; c s208_out_1_ 0;
t 57052; q clock 0;
t 57054; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 57075; c s208_out_0_ 0; c s208_out_1_ 0;
t 57103; q clock 1;
t 57104; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 57125; c s208_out_0_ 1; c s208_out_1_ 0;
t 57152; q clock 0;
t 57154; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 57175; c s208_out_0_ 0; c s208_out_1_ 0;
t 57203; q clock 1;
t 57204; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 57225; c s208_out_0_ 0; c s208_out_1_ 0;
t 57252; q clock 0;
t 57254; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 57275; c s208_out_0_ 0; c s208_out_1_ 0;
t 57303; q clock 1;
t 57304; f s208_in_5_ 1; f s208_in_8_ 0;
t 57325; c s208_out_0_ 0; c s208_out_1_ 0;
t 57352; q clock 0;
t 57354; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 57375; c s208_out_0_ 0; c s208_out_1_ 0;
t 57403; q clock 1;
t 57404; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 57425; c s208_out_0_ 1; c s208_out_1_ 0;
t 57452; q clock 0;
t 57454; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 57475; c s208_out_0_ 0; c s208_out_1_ 0;
t 57503; q clock 1;
t 57504; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 57525; c s208_out_0_ 1; c s208_out_1_ 0;
t 57552; q clock 0;
t 57554; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 57575; c s208_out_0_ 1; c s208_out_1_ 0;
t 57603; q clock 1;
t 57604; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_10_ 0;
t 57625; c s208_out_0_ 0; c s208_out_1_ 0;
t 57652; q clock 0;
t 57654; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 57675; c s208_out_0_ 0; c s208_out_1_ 0;
t 57703; q clock 1;
t 57704; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 57725; c s208_out_0_ 0; c s208_out_1_ 0;
t 57752; q clock 0;
t 57754; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_10_ 1;
t 57775; c s208_out_0_ 0; c s208_out_1_ 0;
t 57803; q clock 1;
t 57804; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 1;
t 57825; c s208_out_0_ 0; c s208_out_1_ 0;
t 57852; q clock 0;
t 57854; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_10_ 0;
t 57875; c s208_out_0_ 0; c s208_out_1_ 0;
t 57903; q clock 1;
t 57904; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_7_ 1; f s208_in_9_ 0;
t 57925; c s208_out_0_ 0; c s208_out_1_ 0;
t 57952; q clock 0;
t 57954; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 57975; c s208_out_0_ 1; c s208_out_1_ 0;
t 58003; q clock 1;
t 58004; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 58025; c s208_out_0_ 0; c s208_out_1_ 0;
t 58052; q clock 0;
t 58054; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_7_ 1; f s208_in_9_ 0;
t 58075; c s208_out_0_ 0; c s208_out_1_ 0;
t 58103; q clock 1;
t 58104; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 58125; c s208_out_0_ 0; c s208_out_1_ 0;
t 58152; q clock 0;
t 58154; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 58175; c s208_out_0_ 0; c s208_out_1_ 0;
t 58203; q clock 1;
t 58204; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 58225; c s208_out_0_ 0; c s208_out_1_ 0;
t 58252; q clock 0;
t 58254; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 58275; c s208_out_0_ 0; c s208_out_1_ 0;
t 58303; q clock 1;
t 58304; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_7_ 1; f s208_in_10_ 1;
t 58325; c s208_out_0_ 0; c s208_out_1_ 0;
t 58352; q clock 0;
t 58354; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 58375; c s208_out_0_ 0; c s208_out_1_ 0;
t 58403; q clock 1;
t 58404; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_7_ 1;
t 58425; c s208_out_0_ 0; c s208_out_1_ 0;
t 58452; q clock 0;
t 58454; f s208_in_0_ 1; f s208_in_10_ 0;
t 58475; c s208_out_0_ 0; c s208_out_1_ 0;
t 58503; q clock 1;
t 58504; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 58525; c s208_out_0_ 0; c s208_out_1_ 0;
t 58552; q clock 0;
t 58554; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 58575; c s208_out_0_ 0; c s208_out_1_ 0;
t 58603; q clock 1;
t 58604; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_10_ 1;
t 58625; c s208_out_0_ 0; c s208_out_1_ 0;
t 58652; q clock 0;
t 58654; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_10_ 0;
t 58675; c s208_out_0_ 0; c s208_out_1_ 0;
t 58703; q clock 1;
t 58704; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 58725; c s208_out_0_ 1; c s208_out_1_ 0;
t 58752; q clock 0;
t 58754; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 58775; c s208_out_0_ 0; c s208_out_1_ 0;
t 58803; q clock 1;
t 58804; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_8_ 0;
t 58825; c s208_out_0_ 0; c s208_out_1_ 0;
t 58852; q clock 0;
t 58854; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_9_ 0;
t 58875; c s208_out_0_ 0; c s208_out_1_ 0;
t 58903; q clock 1;
t 58904; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 58925; c s208_out_0_ 0; c s208_out_1_ 0;
t 58952; q clock 0;
t 58954; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 58975; c s208_out_0_ 0; c s208_out_1_ 0;
t 59003; q clock 1;
t 59004; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 59025; c s208_out_0_ 0; c s208_out_1_ 0;
t 59052; q clock 0;
t 59054; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_10_ 1;
t 59075; c s208_out_0_ 0; c s208_out_1_ 0;
t 59103; q clock 1;
t 59104; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 59125; c s208_out_0_ 1; c s208_out_1_ 0;
t 59152; q clock 0;
t 59154; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_10_ 0;
t 59175; c s208_out_0_ 0; c s208_out_1_ 0;
t 59203; q clock 1;
t 59204; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 59225; c s208_out_0_ 1; c s208_out_1_ 0;
t 59252; q clock 0;
t 59254; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 59275; c s208_out_0_ 0; c s208_out_1_ 0;
t 59303; q clock 1;
t 59304; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_8_ 0;
t 59325; c s208_out_0_ 0; c s208_out_1_ 0;
t 59352; q clock 0;
t 59354; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 59375; c s208_out_0_ 0; c s208_out_1_ 0;
t 59403; q clock 1;
t 59404; f s208_in_0_ 1;
t 59425; c s208_out_0_ 1; c s208_out_1_ 0;
t 59452; q clock 0;
t 59454; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 59475; c s208_out_0_ 0; c s208_out_1_ 0;
t 59503; q clock 1;
t 59504; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1;
t 59525; c s208_out_0_ 0; c s208_out_1_ 0;
t 59552; q clock 0;
t 59554; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 59575; c s208_out_0_ 1; c s208_out_1_ 0;
t 59603; q clock 1;
t 59604; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_8_ 1;
t 59625; c s208_out_0_ 1; c s208_out_1_ 0;
t 59652; q clock 0;
t 59654; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 59675; c s208_out_0_ 0; c s208_out_1_ 0;
t 59703; q clock 1;
t 59704; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 59725; c s208_out_0_ 0; c s208_out_1_ 0;
t 59752; q clock 0;
t 59754; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 59775; c s208_out_0_ 0; c s208_out_1_ 0;
t 59803; q clock 1;
t 59804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 59825; c s208_out_0_ 1; c s208_out_1_ 0;
t 59852; q clock 0;
t 59854; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 59875; c s208_out_0_ 0; c s208_out_1_ 0;
t 59903; q clock 1;
t 59904; f s208_in_0_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 59925; c s208_out_0_ 1; c s208_out_1_ 0;
t 59952; q clock 0;
t 59954; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 59975; c s208_out_0_ 0; c s208_out_1_ 0;
t 60003; q clock 1;
t 60004; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_6_ 0;
t 60025; c s208_out_0_ 0; c s208_out_1_ 0;
t 60052; q clock 0;
t 60054; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 60075; c s208_out_0_ 0; c s208_out_1_ 0;
t 60103; q clock 1;
t 60104; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 60125; c s208_out_0_ 1; c s208_out_1_ 0;
t 60152; q clock 0;
t 60154; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 60175; c s208_out_0_ 0; c s208_out_1_ 0;
t 60203; q clock 1;
t 60204; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 60225; c s208_out_0_ 0; c s208_out_1_ 0;
t 60252; q clock 0;
t 60254; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_9_ 1;
t 60275; c s208_out_0_ 0; c s208_out_1_ 0;
t 60303; q clock 1;
t 60304; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_10_ 1;
t 60325; c s208_out_0_ 1; c s208_out_1_ 0;
t 60352; q clock 0;
t 60354; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 60375; c s208_out_0_ 0; c s208_out_1_ 0;
t 60403; q clock 1;
t 60404; f s208_in_0_ 0; f s208_in_5_ 0;
t 60425; c s208_out_0_ 0; c s208_out_1_ 0;
t 60452; q clock 0;
t 60454; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 60475; c s208_out_0_ 0; c s208_out_1_ 0;
t 60503; q clock 1;
t 60504; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 60525; c s208_out_0_ 0; c s208_out_1_ 0;
t 60552; q clock 0;
t 60554; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 60575; c s208_out_0_ 0; c s208_out_1_ 0;
t 60603; q clock 1;
t 60604; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 0;
t 60625; c s208_out_0_ 0; c s208_out_1_ 0;
t 60652; q clock 0;
t 60654; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_7_ 1;
t 60675; c s208_out_0_ 0; c s208_out_1_ 0;
t 60703; q clock 1;
t 60704; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_10_ 1;
t 60725; c s208_out_0_ 1; c s208_out_1_ 0;
t 60752; q clock 0;
t 60754; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_9_ 0;
t 60775; c s208_out_0_ 0; c s208_out_1_ 0;
t 60803; q clock 1;
t 60804; f s208_in_9_ 1;
t 60825; c s208_out_0_ 0; c s208_out_1_ 0;
t 60852; q clock 0;
t 60854; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 60875; c s208_out_0_ 0; c s208_out_1_ 0;
t 60903; q clock 1;
t 60904; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1;
t 60925; c s208_out_0_ 0; c s208_out_1_ 0;
t 60952; q clock 0;
t 60954; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 60975; c s208_out_0_ 0; c s208_out_1_ 0;
t 61003; q clock 1;
t 61004; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 61025; c s208_out_0_ 1; c s208_out_1_ 0;
t 61052; q clock 0;
t 61054; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_8_ 1;
t 61075; c s208_out_0_ 1; c s208_out_1_ 0;
t 61103; q clock 1;
t 61104; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 61125; c s208_out_0_ 0; c s208_out_1_ 0;
t 61152; q clock 0;
t 61154; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 61175; c s208_out_0_ 0; c s208_out_1_ 0;
t 61203; q clock 1;
t 61204; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_9_ 0;
t 61225; c s208_out_0_ 0; c s208_out_1_ 0;
t 61252; q clock 0;
t 61254; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 61275; c s208_out_0_ 1; c s208_out_1_ 0;
t 61303; q clock 1;
t 61304; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 61325; c s208_out_0_ 0; c s208_out_1_ 0;
t 61352; q clock 0;
t 61354; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 61375; c s208_out_0_ 0; c s208_out_1_ 0;
t 61403; q clock 1;
t 61404; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 61425; c s208_out_0_ 0; c s208_out_1_ 0;
t 61452; q clock 0;
t 61454; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 61475; c s208_out_0_ 0; c s208_out_1_ 0;
t 61503; q clock 1;
t 61504; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 61525; c s208_out_0_ 0; c s208_out_1_ 0;
t 61552; q clock 0;
t 61554; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 61575; c s208_out_0_ 0; c s208_out_1_ 0;
t 61603; q clock 1;
t 61604; f s208_in_10_ 0;
t 61625; c s208_out_0_ 0; c s208_out_1_ 0;
t 61652; q clock 0;
t 61654; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 61675; c s208_out_0_ 0; c s208_out_1_ 0;
t 61703; q clock 1;
t 61704; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 61725; c s208_out_0_ 0; c s208_out_1_ 0;
t 61752; q clock 0;
t 61754; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 61775; c s208_out_0_ 0; c s208_out_1_ 0;
t 61803; q clock 1;
t 61804; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 61825; c s208_out_0_ 1; c s208_out_1_ 0;
t 61852; q clock 0;
t 61854; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 61875; c s208_out_0_ 0; c s208_out_1_ 0;
t 61903; q clock 1;
t 61904; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 61925; c s208_out_0_ 0; c s208_out_1_ 0;
t 61952; q clock 0;
t 61954; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 61975; c s208_out_0_ 1; c s208_out_1_ 0;
t 62003; q clock 1;
t 62004; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_9_ 0;
t 62025; c s208_out_0_ 0; c s208_out_1_ 0;
t 62052; q clock 0;
t 62054; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 62075; c s208_out_0_ 0; c s208_out_1_ 0;
t 62103; q clock 1;
t 62104; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 62125; c s208_out_0_ 0; c s208_out_1_ 0;
t 62152; q clock 0;
t 62154; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 62175; c s208_out_0_ 0; c s208_out_1_ 0;
t 62203; q clock 1;
t 62204; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_8_ 1;
t 62225; c s208_out_0_ 0; c s208_out_1_ 0;
t 62252; q clock 0;
t 62254; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 62275; c s208_out_0_ 0; c s208_out_1_ 0;
t 62303; q clock 1;
t 62304; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_9_ 1;
t 62325; c s208_out_0_ 0; c s208_out_1_ 0;
t 62352; q clock 0;
t 62354; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 62375; c s208_out_0_ 0; c s208_out_1_ 0;
t 62403; q clock 1;
t 62404; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 62425; c s208_out_0_ 0; c s208_out_1_ 0;
t 62452; q clock 0;
t 62454; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 62475; c s208_out_0_ 0; c s208_out_1_ 0;
t 62503; q clock 1;
t 62504; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 62525; c s208_out_0_ 1; c s208_out_1_ 0;
t 62552; q clock 0;
t 62554; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 62575; c s208_out_0_ 0; c s208_out_1_ 0;
t 62603; q clock 1;
t 62604; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 62625; c s208_out_0_ 0; c s208_out_1_ 0;
t 62652; q clock 0;
t 62654; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 62675; c s208_out_0_ 0; c s208_out_1_ 0;
t 62703; q clock 1;
t 62704; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 62725; c s208_out_0_ 0; c s208_out_1_ 0;
t 62752; q clock 0;
t 62754; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 62775; c s208_out_0_ 0; c s208_out_1_ 0;
t 62803; q clock 1;
t 62804; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 62825; c s208_out_0_ 0; c s208_out_1_ 0;
t 62852; q clock 0;
t 62854; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 62875; c s208_out_0_ 0; c s208_out_1_ 0;
t 62903; q clock 1;
t 62904; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 62925; c s208_out_0_ 1; c s208_out_1_ 0;
t 62952; q clock 0;
t 62954; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1;
t 62975; c s208_out_0_ 0; c s208_out_1_ 0;
t 63003; q clock 1;
t 63004; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 63025; c s208_out_0_ 1; c s208_out_1_ 0;
t 63052; q clock 0;
t 63054; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_7_ 1; f s208_in_9_ 0;
t 63075; c s208_out_0_ 1; c s208_out_1_ 0;
t 63103; q clock 1;
t 63104; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 63125; c s208_out_0_ 0; c s208_out_1_ 0;
t 63152; q clock 0;
t 63154; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 63175; c s208_out_0_ 0; c s208_out_1_ 0;
t 63203; q clock 1;
t 63204; f s208_in_0_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 63225; c s208_out_0_ 1; c s208_out_1_ 0;
t 63252; q clock 0;
t 63254; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 0;
t 63275; c s208_out_0_ 0; c s208_out_1_ 0;
t 63303; q clock 1;
t 63304; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 63325; c s208_out_0_ 0; c s208_out_1_ 0;
t 63352; q clock 0;
t 63354; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0;
t 63375; c s208_out_0_ 0; c s208_out_1_ 0;
t 63403; q clock 1;
t 63404; f s208_in_4_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 63425; c s208_out_0_ 0; c s208_out_1_ 0;
t 63452; q clock 0;
t 63454; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 63475; c s208_out_0_ 1; c s208_out_1_ 0;
t 63503; q clock 1;
t 63504; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 63525; c s208_out_0_ 0; c s208_out_1_ 0;
t 63552; q clock 0;
t 63554; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 0;
t 63575; c s208_out_0_ 0; c s208_out_1_ 0;
t 63603; q clock 1;
t 63604; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_10_ 1;
t 63625; c s208_out_0_ 1; c s208_out_1_ 0;
t 63652; q clock 0;
t 63654; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 63675; c s208_out_0_ 0; c s208_out_1_ 0;
t 63703; q clock 1;
t 63704; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_10_ 1;
t 63725; c s208_out_0_ 1; c s208_out_1_ 0;
t 63752; q clock 0;
t 63754; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 63775; c s208_out_0_ 0; c s208_out_1_ 0;
t 63803; q clock 1;
t 63804; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_10_ 1;
t 63825; c s208_out_0_ 0; c s208_out_1_ 0;
t 63852; q clock 0;
t 63854; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 63875; c s208_out_0_ 1; c s208_out_1_ 0;
t 63903; q clock 1;
t 63904; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0;
t 63925; c s208_out_0_ 1; c s208_out_1_ 0;
t 63952; q clock 0;
t 63954; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 63975; c s208_out_0_ 0; c s208_out_1_ 0;
t 64003; q clock 1;
t 64004; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 64025; c s208_out_0_ 0; c s208_out_1_ 0;
t 64052; q clock 0;
t 64054; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 64075; c s208_out_0_ 0; c s208_out_1_ 0;
t 64103; q clock 1;
t 64104; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_7_ 1;
t 64125; c s208_out_0_ 1; c s208_out_1_ 0;
t 64152; q clock 0;
t 64154; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 64175; c s208_out_0_ 0; c s208_out_1_ 0;
t 64203; q clock 1;
t 64204; f s208_in_1_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 64225; c s208_out_0_ 0; c s208_out_1_ 0;
t 64252; q clock 0;
t 64254; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_9_ 1;
t 64275; c s208_out_0_ 1; c s208_out_1_ 0;
t 64303; q clock 1;
t 64304; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_9_ 0;
t 64325; c s208_out_0_ 1; c s208_out_1_ 0;
t 64352; q clock 0;
t 64354; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1;
t 64375; c s208_out_0_ 0; c s208_out_1_ 0;
t 64403; q clock 1;
t 64404; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 64425; c s208_out_0_ 0; c s208_out_1_ 0;
t 64452; q clock 0;
t 64454; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 1;
t 64475; c s208_out_0_ 0; c s208_out_1_ 0;
t 64503; q clock 1;
t 64504; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0;
t 64525; c s208_out_0_ 0; c s208_out_1_ 0;
t 64552; q clock 0;
t 64554; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 64575; c s208_out_0_ 0; c s208_out_1_ 0;
t 64603; q clock 1;
t 64604; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 64625; c s208_out_0_ 0; c s208_out_1_ 0;
t 64652; q clock 0;
t 64654; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 64675; c s208_out_0_ 1; c s208_out_1_ 0;
t 64703; q clock 1;
t 64704; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 64725; c s208_out_0_ 1; c s208_out_1_ 0;
t 64752; q clock 0;
t 64754; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 64775; c s208_out_0_ 0; c s208_out_1_ 0;
t 64803; q clock 1;
t 64804; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 64825; c s208_out_0_ 1; c s208_out_1_ 0;
t 64852; q clock 0;
t 64854; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 64875; c s208_out_0_ 0; c s208_out_1_ 0;
t 64903; q clock 1;
t 64904; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 64925; c s208_out_0_ 0; c s208_out_1_ 0;
t 64952; q clock 0;
t 64954; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 1;
t 64975; c s208_out_0_ 1; c s208_out_1_ 0;
t 65003; q clock 1;
t 65004; f s208_in_0_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 0;
t 65025; c s208_out_0_ 0; c s208_out_1_ 0;
t 65052; q clock 0;
t 65054; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_9_ 1;
t 65075; c s208_out_0_ 1; c s208_out_1_ 0;
t 65103; q clock 1;
t 65104; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 65125; c s208_out_0_ 0; c s208_out_1_ 0;
t 65152; q clock 0;
t 65154; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 65175; c s208_out_0_ 0; c s208_out_1_ 0;
t 65203; q clock 1;
t 65204; f s208_in_6_ 1;
t 65225; c s208_out_0_ 0; c s208_out_1_ 0;
t 65252; q clock 0;
t 65254; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 0;
t 65275; c s208_out_0_ 0; c s208_out_1_ 0;
t 65303; q clock 1;
t 65304; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 65325; c s208_out_0_ 1; c s208_out_1_ 0;
t 65352; q clock 0;
t 65354; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 65375; c s208_out_0_ 1; c s208_out_1_ 0;
t 65403; q clock 1;
t 65404; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_10_ 0;
t 65425; c s208_out_0_ 0; c s208_out_1_ 0;
t 65452; q clock 0;
t 65454; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_10_ 1;
t 65475; c s208_out_0_ 0; c s208_out_1_ 0;
t 65503; q clock 1;
t 65504; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 65525; c s208_out_0_ 0; c s208_out_1_ 0;
t 65552; q clock 0;
t 65554; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 65575; c s208_out_0_ 0; c s208_out_1_ 0;
t 65603; q clock 1;
t 65604; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_6_ 1; f s208_in_8_ 0;
t 65625; c s208_out_0_ 1; c s208_out_1_ 0;
t 65652; q clock 0;
t 65654; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 65675; c s208_out_0_ 1; c s208_out_1_ 0;
t 65703; q clock 1;
t 65704; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_8_ 1;
t 65725; c s208_out_0_ 0; c s208_out_1_ 0;
t 65752; q clock 0;
t 65754; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 65775; c s208_out_0_ 0; c s208_out_1_ 0;
t 65803; q clock 1;
t 65804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 65825; c s208_out_0_ 0; c s208_out_1_ 0;
t 65852; q clock 0;
t 65854; f s208_in_0_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 65875; c s208_out_0_ 0; c s208_out_1_ 0;
t 65903; q clock 1;
t 65904; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 65925; c s208_out_0_ 0; c s208_out_1_ 0;
t 65952; q clock 0;
t 65954; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_9_ 1;
t 65975; c s208_out_0_ 0; c s208_out_1_ 0;
t 66003; q clock 1;
t 66004; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 66025; c s208_out_0_ 0; c s208_out_1_ 0;
t 66052; q clock 0;
t 66054; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 66075; c s208_out_0_ 0; c s208_out_1_ 0;
t 66103; q clock 1;
t 66104; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_9_ 0;
t 66125; c s208_out_0_ 0; c s208_out_1_ 0;
t 66152; q clock 0;
t 66154; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 66175; c s208_out_0_ 1; c s208_out_1_ 0;
t 66203; q clock 1;
t 66204; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 66225; c s208_out_0_ 0; c s208_out_1_ 0;
t 66252; q clock 0;
t 66254; f s208_in_0_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 66275; c s208_out_0_ 1; c s208_out_1_ 0;
t 66303; q clock 1;
t 66304; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 66325; c s208_out_0_ 0; c s208_out_1_ 0;
t 66352; q clock 0;
t 66354; f s208_in_6_ 0; f s208_in_8_ 1;
t 66375; c s208_out_0_ 0; c s208_out_1_ 0;
t 66403; q clock 1;
t 66404; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 66425; c s208_out_0_ 1; c s208_out_1_ 0;
t 66452; q clock 0;
t 66454; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 66475; c s208_out_0_ 0; c s208_out_1_ 0;
t 66503; q clock 1;
t 66504; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 1;
t 66525; c s208_out_0_ 1; c s208_out_1_ 0;
t 66552; q clock 0;
t 66554; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 66575; c s208_out_0_ 0; c s208_out_1_ 0;
t 66603; q clock 1;
t 66604; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_8_ 0;
t 66625; c s208_out_0_ 0; c s208_out_1_ 0;
t 66652; q clock 0;
t 66654; f s208_in_0_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 66675; c s208_out_0_ 0; c s208_out_1_ 0;
t 66703; q clock 1;
t 66704; f s208_in_3_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 66725; c s208_out_0_ 0; c s208_out_1_ 0;
t 66752; q clock 0;
t 66754; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0;
t 66775; c s208_out_0_ 1; c s208_out_1_ 0;
t 66803; q clock 1;
t 66804; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 66825; c s208_out_0_ 0; c s208_out_1_ 0;
t 66852; q clock 0;
t 66854; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1;
t 66875; c s208_out_0_ 0; c s208_out_1_ 0;
t 66903; q clock 1;
t 66904; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_10_ 1;
t 66925; c s208_out_0_ 0; c s208_out_1_ 0;
t 66952; q clock 0;
t 66954; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_10_ 0;
t 66975; c s208_out_0_ 0; c s208_out_1_ 0;
t 67003; q clock 1;
t 67004; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 67025; c s208_out_0_ 1; c s208_out_1_ 0;
t 67052; q clock 0;
t 67054; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_10_ 0;
t 67075; c s208_out_0_ 0; c s208_out_1_ 0;
t 67103; q clock 1;
t 67104; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 67125; c s208_out_0_ 0; c s208_out_1_ 0;
t 67152; q clock 0;
t 67154; f s208_in_0_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 67175; c s208_out_0_ 0; c s208_out_1_ 0;
t 67203; q clock 1;
t 67204; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 67225; c s208_out_0_ 0; c s208_out_1_ 0;
t 67252; q clock 0;
t 67254; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0;
t 67275; c s208_out_0_ 0; c s208_out_1_ 0;
t 67303; q clock 1;
t 67304; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_9_ 1;
t 67325; c s208_out_0_ 0; c s208_out_1_ 0;
t 67352; q clock 0;
t 67354; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 67375; c s208_out_0_ 1; c s208_out_1_ 0;
t 67403; q clock 1;
t 67404; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 67425; c s208_out_0_ 0; c s208_out_1_ 0;
t 67452; q clock 0;
t 67454; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_10_ 1;
t 67475; c s208_out_0_ 0; c s208_out_1_ 0;
t 67503; q clock 1;
t 67504; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_10_ 0;
t 67525; c s208_out_0_ 0; c s208_out_1_ 0;
t 67552; q clock 0;
t 67554; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 67575; c s208_out_0_ 1; c s208_out_1_ 0;
t 67603; q clock 1;
t 67604; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 67625; c s208_out_0_ 0; c s208_out_1_ 0;
t 67652; q clock 0;
t 67654; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_7_ 0;
t 67675; c s208_out_0_ 0; c s208_out_1_ 0;
t 67703; q clock 1;
t 67704; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 67725; c s208_out_0_ 0; c s208_out_1_ 0;
t 67752; q clock 0;
t 67754; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0;
t 67775; c s208_out_0_ 1; c s208_out_1_ 0;
t 67803; q clock 1;
t 67804; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_10_ 0;
t 67825; c s208_out_0_ 0; c s208_out_1_ 0;
t 67852; q clock 0;
t 67854; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_9_ 0;
t 67875; c s208_out_0_ 0; c s208_out_1_ 0;
t 67903; q clock 1;
t 67904; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 67925; c s208_out_0_ 1; c s208_out_1_ 0;
t 67952; q clock 0;
t 67954; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 67975; c s208_out_0_ 1; c s208_out_1_ 0;
t 68003; q clock 1;
t 68004; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 68025; c s208_out_0_ 0; c s208_out_1_ 0;
t 68052; q clock 0;
t 68054; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 68075; c s208_out_0_ 1; c s208_out_1_ 0;
t 68103; q clock 1;
t 68104; f s208_in_0_ 0; f s208_in_7_ 0;
t 68125; c s208_out_0_ 0; c s208_out_1_ 0;
t 68152; q clock 0;
t 68154; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_10_ 0;
t 68175; c s208_out_0_ 0; c s208_out_1_ 0;
t 68203; q clock 1;
t 68204; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_9_ 0;
t 68225; c s208_out_0_ 0; c s208_out_1_ 0;
t 68252; q clock 0;
t 68254; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 68275; c s208_out_0_ 0; c s208_out_1_ 0;
t 68303; q clock 1;
t 68304; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 68325; c s208_out_0_ 1; c s208_out_1_ 0;
t 68352; q clock 0;
t 68354; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 68375; c s208_out_0_ 0; c s208_out_1_ 0;
t 68403; q clock 1;
t 68404; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 0;
t 68425; c s208_out_0_ 0; c s208_out_1_ 0;
t 68452; q clock 0;
t 68454; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0;
t 68475; c s208_out_0_ 0; c s208_out_1_ 0;
t 68503; q clock 1;
t 68504; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1;
t 68525; c s208_out_0_ 0; c s208_out_1_ 0;
t 68552; q clock 0;
t 68554; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 68575; c s208_out_0_ 0; c s208_out_1_ 0;
t 68603; q clock 1;
t 68604; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 68625; c s208_out_0_ 0; c s208_out_1_ 0;
t 68652; q clock 0;
t 68654; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_10_ 1;
t 68675; c s208_out_0_ 0; c s208_out_1_ 0;
t 68703; q clock 1;
t 68704; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 68725; c s208_out_0_ 1; c s208_out_1_ 0;
t 68752; q clock 0;
t 68754; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 1;
t 68775; c s208_out_0_ 0; c s208_out_1_ 0;
t 68803; q clock 1;
t 68804; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 68825; c s208_out_0_ 1; c s208_out_1_ 0;
t 68852; q clock 0;
t 68854; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1;
t 68875; c s208_out_0_ 0; c s208_out_1_ 0;
t 68903; q clock 1;
t 68904; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 68925; c s208_out_0_ 0; c s208_out_1_ 0;
t 68952; q clock 0;
t 68954; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 68975; c s208_out_0_ 0; c s208_out_1_ 0;
t 69003; q clock 1;
t 69004; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 69025; c s208_out_0_ 0; c s208_out_1_ 0;
t 69052; q clock 0;
t 69054; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 69075; c s208_out_0_ 0; c s208_out_1_ 0;
t 69103; q clock 1;
t 69104; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_9_ 0;
t 69125; c s208_out_0_ 0; c s208_out_1_ 0;
t 69152; q clock 0;
t 69154; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_8_ 0;
t 69175; c s208_out_0_ 0; c s208_out_1_ 0;
t 69203; q clock 1;
t 69204; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 69225; c s208_out_0_ 1; c s208_out_1_ 0;
t 69252; q clock 0;
t 69254; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 69275; c s208_out_0_ 0; c s208_out_1_ 0;
t 69303; q clock 1;
t 69304; f s208_in_1_ 0; f s208_in_10_ 1;
t 69325; c s208_out_0_ 1; c s208_out_1_ 0;
t 69352; q clock 0;
t 69354; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 69375; c s208_out_0_ 0; c s208_out_1_ 0;
t 69403; q clock 1;
t 69404; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 69425; c s208_out_0_ 0; c s208_out_1_ 0;
t 69452; q clock 0;
t 69454; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 69475; c s208_out_0_ 0; c s208_out_1_ 0;
t 69503; q clock 1;
t 69504; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 69525; c s208_out_0_ 0; c s208_out_1_ 0;
t 69552; q clock 0;
t 69554; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 69575; c s208_out_0_ 0; c s208_out_1_ 0;
t 69603; q clock 1;
t 69604; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_10_ 1;
t 69625; c s208_out_0_ 1; c s208_out_1_ 0;
t 69652; q clock 0;
t 69654; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 69675; c s208_out_0_ 0; c s208_out_1_ 0;
t 69703; q clock 1;
t 69704; f s208_in_0_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 69725; c s208_out_0_ 1; c s208_out_1_ 0;
t 69752; q clock 0;
t 69754; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1;
t 69775; c s208_out_0_ 0; c s208_out_1_ 0;
t 69803; q clock 1;
t 69804; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_10_ 0;
t 69825; c s208_out_0_ 0; c s208_out_1_ 0;
t 69852; q clock 0;
t 69854; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 69875; c s208_out_0_ 0; c s208_out_1_ 0;
t 69903; q clock 1;
t 69904; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_10_ 1;
t 69925; c s208_out_0_ 1; c s208_out_1_ 0;
t 69952; q clock 0;
t 69954; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 69975; c s208_out_0_ 0; c s208_out_1_ 0;
t 70003; q clock 1;
t 70004; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_10_ 1;
t 70025; c s208_out_0_ 0; c s208_out_1_ 0;
t 70052; q clock 0;
t 70054; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 70075; c s208_out_0_ 0; c s208_out_1_ 0;
t 70103; q clock 1;
t 70104; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 0;
t 70125; c s208_out_0_ 0; c s208_out_1_ 0;
t 70152; q clock 0;
t 70154; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 70175; c s208_out_0_ 0; c s208_out_1_ 0;
t 70203; q clock 1;
t 70204; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_10_ 1;
t 70225; c s208_out_0_ 1; c s208_out_1_ 0;
t 70252; q clock 0;
t 70254; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 70275; c s208_out_0_ 0; c s208_out_1_ 0;
t 70303; q clock 1;
t 70304; f s208_in_0_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 70325; c s208_out_0_ 0; c s208_out_1_ 0;
t 70352; q clock 0;
t 70354; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0;
t 70375; c s208_out_0_ 0; c s208_out_1_ 0;
t 70403; q clock 1;
t 70404; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1;
t 70425; c s208_out_0_ 0; c s208_out_1_ 0;
t 70452; q clock 0;
t 70454; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0;
t 70475; c s208_out_0_ 0; c s208_out_1_ 0;
t 70503; q clock 1;
t 70504; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_9_ 0;
t 70525; c s208_out_0_ 0; c s208_out_1_ 0;
t 70552; q clock 0;
t 70554; f s208_in_0_ 1; f s208_in_2_ 0;
t 70575; c s208_out_0_ 0; c s208_out_1_ 0;
t 70603; q clock 1;
t 70604; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 70625; c s208_out_0_ 0; c s208_out_1_ 0;
t 70652; q clock 0;
t 70654; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 70675; c s208_out_0_ 0; c s208_out_1_ 0;
t 70703; q clock 1;
t 70704; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0;
t 70725; c s208_out_0_ 0; c s208_out_1_ 0;
t 70752; q clock 0;
t 70754; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 70775; c s208_out_0_ 0; c s208_out_1_ 0;
t 70803; q clock 1;
t 70804; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 70825; c s208_out_0_ 1; c s208_out_1_ 0;
t 70852; q clock 0;
t 70854; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_10_ 0;
t 70875; c s208_out_0_ 0; c s208_out_1_ 0;
t 70903; q clock 1;
t 70904; f s208_in_8_ 1;
t 70925; c s208_out_0_ 0; c s208_out_1_ 0;
t 70952; q clock 0;
t 70954; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1;
t 70975; c s208_out_0_ 0; c s208_out_1_ 0;
t 71003; q clock 1;
t 71004; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0;
t 71025; c s208_out_0_ 0; c s208_out_1_ 0;
t 71052; q clock 0;
t 71054; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_9_ 1;
t 71075; c s208_out_0_ 0; c s208_out_1_ 0;
t 71103; q clock 1;
t 71104; f s208_in_7_ 1;
t 71125; c s208_out_0_ 0; c s208_out_1_ 0;
t 71152; q clock 0;
t 71154; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 71175; c s208_out_0_ 1; c s208_out_1_ 0;
t 71203; q clock 1;
t 71204; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 71225; c s208_out_0_ 0; c s208_out_1_ 0;
t 71252; q clock 0;
t 71254; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 71275; c s208_out_0_ 1; c s208_out_1_ 0;
t 71303; q clock 1;
t 71304; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_10_ 0;
t 71325; c s208_out_0_ 0; c s208_out_1_ 0;
t 71352; q clock 0;
t 71354; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0;
t 71375; c s208_out_0_ 0; c s208_out_1_ 0;
t 71403; q clock 1;
t 71404; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 71425; c s208_out_0_ 0; c s208_out_1_ 0;
t 71452; q clock 0;
t 71454; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 71475; c s208_out_0_ 0; c s208_out_1_ 0;
t 71503; q clock 1;
t 71504; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_10_ 1;
t 71525; c s208_out_0_ 0; c s208_out_1_ 0;
t 71552; q clock 0;
t 71554; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 71575; c s208_out_0_ 0; c s208_out_1_ 0;
t 71603; q clock 1;
t 71604; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 1;
t 71625; c s208_out_0_ 1; c s208_out_1_ 0;
t 71652; q clock 0;
t 71654; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 71675; c s208_out_0_ 0; c s208_out_1_ 0;
t 71703; q clock 1;
t 71704; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 71725; c s208_out_0_ 0; c s208_out_1_ 0;
t 71752; q clock 0;
t 71754; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_8_ 0;
t 71775; c s208_out_0_ 0; c s208_out_1_ 0;
t 71803; q clock 1;
t 71804; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 71825; c s208_out_0_ 0; c s208_out_1_ 0;
t 71852; q clock 0;
t 71854; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 71875; c s208_out_0_ 0; c s208_out_1_ 0;
t 71903; q clock 1;
t 71904; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 71925; c s208_out_0_ 0; c s208_out_1_ 0;
t 71952; q clock 0;
t 71954; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 71975; c s208_out_0_ 0; c s208_out_1_ 0;
t 72003; q clock 1;
t 72004; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_9_ 1;
t 72025; c s208_out_0_ 1; c s208_out_1_ 0;
t 72052; q clock 0;
t 72054; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 72075; c s208_out_0_ 0; c s208_out_1_ 0;
t 72103; q clock 1;
t 72104; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 72125; c s208_out_0_ 0; c s208_out_1_ 0;
t 72152; q clock 0;
t 72154; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 72175; c s208_out_0_ 0; c s208_out_1_ 0;
t 72203; q clock 1;
t 72204; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 1;
t 72225; c s208_out_0_ 0; c s208_out_1_ 0;
t 72252; q clock 0;
t 72254; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 72275; c s208_out_0_ 1; c s208_out_1_ 0;
t 72303; q clock 1;
t 72304; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_10_ 0;
t 72325; c s208_out_0_ 0; c s208_out_1_ 0;
t 72352; q clock 0;
t 72354; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 72375; c s208_out_0_ 1; c s208_out_1_ 0;
t 72403; q clock 1;
t 72404; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 72425; c s208_out_0_ 0; c s208_out_1_ 0;
t 72452; q clock 0;
t 72454; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 72475; c s208_out_0_ 1; c s208_out_1_ 0;
t 72503; q clock 1;
t 72504; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 72525; c s208_out_0_ 0; c s208_out_1_ 0;
t 72552; q clock 0;
t 72554; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_5_ 1;
t 72575; c s208_out_0_ 1; c s208_out_1_ 0;
t 72603; q clock 1;
t 72604; f s208_in_3_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 72625; c s208_out_0_ 0; c s208_out_1_ 0;
t 72652; q clock 0;
t 72654; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_10_ 1;
t 72675; c s208_out_0_ 1; c s208_out_1_ 0;
t 72703; q clock 1;
t 72704; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 72725; c s208_out_0_ 0; c s208_out_1_ 0;
t 72752; q clock 0;
t 72754; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 72775; c s208_out_0_ 1; c s208_out_1_ 0;
t 72803; q clock 1;
t 72804; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0;
t 72825; c s208_out_0_ 1; c s208_out_1_ 0;
t 72852; q clock 0;
t 72854; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 72875; c s208_out_0_ 0; c s208_out_1_ 0;
t 72903; q clock 1;
t 72904; f s208_in_0_ 0; f s208_in_5_ 0; f s208_in_8_ 0;
t 72925; c s208_out_0_ 0; c s208_out_1_ 0;
t 72952; q clock 0;
t 72954; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_10_ 1;
t 72975; c s208_out_0_ 1; c s208_out_1_ 0;
t 73003; q clock 1;
t 73004; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 1;
t 73025; c s208_out_0_ 0; c s208_out_1_ 0;
t 73052; q clock 0;
t 73054; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1;
t 73075; c s208_out_0_ 1; c s208_out_1_ 0;
t 73103; q clock 1;
t 73104; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 0;
t 73125; c s208_out_0_ 0; c s208_out_1_ 0;
t 73152; q clock 0;
t 73154; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 73175; c s208_out_0_ 0; c s208_out_1_ 0;
t 73203; q clock 1;
t 73204; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 73225; c s208_out_0_ 1; c s208_out_1_ 0;
t 73252; q clock 0;
t 73254; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 73275; c s208_out_0_ 1; c s208_out_1_ 0;
t 73303; q clock 1;
t 73304; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 73325; c s208_out_0_ 0; c s208_out_1_ 0;
t 73352; q clock 0;
t 73354; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 73375; c s208_out_0_ 1; c s208_out_1_ 0;
t 73403; q clock 1;
t 73404; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 0;
t 73425; c s208_out_0_ 0; c s208_out_1_ 0;
t 73452; q clock 0;
t 73454; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 73475; c s208_out_0_ 0; c s208_out_1_ 0;
t 73503; q clock 1;
t 73504; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0;
t 73525; c s208_out_0_ 0; c s208_out_1_ 0;
t 73552; q clock 0;
t 73554; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 73575; c s208_out_0_ 0; c s208_out_1_ 0;
t 73603; q clock 1;
t 73604; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1;
t 73625; c s208_out_0_ 0; c s208_out_1_ 0;
t 73652; q clock 0;
t 73654; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 73675; c s208_out_0_ 0; c s208_out_1_ 0;
t 73703; q clock 1;
t 73704; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 73725; c s208_out_0_ 1; c s208_out_1_ 0;
t 73752; q clock 0;
t 73754; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0;
t 73775; c s208_out_0_ 1; c s208_out_1_ 0;
t 73803; q clock 1;
t 73804; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1;
t 73825; c s208_out_0_ 0; c s208_out_1_ 0;
t 73852; q clock 0;
t 73854; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 73875; c s208_out_0_ 0; c s208_out_1_ 0;
t 73903; q clock 1;
t 73904; f s208_in_3_ 0; f s208_in_9_ 1;
t 73925; c s208_out_0_ 0; c s208_out_1_ 0;
t 73952; q clock 0;
t 73954; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 73975; c s208_out_0_ 0; c s208_out_1_ 0;
t 74003; q clock 1;
t 74004; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 74025; c s208_out_0_ 0; c s208_out_1_ 0;
t 74052; q clock 0;
t 74054; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 74075; c s208_out_0_ 0; c s208_out_1_ 0;
t 74103; q clock 1;
t 74104; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 74125; c s208_out_0_ 0; c s208_out_1_ 0;
t 74152; q clock 0;
t 74154; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 0;
t 74175; c s208_out_0_ 0; c s208_out_1_ 0;
t 74203; q clock 1;
t 74204; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_10_ 1;
t 74225; c s208_out_0_ 1; c s208_out_1_ 0;
t 74252; q clock 0;
t 74254; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 74275; c s208_out_0_ 0; c s208_out_1_ 0;
t 74303; q clock 1;
t 74304; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 1;
t 74325; c s208_out_0_ 0; c s208_out_1_ 0;
t 74352; q clock 0;
t 74354; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 74375; c s208_out_0_ 1; c s208_out_1_ 0;
t 74403; q clock 1;
t 74404; f s208_in_5_ 1; f s208_in_8_ 1;
t 74425; c s208_out_0_ 1; c s208_out_1_ 0;
t 74452; q clock 0;
t 74454; f s208_in_0_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_10_ 0;
t 74475; c s208_out_0_ 0; c s208_out_1_ 0;
t 74503; q clock 1;
t 74504; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1;
t 74525; c s208_out_0_ 0; c s208_out_1_ 0;
t 74552; q clock 0;
t 74554; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 74575; c s208_out_0_ 1; c s208_out_1_ 0;
t 74603; q clock 1;
t 74604; f s208_in_1_ 0; f s208_in_6_ 0; f s208_in_7_ 1;
t 74625; c s208_out_0_ 1; c s208_out_1_ 0;
t 74652; q clock 0;
t 74654; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 74675; c s208_out_0_ 0; c s208_out_1_ 0;
t 74703; q clock 1;
t 74704; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 74725; c s208_out_0_ 0; c s208_out_1_ 0;
t 74752; q clock 0;
t 74754; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_9_ 1;
t 74775; c s208_out_0_ 0; c s208_out_1_ 0;
t 74803; q clock 1;
t 74804; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_9_ 0;
t 74825; c s208_out_0_ 0; c s208_out_1_ 0;
t 74852; q clock 0;
t 74854; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 1;
t 74875; c s208_out_0_ 0; c s208_out_1_ 0;
t 74903; q clock 1;
t 74904; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 74925; c s208_out_0_ 0; c s208_out_1_ 0;
t 74952; q clock 0;
t 74954; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 74975; c s208_out_0_ 0; c s208_out_1_ 0;
t 75003; q clock 1;
t 75004; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_10_ 1;
t 75025; c s208_out_0_ 0; c s208_out_1_ 0;
t 75052; q clock 0;
t 75054; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 75075; c s208_out_0_ 0; c s208_out_1_ 0;
t 75103; q clock 1;
t 75104; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0;
t 75125; c s208_out_0_ 0; c s208_out_1_ 0;
t 75152; q clock 0;
t 75154; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 75175; c s208_out_0_ 0; c s208_out_1_ 0;
t 75203; q clock 1;
t 75204; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0;
t 75225; c s208_out_0_ 0; c s208_out_1_ 0;
t 75252; q clock 0;
t 75254; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 75275; c s208_out_0_ 1; c s208_out_1_ 0;
t 75303; q clock 1;
t 75304; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0;
t 75325; c s208_out_0_ 1; c s208_out_1_ 0;
t 75352; q clock 0;
t 75354; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 75375; c s208_out_0_ 1; c s208_out_1_ 0;
t 75403; q clock 1;
t 75404; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 75425; c s208_out_0_ 0; c s208_out_1_ 0;
t 75452; q clock 0;
t 75454; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 75475; c s208_out_0_ 0; c s208_out_1_ 0;
t 75503; q clock 1;
t 75504; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 75525; c s208_out_0_ 0; c s208_out_1_ 0;
t 75552; q clock 0;
t 75554; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 75575; c s208_out_0_ 0; c s208_out_1_ 0;
t 75603; q clock 1;
t 75604; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 75625; c s208_out_0_ 1; c s208_out_1_ 0;
t 75652; q clock 0;
t 75654; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 75675; c s208_out_0_ 0; c s208_out_1_ 0;
t 75703; q clock 1;
t 75704; f s208_in_4_ 0; f s208_in_6_ 0;
t 75725; c s208_out_0_ 0; c s208_out_1_ 0;
t 75752; q clock 0;
t 75754; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 75775; c s208_out_0_ 1; c s208_out_1_ 0;
t 75803; q clock 1;
t 75804; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 75825; c s208_out_0_ 0; c s208_out_1_ 0;
t 75852; q clock 0;
t 75854; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 75875; c s208_out_0_ 0; c s208_out_1_ 0;
t 75903; q clock 1;
t 75904; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 75925; c s208_out_0_ 1; c s208_out_1_ 0;
t 75952; q clock 0;
t 75954; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 75975; c s208_out_0_ 0; c s208_out_1_ 0;
t 76003; q clock 1;
t 76004; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_7_ 0;
t 76025; c s208_out_0_ 0; c s208_out_1_ 0;
t 76052; q clock 0;
t 76054; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 76075; c s208_out_0_ 0; c s208_out_1_ 0;
t 76103; q clock 1;
t 76104; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 76125; c s208_out_0_ 0; c s208_out_1_ 0;
t 76152; q clock 0;
t 76154; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 76175; c s208_out_0_ 0; c s208_out_1_ 0;
t 76203; q clock 1;
t 76204; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0;
t 76225; c s208_out_0_ 0; c s208_out_1_ 0;
t 76252; q clock 0;
t 76254; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 76275; c s208_out_0_ 0; c s208_out_1_ 0;
t 76303; q clock 1;
t 76304; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 76325; c s208_out_0_ 1; c s208_out_1_ 0;
t 76352; q clock 0;
t 76354; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_9_ 1;
t 76375; c s208_out_0_ 0; c s208_out_1_ 0;
t 76403; q clock 1;
t 76404; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_9_ 0;
t 76425; c s208_out_0_ 1; c s208_out_1_ 0;
t 76452; q clock 0;
t 76454; f s208_in_0_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 76475; c s208_out_0_ 0; c s208_out_1_ 0;
t 76503; q clock 1;
t 76504; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 76525; c s208_out_0_ 0; c s208_out_1_ 0;
t 76552; q clock 0;
t 76554; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_10_ 1;
t 76575; c s208_out_0_ 1; c s208_out_1_ 0;
t 76603; q clock 1;
t 76604; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 76625; c s208_out_0_ 0; c s208_out_1_ 0;
t 76652; q clock 0;
t 76654; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_8_ 1;
t 76675; c s208_out_0_ 0; c s208_out_1_ 0;
t 76703; q clock 1;
t 76704; f s208_in_3_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 76725; c s208_out_0_ 0; c s208_out_1_ 0;
t 76752; q clock 0;
t 76754; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0;
t 76775; c s208_out_0_ 0; c s208_out_1_ 0;
t 76803; q clock 1;
t 76804; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0;
t 76825; c s208_out_0_ 1; c s208_out_1_ 0;
t 76852; q clock 0;
t 76854; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 0;
t 76875; c s208_out_0_ 0; c s208_out_1_ 0;
t 76903; q clock 1;
t 76904; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 76925; c s208_out_0_ 0; c s208_out_1_ 0;
t 76952; q clock 0;
t 76954; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 76975; c s208_out_0_ 1; c s208_out_1_ 0;
t 77003; q clock 1;
t 77004; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_7_ 0;
t 77025; c s208_out_0_ 1; c s208_out_1_ 0;
t 77052; q clock 0;
t 77054; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 77075; c s208_out_0_ 1; c s208_out_1_ 0;
t 77103; q clock 1;
t 77104; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_10_ 0;
t 77125; c s208_out_0_ 0; c s208_out_1_ 0;
t 77152; q clock 0;
t 77154; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 77175; c s208_out_0_ 0; c s208_out_1_ 0;
t 77203; q clock 1;
t 77204; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 77225; c s208_out_0_ 0; c s208_out_1_ 0;
t 77252; q clock 0;
t 77254; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 77275; c s208_out_0_ 1; c s208_out_1_ 0;
t 77303; q clock 1;
t 77304; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 77325; c s208_out_0_ 0; c s208_out_1_ 0;
t 77352; q clock 0;
t 77354; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 77375; c s208_out_0_ 1; c s208_out_1_ 0;
t 77403; q clock 1;
t 77404; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 77425; c s208_out_0_ 0; c s208_out_1_ 0;
t 77452; q clock 0;
t 77454; f s208_in_6_ 1; f s208_in_9_ 1;
t 77475; c s208_out_0_ 0; c s208_out_1_ 0;
t 77503; q clock 1;
t 77504; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 77525; c s208_out_0_ 0; c s208_out_1_ 0;
t 77552; q clock 0;
t 77554; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_8_ 0;
t 77575; c s208_out_0_ 0; c s208_out_1_ 0;
t 77603; q clock 1;
t 77625; c s208_out_0_ 0; c s208_out_1_ 0;
t 77652; q clock 0;
t 77654; f s208_in_5_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 77675; c s208_out_0_ 0; c s208_out_1_ 0;
t 77703; q clock 1;
t 77704; f s208_in_1_ 1; f s208_in_5_ 1; f s208_in_9_ 1;
t 77725; c s208_out_0_ 0; c s208_out_1_ 0;
t 77752; q clock 0;
t 77754; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 77775; c s208_out_0_ 1; c s208_out_1_ 0;
t 77803; q clock 1;
t 77804; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 77825; c s208_out_0_ 1; c s208_out_1_ 0;
t 77852; q clock 0;
t 77854; f s208_in_0_ 0; f s208_in_6_ 1; f s208_in_8_ 0;
t 77875; c s208_out_0_ 0; c s208_out_1_ 0;
t 77903; q clock 1;
t 77904; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 77925; c s208_out_0_ 0; c s208_out_1_ 0;
t 77952; q clock 0;
t 77954; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 77975; c s208_out_0_ 1; c s208_out_1_ 0;
t 78003; q clock 1;
t 78004; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 78025; c s208_out_0_ 0; c s208_out_1_ 0;
t 78052; q clock 0;
t 78054; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 78075; c s208_out_0_ 0; c s208_out_1_ 0;
t 78103; q clock 1;
t 78104; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_6_ 1;
t 78125; c s208_out_0_ 1; c s208_out_1_ 0;
t 78152; q clock 0;
t 78154; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1;
t 78175; c s208_out_0_ 0; c s208_out_1_ 0;
t 78203; q clock 1;
t 78204; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 78225; c s208_out_0_ 0; c s208_out_1_ 0;
t 78252; q clock 0;
t 78254; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 78275; c s208_out_0_ 1; c s208_out_1_ 0;
t 78303; q clock 1;
t 78304; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 78325; c s208_out_0_ 0; c s208_out_1_ 0;
t 78352; q clock 0;
t 78354; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 78375; c s208_out_0_ 1; c s208_out_1_ 0;
t 78403; q clock 1;
t 78404; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_10_ 0;
t 78425; c s208_out_0_ 0; c s208_out_1_ 0;
t 78452; q clock 0;
t 78454; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 78475; c s208_out_0_ 0; c s208_out_1_ 0;
t 78503; q clock 1;
t 78504; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 78525; c s208_out_0_ 0; c s208_out_1_ 0;
t 78552; q clock 0;
t 78554; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_10_ 1;
t 78575; c s208_out_0_ 1; c s208_out_1_ 0;
t 78603; q clock 1;
t 78604; f s208_in_0_ 0; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 78625; c s208_out_0_ 0; c s208_out_1_ 0;
t 78652; q clock 0;
t 78654; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 78675; c s208_out_0_ 0; c s208_out_1_ 0;
t 78703; q clock 1;
t 78704; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 78725; c s208_out_0_ 0; c s208_out_1_ 0;
t 78752; q clock 0;
t 78754; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 78775; c s208_out_0_ 0; c s208_out_1_ 0;
t 78803; q clock 1;
t 78804; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1;
t 78825; c s208_out_0_ 0; c s208_out_1_ 0;
t 78852; q clock 0;
t 78854; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0;
t 78875; c s208_out_0_ 0; c s208_out_1_ 0;
t 78903; q clock 1;
t 78904; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1;
t 78925; c s208_out_0_ 0; c s208_out_1_ 0;
t 78952; q clock 0;
t 78954; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 1;
t 78975; c s208_out_0_ 0; c s208_out_1_ 0;
t 79003; q clock 1;
t 79004; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0;
t 79025; c s208_out_0_ 0; c s208_out_1_ 0;
t 79052; q clock 0;
t 79054; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_10_ 0;
t 79075; c s208_out_0_ 0; c s208_out_1_ 0;
t 79103; q clock 1;
t 79104; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 79125; c s208_out_0_ 0; c s208_out_1_ 0;
t 79152; q clock 0;
t 79154; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1;
t 79175; c s208_out_0_ 1; c s208_out_1_ 0;
t 79203; q clock 1;
t 79204; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 79225; c s208_out_0_ 0; c s208_out_1_ 0;
t 79252; q clock 0;
t 79254; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 79275; c s208_out_0_ 1; c s208_out_1_ 0;
t 79303; q clock 1;
t 79304; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1;
t 79325; c s208_out_0_ 1; c s208_out_1_ 0;
t 79352; q clock 0;
t 79354; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 79375; c s208_out_0_ 0; c s208_out_1_ 0;
t 79403; q clock 1;
t 79404; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 79425; c s208_out_0_ 1; c s208_out_1_ 0;
t 79452; q clock 0;
t 79454; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_5_ 1;
t 79475; c s208_out_0_ 0; c s208_out_1_ 0;
t 79503; q clock 1;
t 79504; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 0;
t 79525; c s208_out_0_ 0; c s208_out_1_ 0;
t 79552; q clock 0;
t 79554; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 79575; c s208_out_0_ 1; c s208_out_1_ 0;
t 79603; q clock 1;
t 79604; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 79625; c s208_out_0_ 0; c s208_out_1_ 0;
t 79652; q clock 0;
t 79654; f s208_in_1_ 0; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 79675; c s208_out_0_ 0; c s208_out_1_ 0;
t 79703; q clock 1;
t 79704; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_10_ 1;
t 79725; c s208_out_0_ 0; c s208_out_1_ 0;
t 79752; q clock 0;
t 79754; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_9_ 0;
t 79775; c s208_out_0_ 0; c s208_out_1_ 0;
t 79803; q clock 1;
t 79804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 1;
t 79825; c s208_out_0_ 1; c s208_out_1_ 0;
t 79852; q clock 0;
t 79854; f s208_in_2_ 1; f s208_in_6_ 1;
t 79875; c s208_out_0_ 1; c s208_out_1_ 0;
t 79903; q clock 1;
t 79904; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_10_ 0;
t 79925; c s208_out_0_ 0; c s208_out_1_ 0;
t 79952; q clock 0;
t 79954; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 1;
t 79975; c s208_out_0_ 0; c s208_out_1_ 0;
t 80003; q clock 1;
t 80004; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 80025; c s208_out_0_ 0; c s208_out_1_ 0;
t 80052; q clock 0;
t 80054; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0;
t 80075; c s208_out_0_ 1; c s208_out_1_ 0;
t 80103; q clock 1;
t 80104; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 80125; c s208_out_0_ 0; c s208_out_1_ 0;
t 80152; q clock 0;
t 80154; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 80175; c s208_out_0_ 1; c s208_out_1_ 0;
t 80203; q clock 1;
t 80204; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_5_ 1;
t 80225; c s208_out_0_ 0; c s208_out_1_ 0;
t 80252; q clock 0;
t 80254; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 1;
t 80275; c s208_out_0_ 1; c s208_out_1_ 0;
t 80303; q clock 1;
t 80304; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 80325; c s208_out_0_ 0; c s208_out_1_ 0;
t 80352; q clock 0;
t 80354; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0;
t 80375; c s208_out_0_ 0; c s208_out_1_ 0;
t 80403; q clock 1;
t 80404; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_10_ 0;
t 80425; c s208_out_0_ 0; c s208_out_1_ 0;
t 80452; q clock 0;
t 80454; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 80475; c s208_out_0_ 0; c s208_out_1_ 0;
t 80503; q clock 1;
t 80504; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_9_ 0;
t 80525; c s208_out_0_ 1; c s208_out_1_ 0;
t 80552; q clock 0;
t 80554; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 80575; c s208_out_0_ 0; c s208_out_1_ 0;
t 80603; q clock 1;
t 80604; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 80625; c s208_out_0_ 1; c s208_out_1_ 0;
t 80652; q clock 0;
t 80654; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 80675; c s208_out_0_ 0; c s208_out_1_ 0;
t 80703; q clock 1;
t 80704; f s208_in_2_ 0; f s208_in_5_ 1; f s208_in_8_ 1;
t 80725; c s208_out_0_ 0; c s208_out_1_ 0;
t 80752; q clock 0;
t 80754; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 80775; c s208_out_0_ 0; c s208_out_1_ 0;
t 80803; q clock 1;
t 80804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 80825; c s208_out_0_ 0; c s208_out_1_ 0;
t 80852; q clock 0;
t 80854; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_9_ 0; f s208_in_10_ 1;
t 80875; c s208_out_0_ 0; c s208_out_1_ 0;
t 80903; q clock 1;
t 80904; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_7_ 0;
t 80925; c s208_out_0_ 0; c s208_out_1_ 0;
t 80952; q clock 0;
t 80954; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_6_ 0; f s208_in_8_ 1;
t 80975; c s208_out_0_ 1; c s208_out_1_ 0;
t 81003; q clock 1;
t 81004; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 81025; c s208_out_0_ 0; c s208_out_1_ 0;
t 81052; q clock 0;
t 81054; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 81075; c s208_out_0_ 0; c s208_out_1_ 0;
t 81103; q clock 1;
t 81104; f s208_in_0_ 1; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 81125; c s208_out_0_ 1; c s208_out_1_ 0;
t 81152; q clock 0;
t 81154; f s208_in_0_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 81175; c s208_out_0_ 0; c s208_out_1_ 0;
t 81203; q clock 1;
t 81204; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_7_ 1;
t 81225; c s208_out_0_ 0; c s208_out_1_ 0;
t 81252; q clock 0;
t 81254; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 81275; c s208_out_0_ 0; c s208_out_1_ 0;
t 81303; q clock 1;
t 81304; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_9_ 0;
t 81325; c s208_out_0_ 1; c s208_out_1_ 0;
t 81352; q clock 0;
t 81354; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_7_ 0;
t 81375; c s208_out_0_ 0; c s208_out_1_ 0;
t 81403; q clock 1;
t 81404; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0;
t 81425; c s208_out_0_ 0; c s208_out_1_ 0;
t 81452; q clock 0;
t 81454; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_8_ 0;
t 81475; c s208_out_0_ 1; c s208_out_1_ 0;
t 81503; q clock 1;
t 81504; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 81525; c s208_out_0_ 0; c s208_out_1_ 0;
t 81552; q clock 0;
t 81554; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 81575; c s208_out_0_ 0; c s208_out_1_ 0;
t 81603; q clock 1;
t 81604; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_8_ 0;
t 81625; c s208_out_0_ 0; c s208_out_1_ 0;
t 81652; q clock 0;
t 81654; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_7_ 1;
t 81675; c s208_out_0_ 0; c s208_out_1_ 0;
t 81703; q clock 1;
t 81704; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 81725; c s208_out_0_ 0; c s208_out_1_ 0;
t 81752; q clock 0;
t 81754; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 81775; c s208_out_0_ 0; c s208_out_1_ 0;
t 81803; q clock 1;
t 81804; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 81825; c s208_out_0_ 1; c s208_out_1_ 0;
t 81852; q clock 0;
t 81854; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_8_ 1;
t 81875; c s208_out_0_ 0; c s208_out_1_ 0;
t 81903; q clock 1;
t 81904; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 0;
t 81925; c s208_out_0_ 0; c s208_out_1_ 0;
t 81952; q clock 0;
t 81954; f s208_in_2_ 0; f s208_in_6_ 1; f s208_in_7_ 0;
t 81975; c s208_out_0_ 0; c s208_out_1_ 0;
t 82003; q clock 1;
t 82004; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 0;
t 82025; c s208_out_0_ 0; c s208_out_1_ 0;
t 82052; q clock 0;
t 82054; f s208_in_0_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_9_ 0;
t 82075; c s208_out_0_ 1; c s208_out_1_ 0;
t 82103; q clock 1;
t 82104; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 1;
t 82125; c s208_out_0_ 0; c s208_out_1_ 0;
t 82152; q clock 0;
t 82154; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 82175; c s208_out_0_ 0; c s208_out_1_ 0;
t 82203; q clock 1;
t 82204; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_10_ 1;
t 82225; c s208_out_0_ 0; c s208_out_1_ 0;
t 82252; q clock 0;
t 82254; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_9_ 1;
t 82275; c s208_out_0_ 1; c s208_out_1_ 0;
t 82303; q clock 1;
t 82304; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 82325; c s208_out_0_ 0; c s208_out_1_ 0;
t 82352; q clock 0;
t 82354; f s208_in_4_ 0; f s208_in_5_ 1;
t 82375; c s208_out_0_ 0; c s208_out_1_ 0;
t 82403; q clock 1;
t 82404; f s208_in_1_ 1; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 82425; c s208_out_0_ 1; c s208_out_1_ 0;
t 82452; q clock 0;
t 82454; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_7_ 0; f s208_in_10_ 0;
t 82475; c s208_out_0_ 0; c s208_out_1_ 0;
t 82503; q clock 1;
t 82504; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 0;
t 82525; c s208_out_0_ 0; c s208_out_1_ 0;
t 82552; q clock 0;
t 82554; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_6_ 0;
t 82575; c s208_out_0_ 0; c s208_out_1_ 0;
t 82603; q clock 1;
t 82604; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1;
t 82625; c s208_out_0_ 0; c s208_out_1_ 0;
t 82652; q clock 0;
t 82654; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_9_ 1;
t 82675; c s208_out_0_ 0; c s208_out_1_ 0;
t 82703; q clock 1;
t 82704; f s208_in_2_ 1;
t 82725; c s208_out_0_ 0; c s208_out_1_ 0;
t 82752; q clock 0;
t 82754; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 82775; c s208_out_0_ 0; c s208_out_1_ 0;
t 82803; q clock 1;
t 82804; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_8_ 0;
t 82825; c s208_out_0_ 1; c s208_out_1_ 0;
t 82852; q clock 0;
t 82854; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_9_ 1;
t 82875; c s208_out_0_ 1; c s208_out_1_ 0;
t 82903; q clock 1;
t 82904; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_9_ 0;
t 82925; c s208_out_0_ 0; c s208_out_1_ 0;
t 82952; q clock 0;
t 82954; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 82975; c s208_out_0_ 0; c s208_out_1_ 0;
t 83003; q clock 1;
t 83004; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 83025; c s208_out_0_ 0; c s208_out_1_ 0;
t 83052; q clock 0;
t 83054; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 0; f s208_in_9_ 1;
t 83075; c s208_out_0_ 0; c s208_out_1_ 0;
t 83103; q clock 1;
t 83104; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 83125; c s208_out_0_ 1; c s208_out_1_ 0;
t 83152; q clock 0;
t 83154; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 83175; c s208_out_0_ 0; c s208_out_1_ 0;
t 83203; q clock 1;
t 83204; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_10_ 1;
t 83225; c s208_out_0_ 1; c s208_out_1_ 0;
t 83252; q clock 0;
t 83254; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 83275; c s208_out_0_ 1; c s208_out_1_ 0;
t 83303; q clock 1;
t 83304; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_9_ 1;
t 83325; c s208_out_0_ 1; c s208_out_1_ 0;
t 83352; q clock 0;
t 83354; f s208_in_2_ 1; f s208_in_7_ 0; f s208_in_10_ 0;
t 83375; c s208_out_0_ 0; c s208_out_1_ 0;
t 83403; q clock 1;
t 83404; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_7_ 1; f s208_in_9_ 0;
t 83425; c s208_out_0_ 0; c s208_out_1_ 0;
t 83452; q clock 0;
t 83454; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 83475; c s208_out_0_ 0; c s208_out_1_ 0;
t 83503; q clock 1;
t 83504; f s208_in_4_ 0; f s208_in_7_ 0;
t 83525; c s208_out_0_ 0; c s208_out_1_ 0;
t 83552; q clock 0;
t 83554; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 1;
t 83575; c s208_out_0_ 0; c s208_out_1_ 0;
t 83603; q clock 1;
t 83604; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 83625; c s208_out_0_ 0; c s208_out_1_ 0;
t 83652; q clock 0;
t 83654; f s208_in_0_ 1; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 83675; c s208_out_0_ 1; c s208_out_1_ 0;
t 83703; q clock 1;
t 83704; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 83725; c s208_out_0_ 1; c s208_out_1_ 0;
t 83752; q clock 0;
t 83754; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 83775; c s208_out_0_ 0; c s208_out_1_ 0;
t 83803; q clock 1;
t 83804; f s208_in_0_ 1; f s208_in_10_ 1;
t 83825; c s208_out_0_ 1; c s208_out_1_ 0;
t 83852; q clock 0;
t 83854; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_7_ 0;
t 83875; c s208_out_0_ 1; c s208_out_1_ 0;
t 83903; q clock 1;
t 83904; f s208_in_1_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_8_ 0;
t 83925; c s208_out_0_ 1; c s208_out_1_ 0;
t 83952; q clock 0;
t 83954; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_10_ 0;
t 83975; c s208_out_0_ 0; c s208_out_1_ 0;
t 84003; q clock 1;
t 84004; f s208_in_0_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_9_ 0;
t 84025; c s208_out_0_ 0; c s208_out_1_ 0;
t 84052; q clock 0;
t 84054; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 84075; c s208_out_0_ 0; c s208_out_1_ 0;
t 84103; q clock 1;
t 84104; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_6_ 1; f s208_in_9_ 1;
t 84125; c s208_out_0_ 0; c s208_out_1_ 0;
t 84152; q clock 0;
t 84154; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 1;
t 84175; c s208_out_0_ 1; c s208_out_1_ 0;
t 84203; q clock 1;
t 84204; f s208_in_0_ 0; f s208_in_2_ 1; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 0;
t 84225; c s208_out_0_ 0; c s208_out_1_ 0;
t 84252; q clock 0;
t 84254; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 84275; c s208_out_0_ 0; c s208_out_1_ 0;
t 84303; q clock 1;
t 84304; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 84325; c s208_out_0_ 0; c s208_out_1_ 0;
t 84352; q clock 0;
t 84354; f s208_in_4_ 1; f s208_in_5_ 1; f s208_in_7_ 1; f s208_in_8_ 0; f s208_in_9_ 1; f s208_in_10_ 1;
t 84375; c s208_out_0_ 0; c s208_out_1_ 0;
t 84403; q clock 1;
t 84404; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_8_ 1;
t 84425; c s208_out_0_ 1; c s208_out_1_ 0;
t 84452; q clock 0;
t 84454; f s208_in_1_ 1; f s208_in_4_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 84475; c s208_out_0_ 0; c s208_out_1_ 0;
t 84503; q clock 1;
t 84504; f s208_in_4_ 1; f s208_in_8_ 0; f s208_in_10_ 1;
t 84525; c s208_out_0_ 1; c s208_out_1_ 0;
t 84552; q clock 0;
t 84554; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_4_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 84575; c s208_out_0_ 1; c s208_out_1_ 0;
t 84603; q clock 1;
t 84604; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 1; f s208_in_6_ 0; f s208_in_8_ 0;
t 84625; c s208_out_0_ 1; c s208_out_1_ 0;
t 84652; q clock 0;
t 84654; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_5_ 1; f s208_in_7_ 0; f s208_in_8_ 1;
t 84675; c s208_out_0_ 1; c s208_out_1_ 0;
t 84703; q clock 1;
t 84704; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_8_ 0; f s208_in_10_ 0;
t 84725; c s208_out_0_ 0; c s208_out_1_ 0;
t 84752; q clock 0;
t 84754; f s208_in_1_ 1; f s208_in_3_ 1; f s208_in_5_ 1; f s208_in_6_ 0; f s208_in_8_ 1; f s208_in_10_ 1;
t 84775; c s208_out_0_ 1; c s208_out_1_ 0;
t 84803; q clock 1;
t 84804; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_5_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 84825; c s208_out_0_ 0; c s208_out_1_ 0;
t 84852; q clock 0;
t 84854; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_6_ 0; f s208_in_7_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 84875; c s208_out_0_ 1; c s208_out_1_ 0;
t 84903; q clock 1;
t 84904; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 84925; c s208_out_0_ 0; c s208_out_1_ 0;
t 84952; q clock 0;
t 84954; f s208_in_0_ 1; f s208_in_4_ 0; f s208_in_6_ 0; f s208_in_9_ 0;
t 84975; c s208_out_0_ 1; c s208_out_1_ 0;
t 85003; q clock 1;
t 85004; f s208_in_0_ 0; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_7_ 0; f s208_in_9_ 1;
t 85025; c s208_out_0_ 0; c s208_out_1_ 0;
t 85052; q clock 0;
t 85054; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_8_ 0; f s208_in_9_ 0;
t 85075; c s208_out_0_ 1; c s208_out_1_ 0;
t 85103; q clock 1;
t 85104; f s208_in_0_ 0; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 0;
t 85125; c s208_out_0_ 0; c s208_out_1_ 0;
t 85152; q clock 0;
t 85154; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0;
t 85175; c s208_out_0_ 0; c s208_out_1_ 0;
t 85203; q clock 1;
t 85204; f s208_in_1_ 0; f s208_in_3_ 1; f s208_in_4_ 1; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_10_ 1;
t 85225; c s208_out_0_ 0; c s208_out_1_ 0;
t 85252; q clock 0;
t 85254; f s208_in_0_ 1; f s208_in_2_ 0; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 85275; c s208_out_0_ 0; c s208_out_1_ 0;
t 85303; q clock 1;
t 85304; f s208_in_0_ 0; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_5_ 0; f s208_in_6_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1;
t 85325; c s208_out_0_ 0; c s208_out_1_ 0;
t 85352; q clock 0;
t 85354; f s208_in_3_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_10_ 1;
t 85375; c s208_out_0_ 0; c s208_out_1_ 0;
t 85403; q clock 1;
t 85404; f s208_in_1_ 0; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 0;
t 85425; c s208_out_0_ 0; c s208_out_1_ 0;
t 85452; q clock 0;
t 85454; f s208_in_0_ 1; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
t 85475; c s208_out_0_ 1; c s208_out_1_ 0;
t 85503; q clock 1;
t 85504; f s208_in_0_ 0; f s208_in_3_ 0; f s208_in_4_ 1; f s208_in_6_ 1; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_10_ 0;
t 85525; c s208_out_0_ 0; c s208_out_1_ 0;
t 85552; q clock 0;
t 85554; f s208_in_2_ 0; f s208_in_6_ 0; f s208_in_10_ 1;
t 85575; c s208_out_0_ 0; c s208_out_1_ 0;
t 85603; q clock 1;
t 85604; f s208_in_8_ 1; f s208_in_9_ 0; f s208_in_10_ 0;
t 85625; c s208_out_0_ 0; c s208_out_1_ 0;
t 85652; q clock 0;
t 85654; f s208_in_0_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 1; f s208_in_6_ 1; f s208_in_7_ 1; f s208_in_9_ 1;
t 85675; c s208_out_0_ 0; c s208_out_1_ 0;
t 85703; q clock 1;
t 85704; f s208_in_0_ 0; f s208_in_4_ 1; f s208_in_7_ 0; f s208_in_8_ 0;
t 85725; c s208_out_0_ 0; c s208_out_1_ 0;
t 85752; q clock 0;
t 85754; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 1; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 1; f s208_in_8_ 1;
t 85775; c s208_out_0_ 0; c s208_out_1_ 0;
t 85803; q clock 1;
t 85804; f s208_in_0_ 0; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_5_ 1;
t 85825; c s208_out_0_ 0; c s208_out_1_ 0;
t 85852; q clock 0;
t 85854; f s208_in_1_ 0; f s208_in_2_ 1; f s208_in_3_ 1; f s208_in_4_ 0; f s208_in_5_ 0; f s208_in_7_ 0; f s208_in_8_ 0; f s208_in_9_ 0; f s208_in_10_ 1;
t 85875; c s208_out_0_ 0; c s208_out_1_ 0;
t 85903; q clock 1;
t 85904; f s208_in_0_ 1; f s208_in_1_ 1; f s208_in_2_ 0; f s208_in_4_ 1; f s208_in_7_ 1; f s208_in_10_ 0;
t 85925; c s208_out_0_ 0; c s208_out_1_ 0;
t 85952; q clock 0;
t 85954; f s208_in_1_ 0; f s208_in_3_ 0; f s208_in_4_ 0; f s208_in_8_ 1; f s208_in_9_ 1; f s208_in_10_ 1;
e;
