sv xil_defaultlib --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/ec67/hdl" --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/d5d3/hdl/verilog" \
"/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
"/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \

verilog axi_infrastructure_v1_1_0 --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/ec67/hdl" --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/d5d3/hdl/verilog" \
"../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv smartconnect_v1_0 --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/ec67/hdl" --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/d5d3/hdl/verilog" \
"../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/d5d3/hdl/sc_util_v1_0_vl_rfs.sv" \

sv axi_protocol_checker_v2_0_0 --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/ec67/hdl" --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/d5d3/hdl/verilog" \
"../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/d5c1/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" \

sv xil_defaultlib --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/ec67/hdl" --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/d5d3/hdl/verilog" \
"../../../bd/ex_sim/ip/ex_sim_axi_vip_mst_0/sim/ex_sim_axi_vip_mst_0_pkg.sv" \

sv axi_vip_v1_1_0 --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/ec67/hdl" --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/d5d3/hdl/verilog" \
"../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/8b42/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv xil_defaultlib --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/ec67/hdl" --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/d5d3/hdl/verilog" \
"../../../bd/ex_sim/ip/ex_sim_axi_vip_mst_0/sim/ex_sim_axi_vip_mst_0.sv" \
"../../../bd/ex_sim/ip/ex_sim_axi_vip_passthrough_0/sim/ex_sim_axi_vip_passthrough_0_pkg.sv" \
"../../../bd/ex_sim/ip/ex_sim_axi_vip_passthrough_0/sim/ex_sim_axi_vip_passthrough_0.sv" \
"../../../bd/ex_sim/ip/ex_sim_axi_vip_slv_0/sim/ex_sim_axi_vip_slv_0_pkg.sv" \
"../../../bd/ex_sim/ip/ex_sim_axi_vip_slv_0/sim/ex_sim_axi_vip_slv_0.sv" \

verilog xil_defaultlib --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/ec67/hdl" --include "../../../../axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/d5d3/hdl/verilog" \
"../../../bd/ex_sim/sim/ex_sim.v" \

verilog xil_defaultlib "glbl.v"

nosort
