{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539715193866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539715193867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 15:39:53 2018 " "Processing started: Tue Oct 16 15:39:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539715193867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539715193867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539715193867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539715194098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539715194098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arch_ula " "Found design unit 1: ULA-arch_ula" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539715211738 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539715211738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539715211738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma-arch_soma " "Found design unit 1: soma-arch_soma" {  } { { "soma.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/soma.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539715211740 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "soma.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/soma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539715211740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539715211740 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1539715211741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-rtl " "Found design unit 1: mux-rtl" {  } { { "mux.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/mux.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539715211741 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539715211741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539715211741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539715211852 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CIn_Aux ULA.vhd(32) " "VHDL Signal Declaration warning at ULA.vhd(32): used explicit default value for signal \"CIn_Aux\" because signal was never assigned a value" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1539715211855 "|ULA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero ULA.vhd(32) " "VHDL Signal Declaration warning at ULA.vhd(32): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1539715211855 "|ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma soma:SOMA " "Elaborating entity \"soma\" for hierarchy \"soma:SOMA\"" {  } { { "ULA.vhd" "SOMA" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539715211902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUX " "Elaborating entity \"mux\" for hierarchy \"mux:MUX\"" {  } { { "ULA.vhd" "MUX" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539715211911 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux.vhd(26) " "VHDL Process Statement warning at mux.vhd(26): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/mux.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539715211912 "|ULA|mux:MUX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux.vhd(27) " "VHDL Process Statement warning at mux.vhd(27): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/mux.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539715211912 "|ULA|mux:MUX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C mux.vhd(28) " "VHDL Process Statement warning at mux.vhd(28): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/mux.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539715211912 "|ULA|mux:MUX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D mux.vhd(29) " "VHDL Process Statement warning at mux.vhd(29): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/mux.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539715211912 "|ULA|mux:MUX"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1539715213138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539715214121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539715214121 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[0\] " "No output dependent on input pin \"CIn\[0\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[1\] " "No output dependent on input pin \"CIn\[1\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[2\] " "No output dependent on input pin \"CIn\[2\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[3\] " "No output dependent on input pin \"CIn\[3\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[4\] " "No output dependent on input pin \"CIn\[4\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[5\] " "No output dependent on input pin \"CIn\[5\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[6\] " "No output dependent on input pin \"CIn\[6\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[7\] " "No output dependent on input pin \"CIn\[7\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[8\] " "No output dependent on input pin \"CIn\[8\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[9\] " "No output dependent on input pin \"CIn\[9\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[10\] " "No output dependent on input pin \"CIn\[10\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[11\] " "No output dependent on input pin \"CIn\[11\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[12\] " "No output dependent on input pin \"CIn\[12\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[13\] " "No output dependent on input pin \"CIn\[13\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[14\] " "No output dependent on input pin \"CIn\[14\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[15\] " "No output dependent on input pin \"CIn\[15\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[16\] " "No output dependent on input pin \"CIn\[16\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[17\] " "No output dependent on input pin \"CIn\[17\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[18\] " "No output dependent on input pin \"CIn\[18\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[19\] " "No output dependent on input pin \"CIn\[19\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[20\] " "No output dependent on input pin \"CIn\[20\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[21\] " "No output dependent on input pin \"CIn\[21\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[22\] " "No output dependent on input pin \"CIn\[22\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[23\] " "No output dependent on input pin \"CIn\[23\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[24\] " "No output dependent on input pin \"CIn\[24\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[25\] " "No output dependent on input pin \"CIn\[25\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[26\] " "No output dependent on input pin \"CIn\[26\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[27\] " "No output dependent on input pin \"CIn\[27\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[28\] " "No output dependent on input pin \"CIn\[28\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[29\] " "No output dependent on input pin \"CIn\[29\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[30\] " "No output dependent on input pin \"CIn\[30\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIn\[31\] " "No output dependent on input pin \"CIn\[31\]\"" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/MIPS/ULA.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539715214704 "|ULA|CIn[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1539715214704 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539715214705 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539715214705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539715214705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539715214705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539715214719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 15:40:14 2018 " "Processing ended: Tue Oct 16 15:40:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539715214719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539715214719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539715214719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539715214719 ""}
