<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>VGA_TOP</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>VGA_TOP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f8c6db54</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>VGA_TOP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f8c6db54</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_25mHz</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_hs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_vs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_r</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_g</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">18</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>all_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/vga_sdk_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_sdk_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a45b59e8</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/vga_sdk_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga_sdk_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/VGA_TOP_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>VGA_TOP_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">VGA_TOP_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>VGA_TOP_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-06-10T05:28:03Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e1925b_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63063b9f_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78eefd21_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d69cc1_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff09ece_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4663840e_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c163d8_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb7b40b_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470fa2b3_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c7783f_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4c699_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4273fc03_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e619c1d_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a66d866_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448f36d2_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d779778_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c85c292_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f9d245_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71928f9c_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a42f5_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a63420_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff899be_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e4f32c_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14393003_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52494fc3_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0c99df_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6730d1a1_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4294c404_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7433a4_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b6a7de5_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b326e58_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56757d77_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580e9e49_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c7321d_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a317098_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdd5161_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df24ac_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793b520b_ARCHIVE_LOCATION">d:/GELEE/Zedboard/project_for_zhuanti_modified/vivado_file/VGA_IP</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8057bd25"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f05986da"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9c9774ba"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="be5fc551"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
