$date
	Wed May 07 06:38:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux8_tb $end
$var wire 1 ! y $end
$var reg 8 " a [7:0] $end
$var reg 3 # s [2:0] $end
$scope module dut $end
$var wire 8 $ a [7:0] $end
$var wire 3 % s [2:0] $end
$var reg 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
b0 %
b0 $
b0 #
b0 "
0!
$end
#10
1&
1!
b10 "
b10 $
b1 #
b1 %
#20
0&
0!
b0 "
b0 $
#30
1&
1!
b10001000 "
b10001000 $
b111 #
b111 %
#40
0&
0!
b100 "
b100 $
#50
1&
1!
b11000 "
b11000 $
b100 #
b100 %
#60
b1001111 "
b1001111 $
b110 #
b110 %
