// Seed: 2050295043
module module_0;
  assign id_1 = -1;
  assign id_2 = id_2;
  always_comb id_1 = id_1;
  logic [7:0][-1] id_3;
  wire id_4;
  uwire id_5;
  assign module_1.id_10 = 0;
  id_6(
      -1
  );
  assign id_5 = -1'b0;
  nmos (.id_0(-1));
  tri id_7;
  parameter id_8 = id_7;
  parameter id_9 = {-1{-1}} & 1;
  wire id_10;
  parameter id_11 = id_2;
  wire id_12, id_13 = id_9;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    input tri id_3,
    output supply0 id_4,
    output uwire id_5,
    output tri id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    id_26,
    input tri id_11,
    output wand id_12,
    input supply0 id_13,
    input wand id_14,
    input wor id_15,
    output wire id_16,
    output wire id_17,
    output uwire id_18,
    input wor id_19,
    output wor id_20,
    input uwire id_21,
    output uwire id_22,
    output tri id_23,
    output wand id_24
);
  assign id_20 = 1;
  xor primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_13,
      id_14,
      id_15,
      id_19,
      id_2,
      id_21,
      id_26,
      id_3,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
endmodule
