
- title: RIVER: Reconfigurable Flow and Fabric for Real-Time Signal Processing on FPGAs
- CHRISTIAN BRUGGER, DOMINIC HILLENBRAND, MATTHIAS BALZER

```
@article{10.1145/2655238,
author = {Brugger, Christian and Hillenbrand, Dominic and Balzer, Matthias},
title = {RIVER: Reconfigurable Flow and Fabric for Real-Time Signal Processing on FPGAs},
year = {2014},
issue_date = {August 2014},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {7},
number = {3},
issn = {1936-7406},
url = {https://doi.org/10.1145/2655238},
doi = {10.1145/2655238},
journal = {ACM Trans. Reconfigurable Technol. Syst.},
month = sep,
articleno = {24},
numpages = {16},
keywords = {reconfigurable systems, low power, microarchitecture, Finanical mathematics, image processing, FPGA, multicore, signal processing}
}
```

## 概要

- ストレージ，データフロー，計算，制御からなるビルディグブロックを提供
- Dynamic Streaming Engine(DSE)プロセッサを構成する
- 8-core example DSEを構成，信号処理/グラフィクスアクセラレータと比較
  - 4 computational lanes with 8 MAC pipelines
  - 1,792 MAC units, 9MBit programmable buffers, 1.3MBit instruction memory
  - apply 7×7 2D image filters in real time at a bandwidth of 83GBit/s: 4.6GPixel/s with 18-bit resolution at 32 pixels per cycle
  - 2-megapixel resolution this would amount to 2,300 frames per second and a processing rate of 227 GMACS.

## 論文のキモ

## 評価内容

## 議論

## 関連研究

- 著者らの先行研究
  - D. Hillenbrand et al., "RIVER architecture: Reconfigurable flow and fabric for parallel stream processing on FPGAS", ReCoSoC'12 and IPDPSW'12
- "ストリーム処理"の例として
  - ビデオストリーム [Ishii et al. 2010; Schmogrow et al. 2011]
    - I. Ishii et al., "2000 fps real-time vision system with high-frame-rate video recording"
	- R. Schmogrow et al, "Real-time ofdm transmitter beyond 100 gbit/s"
  - scientific signal processing [Alt et al. 2004] for robotics
    - T. Alt et al., "The ALICE high level trigger"

## その他メモ
