{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528754974927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528754974943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 19:09:34 2018 " "Processing started: Mon Jun 11 19:09:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528754974943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754974943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754974943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528754976552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528754976552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/Datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755000469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528755000469 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_tb.sv(86) " "Verilog HDL warning at Datapath_tb.sv(86): extended using \"x\" or \"z\"" {  } { { "testbench/Datapath_tb.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/testbench/Datapath_tb.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1528755000485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_tb " "Found entity 1: Datapath_tb" {  } { { "testbench/Datapath_tb.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/testbench/Datapath_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755000485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528755000485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528755000813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradorenreset.sv 1 1 " "Using design file registradorenreset.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registradorEnReset " "Found entity 1: registradorEnReset" {  } { { "registradorenreset.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/registradorenreset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755000969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755000969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorEnReset registradorEnReset:PC " "Elaborating entity \"registradorEnReset\" for hierarchy \"registradorEnReset:PC\"" {  } { { "Datapath.sv" "PC" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/Datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755000985 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.sv 1 1 " "Using design file mux2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001032 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2_1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2_1\"" {  } { { "Datapath.sv" "mux2_1" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/Datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001032 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradorreset.sv 1 1 " "Using design file registradorreset.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registradorReset " "Found entity 1: registradorReset" {  } { { "registradorreset.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/registradorreset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorReset registradorReset:RegData " "Elaborating entity \"registradorReset\" for hierarchy \"registradorReset:RegData\"" {  } { { "Datapath.sv" "RegData" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/Datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001094 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_5bits.sv 1 1 " "Using design file mux2_5bits.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_5bits " "Found entity 1: mux2_5bits" {  } { { "mux2_5bits.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/mux2_5bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001126 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_5bits mux2_5bits:mux2_5bits " "Elaborating entity \"mux2_5bits\" for hierarchy \"mux2_5bits:mux2_5bits\"" {  } { { "Datapath.sv" "mux2_5bits" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/Datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bancoregistradores.sv 1 1 " "Using design file bancoregistradores.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoregistradores.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/bancoregistradores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoRegistradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoRegistradores\"" {  } { { "Datapath.sv" "bancoRegistradores" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/Datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.sv 1 1 " "Using design file decoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001251 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder bancoRegistradores:bancoRegistradores\|decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"bancoRegistradores:bancoRegistradores\|decoder:decoder\"" {  } { { "bancoregistradores.sv" "decoder" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/bancoregistradores.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001251 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux32.sv 1 1 " "Using design file mux32.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/mux32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 bancoRegistradores:bancoRegistradores\|mux32:muxA " "Elaborating entity \"mux32\" for hierarchy \"bancoRegistradores:bancoRegistradores\|mux32:muxA\"" {  } { { "bancoregistradores.sv" "muxA" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/bancoregistradores.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001360 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8.sv 1 1 " "Using design file mux8.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001407 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 bancoRegistradores:bancoRegistradores\|mux32:muxA\|mux8:muxZero " "Elaborating entity \"mux8\" for hierarchy \"bancoRegistradores:bancoRegistradores\|mux32:muxA\|mux8:muxZero\"" {  } { { "mux32.sv" "muxZero" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/mux32.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4.sv 1 1 " "Using design file mux4.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 bancoRegistradores:bancoRegistradores\|mux32:muxA\|mux8:muxZero\|mux4:muxZero " "Elaborating entity \"mux4\" for hierarchy \"bancoRegistradores:bancoRegistradores\|mux32:muxA\|mux8:muxZero\|mux4:muxZero\"" {  } { { "mux8.sv" "muxZero" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/mux8.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001454 ""}
{ "Warning" "WSGN_SEARCH_FILE" "signalextension.sv 1 1 " "Using design file signalextension.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 signalExtension " "Found entity 1: signalExtension" {  } { { "signalextension.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/signalextension.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalExtension signalExtension:signalExtension " "Elaborating entity \"signalExtension\" for hierarchy \"signalExtension:signalExtension\"" {  } { { "Datapath.sv" "signalExtension" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/Datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001688 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shifter2.sv 1 1 " "Using design file shifter2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shifter2 " "Found entity 1: shifter2" {  } { { "shifter2.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/shifter2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001751 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter2 shifter2:shifter2_1 " "Elaborating entity \"shifter2\" for hierarchy \"shifter2:shifter2_1\"" {  } { { "Datapath.sv" "shifter2_1" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/Datapath.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 ula32bits.sv(13) " "Verilog HDL Expression warning at ula32bits.sv(13): truncated literal to match 1 bits" {  } { { "ula32bits.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/ula32bits.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1528755001798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula32bits.sv 1 1 " "Using design file ula32bits.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ula32bits " "Found entity 1: ula32bits" {  } { { "ula32bits.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/ula32bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula32bits ula32bits:ula " "Elaborating entity \"ula32bits\" for hierarchy \"ula32bits:ula\"" {  } { { "Datapath.sv" "ula" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/Datapath.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula1bit.sv 1 1 " "Using design file ula1bit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ula1bit " "Found entity 1: ula1bit" {  } { { "ula1bit.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/ula1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001844 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula1bit ula32bits:ula\|ula1bit:ula0 " "Elaborating entity \"ula1bit\" for hierarchy \"ula32bits:ula\|ula1bit:ula0\"" {  } { { "ula32bits.sv" "ula0" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/ula32bits.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador1bit.sv 2 2 " "Using design file somador1bit.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 meioSomador " "Found entity 1: meioSomador" {  } { { "somador1bit.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/somador1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001891 ""} { "Info" "ISGN_ENTITY_NAME" "2 somador1bit " "Found entity 2: somador1bit" {  } { { "somador1bit.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/somador1bit.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bit ula32bits:ula\|ula1bit:ula0\|somador1bit:somadorULA " "Elaborating entity \"somador1bit\" for hierarchy \"ula32bits:ula\|ula1bit:ula0\|somador1bit:somadorULA\"" {  } { { "ula1bit.sv" "somadorULA" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/ula1bit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meioSomador ula32bits:ula\|ula1bit:ula0\|somador1bit:somadorULA\|meioSomador:u1 " "Elaborating entity \"meioSomador\" for hierarchy \"ula32bits:ula\|ula1bit:ula0\|somador1bit:somadorULA\|meioSomador:u1\"" {  } { { "somador1bit.sv" "u1" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/somador1bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001907 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_1bit.sv 1 1 " "Using design file mux8_1bit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1bit " "Found entity 1: mux8_1bit" {  } { { "mux8_1bit.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/mux8_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755001954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755001954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1bit ula32bits:ula\|ula1bit:ula0\|mux8_1bit:muxULA " "Elaborating entity \"mux8_1bit\" for hierarchy \"ula32bits:ula\|ula1bit:ula0\|mux8_1bit:muxULA\"" {  } { { "ula1bit.sv" "muxULA" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/ula1bit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755001954 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4_1bit.sv 1 1 " "Using design file mux4_1bit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1bit " "Found entity 1: mux4_1bit" {  } { { "mux4_1bit.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/mux4_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755002001 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755002001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1bit ula32bits:ula\|ula1bit:ula0\|mux8_1bit:muxULA\|mux4_1bit:muxZero " "Elaborating entity \"mux4_1bit\" for hierarchy \"ula32bits:ula\|ula1bit:ula0\|mux8_1bit:muxULA\|mux4_1bit:muxZero\"" {  } { { "mux8_1bit.sv" "muxZero" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/mux8_1bit.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755002001 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1bit.sv 1 1 " "Using design file mux2_1bit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1bit " "Found entity 1: mux2_1bit" {  } { { "mux2_1bit.sv" "" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/mux2_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528755002048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528755002048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1bit ula32bits:ula\|ula1bit:ula0\|mux8_1bit:muxULA\|mux4_1bit:muxZero\|mux2_1bit:muxZero " "Elaborating entity \"mux2_1bit\" for hierarchy \"ula32bits:ula\|ula1bit:ula0\|mux8_1bit:muxULA\|mux4_1bit:muxZero\|mux2_1bit:muxZero\"" {  } { { "mux4_1bit.sv" "muxZero" { Text "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/mux4_1bit.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755002048 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1528755008942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528755010895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/output_files/Datapath.map.smsg " "Generated suppressed messages file C:/Users/rafae/Desktop/Projetos-CECI/Projetos-CECI/MIPS/Datapath/output_files/Datapath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528755014210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528755015303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528755015303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3012 " "Implemented 3012 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528755016756 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528755016756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2898 " "Implemented 2898 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528755016756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528755016756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528755016835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 19:10:16 2018 " "Processing ended: Mon Jun 11 19:10:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528755016835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528755016835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528755016835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528755016835 ""}
