module factorial_and(input wire a,b, output c);

assign c = a&b;

endmodule