// Seed: 2047915185
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  wor   id_7
    , id_19,
    input  uwire id_8,
    output wire  id_9,
    output tri0  id_10,
    input  uwire id_11,
    output tri0  id_12,
    output tri   id_13,
    input  wire  id_14,
    input  tri   id_15,
    output tri0  id_16,
    input  wand  id_17
);
  wire id_20;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    output wand id_4,
    output wire id_5,
    output tri0 id_6,
    input wor id_7,
    input wor id_8,
    output wand id_9,
    input tri1 id_10,
    input wand id_11,
    output uwire id_12,
    output tri1 id_13,
    input wire id_14,
    output tri1 id_15
);
  assign {1, id_2, 1} = 1;
  module_0(
      id_14,
      id_10,
      id_14,
      id_10,
      id_1,
      id_3,
      id_11,
      id_0,
      id_14,
      id_15,
      id_12,
      id_8,
      id_6,
      id_13,
      id_1,
      id_11,
      id_12,
      id_3
  );
endmodule
