#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17580e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1758270 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x176ad20 .functor NOT 1, L_0x179ad50, C4<0>, C4<0>, C4<0>;
L_0x179aab0 .functor XOR 1, L_0x179a950, L_0x179aa10, C4<0>, C4<0>;
L_0x179ac40 .functor XOR 1, L_0x179aab0, L_0x179ab70, C4<0>, C4<0>;
v0x17936a0_0 .net *"_ivl_10", 0 0, L_0x179ab70;  1 drivers
v0x17937a0_0 .net *"_ivl_12", 0 0, L_0x179ac40;  1 drivers
v0x1793880_0 .net *"_ivl_2", 0 0, L_0x1795530;  1 drivers
v0x1793940_0 .net *"_ivl_4", 0 0, L_0x179a950;  1 drivers
v0x1793a20_0 .net *"_ivl_6", 0 0, L_0x179aa10;  1 drivers
v0x1793b50_0 .net *"_ivl_8", 0 0, L_0x179aab0;  1 drivers
v0x1793c30_0 .net "a", 0 0, v0x178e550_0;  1 drivers
v0x1793cd0_0 .net "b", 0 0, v0x178e5f0_0;  1 drivers
v0x1793d70_0 .net "c", 0 0, v0x178e690_0;  1 drivers
v0x1793e10_0 .var "clk", 0 0;
v0x1793eb0_0 .net "d", 0 0, v0x178e7d0_0;  1 drivers
v0x1793f50_0 .net "q_dut", 0 0, L_0x179a7f0;  1 drivers
v0x1793ff0_0 .net "q_ref", 0 0, L_0x176ad90;  1 drivers
v0x1794090_0 .var/2u "stats1", 159 0;
v0x1794130_0 .var/2u "strobe", 0 0;
v0x17941d0_0 .net "tb_match", 0 0, L_0x179ad50;  1 drivers
v0x1794290_0 .net "tb_mismatch", 0 0, L_0x176ad20;  1 drivers
v0x1794350_0 .net "wavedrom_enable", 0 0, v0x178e8c0_0;  1 drivers
v0x17943f0_0 .net "wavedrom_title", 511 0, v0x178e960_0;  1 drivers
L_0x1795530 .concat [ 1 0 0 0], L_0x176ad90;
L_0x179a950 .concat [ 1 0 0 0], L_0x176ad90;
L_0x179aa10 .concat [ 1 0 0 0], L_0x179a7f0;
L_0x179ab70 .concat [ 1 0 0 0], L_0x176ad90;
L_0x179ad50 .cmp/eeq 1, L_0x1795530, L_0x179ac40;
S_0x1758400 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1758270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1742ea0 .functor OR 1, v0x178e550_0, v0x178e5f0_0, C4<0>, C4<0>;
L_0x1758b60 .functor OR 1, v0x178e690_0, v0x178e7d0_0, C4<0>, C4<0>;
L_0x176ad90 .functor AND 1, L_0x1742ea0, L_0x1758b60, C4<1>, C4<1>;
v0x176af90_0 .net *"_ivl_0", 0 0, L_0x1742ea0;  1 drivers
v0x176b030_0 .net *"_ivl_2", 0 0, L_0x1758b60;  1 drivers
v0x1742ff0_0 .net "a", 0 0, v0x178e550_0;  alias, 1 drivers
v0x1743090_0 .net "b", 0 0, v0x178e5f0_0;  alias, 1 drivers
v0x178d9d0_0 .net "c", 0 0, v0x178e690_0;  alias, 1 drivers
v0x178dae0_0 .net "d", 0 0, v0x178e7d0_0;  alias, 1 drivers
v0x178dba0_0 .net "q", 0 0, L_0x176ad90;  alias, 1 drivers
S_0x178dd00 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1758270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x178e550_0 .var "a", 0 0;
v0x178e5f0_0 .var "b", 0 0;
v0x178e690_0 .var "c", 0 0;
v0x178e730_0 .net "clk", 0 0, v0x1793e10_0;  1 drivers
v0x178e7d0_0 .var "d", 0 0;
v0x178e8c0_0 .var "wavedrom_enable", 0 0;
v0x178e960_0 .var "wavedrom_title", 511 0;
E_0x1753080/0 .event negedge, v0x178e730_0;
E_0x1753080/1 .event posedge, v0x178e730_0;
E_0x1753080 .event/or E_0x1753080/0, E_0x1753080/1;
E_0x17532d0 .event posedge, v0x178e730_0;
E_0x173b9f0 .event negedge, v0x178e730_0;
S_0x178e050 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x178dd00;
 .timescale -12 -12;
v0x178e250_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x178e350 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x178dd00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x178eac0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1758270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1794720 .functor NOT 1, v0x178e550_0, C4<0>, C4<0>, C4<0>;
L_0x17947b0 .functor NOT 1, v0x178e5f0_0, C4<0>, C4<0>, C4<0>;
L_0x1794840 .functor AND 1, L_0x1794720, L_0x17947b0, C4<1>, C4<1>;
L_0x17948b0 .functor NOT 1, v0x178e690_0, C4<0>, C4<0>, C4<0>;
L_0x1794950 .functor AND 1, L_0x1794840, L_0x17948b0, C4<1>, C4<1>;
L_0x1794a60 .functor AND 1, L_0x1794950, v0x178e7d0_0, C4<1>, C4<1>;
L_0x1794b60 .functor NOT 1, v0x178e550_0, C4<0>, C4<0>, C4<0>;
L_0x1794bd0 .functor NOT 1, v0x178e5f0_0, C4<0>, C4<0>, C4<0>;
L_0x1794c90 .functor AND 1, L_0x1794b60, L_0x1794bd0, C4<1>, C4<1>;
L_0x1794da0 .functor AND 1, L_0x1794c90, v0x178e690_0, C4<1>, C4<1>;
L_0x1794ec0 .functor NOT 1, v0x178e7d0_0, C4<0>, C4<0>, C4<0>;
L_0x1794f30 .functor AND 1, L_0x1794da0, L_0x1794ec0, C4<1>, C4<1>;
L_0x1795060 .functor OR 1, L_0x1794a60, L_0x1794f30, C4<0>, C4<0>;
L_0x1795170 .functor NOT 1, v0x178e550_0, C4<0>, C4<0>, C4<0>;
L_0x1794ff0 .functor AND 1, L_0x1795170, v0x178e5f0_0, C4<1>, C4<1>;
L_0x17952b0 .functor NOT 1, v0x178e690_0, C4<0>, C4<0>, C4<0>;
L_0x17953b0 .functor AND 1, L_0x1794ff0, L_0x17952b0, C4<1>, C4<1>;
L_0x17954c0 .functor NOT 1, v0x178e7d0_0, C4<0>, C4<0>, C4<0>;
L_0x17955d0 .functor AND 1, L_0x17953b0, L_0x17954c0, C4<1>, C4<1>;
L_0x17956e0 .functor OR 1, L_0x1795060, L_0x17955d0, C4<0>, C4<0>;
L_0x17958a0 .functor NOT 1, v0x178e550_0, C4<0>, C4<0>, C4<0>;
L_0x1795a20 .functor AND 1, L_0x17958a0, v0x178e5f0_0, C4<1>, C4<1>;
L_0x1795cb0 .functor AND 1, L_0x1795a20, v0x178e690_0, C4<1>, C4<1>;
L_0x1795e80 .functor AND 1, L_0x1795cb0, v0x178e7d0_0, C4<1>, C4<1>;
L_0x1796120 .functor OR 1, L_0x17956e0, L_0x1795e80, C4<0>, C4<0>;
L_0x1796230 .functor NOT 1, v0x178e5f0_0, C4<0>, C4<0>, C4<0>;
L_0x1796380 .functor AND 1, v0x178e550_0, L_0x1796230, C4<1>, C4<1>;
L_0x1796440 .functor NOT 1, v0x178e690_0, C4<0>, C4<0>, C4<0>;
L_0x17965a0 .functor AND 1, L_0x1796380, L_0x1796440, C4<1>, C4<1>;
L_0x17966b0 .functor NOT 1, v0x178e7d0_0, C4<0>, C4<0>, C4<0>;
L_0x1796820 .functor AND 1, L_0x17965a0, L_0x17966b0, C4<1>, C4<1>;
L_0x1796930 .functor OR 1, L_0x1796120, L_0x1796820, C4<0>, C4<0>;
L_0x1796b50 .functor NOT 1, v0x178e5f0_0, C4<0>, C4<0>, C4<0>;
L_0x1796bc0 .functor AND 1, v0x178e550_0, L_0x1796b50, C4<1>, C4<1>;
L_0x1796da0 .functor NOT 1, v0x178e690_0, C4<0>, C4<0>, C4<0>;
L_0x1796e10 .functor AND 1, L_0x1796bc0, L_0x1796da0, C4<1>, C4<1>;
L_0x1797050 .functor AND 1, L_0x1796e10, v0x178e7d0_0, C4<1>, C4<1>;
L_0x1797110 .functor OR 1, L_0x1796930, L_0x1797050, C4<0>, C4<0>;
L_0x1797360 .functor NOT 1, v0x178e5f0_0, C4<0>, C4<0>, C4<0>;
L_0x17973d0 .functor AND 1, v0x178e550_0, L_0x1797360, C4<1>, C4<1>;
L_0x17975e0 .functor AND 1, L_0x17973d0, v0x178e690_0, C4<1>, C4<1>;
L_0x17976a0 .functor NOT 1, v0x178e7d0_0, C4<0>, C4<0>, C4<0>;
L_0x1797870 .functor AND 1, L_0x17975e0, L_0x17976a0, C4<1>, C4<1>;
L_0x1797980 .functor OR 1, L_0x1797110, L_0x1797870, C4<0>, C4<0>;
L_0x1797c00 .functor NOT 1, v0x178e5f0_0, C4<0>, C4<0>, C4<0>;
L_0x1797c70 .functor AND 1, v0x178e550_0, L_0x1797c00, C4<1>, C4<1>;
L_0x1797eb0 .functor AND 1, L_0x1797c70, v0x178e690_0, C4<1>, C4<1>;
L_0x1797f70 .functor AND 1, L_0x1797eb0, v0x178e7d0_0, C4<1>, C4<1>;
L_0x17981c0 .functor OR 1, L_0x1797980, L_0x1797f70, C4<0>, C4<0>;
L_0x17982d0 .functor AND 1, v0x178e550_0, v0x178e5f0_0, C4<1>, C4<1>;
L_0x17984e0 .functor NOT 1, v0x178e690_0, C4<0>, C4<0>, C4<0>;
L_0x1798550 .functor AND 1, L_0x17982d0, L_0x17984e0, C4<1>, C4<1>;
L_0x1798810 .functor NOT 1, v0x178e7d0_0, C4<0>, C4<0>, C4<0>;
L_0x1798880 .functor AND 1, L_0x1798550, L_0x1798810, C4<1>, C4<1>;
L_0x1798b50 .functor OR 1, L_0x17981c0, L_0x1798880, C4<0>, C4<0>;
L_0x1798c60 .functor AND 1, v0x178e550_0, v0x178e5f0_0, C4<1>, C4<1>;
L_0x1798ea0 .functor NOT 1, v0x178e690_0, C4<0>, C4<0>, C4<0>;
L_0x1798f10 .functor AND 1, L_0x1798c60, L_0x1798ea0, C4<1>, C4<1>;
L_0x1799200 .functor AND 1, L_0x1798f10, v0x178e7d0_0, C4<1>, C4<1>;
L_0x17992c0 .functor OR 1, L_0x1798b50, L_0x1799200, C4<0>, C4<0>;
L_0x17995c0 .functor AND 1, v0x178e550_0, v0x178e5f0_0, C4<1>, C4<1>;
L_0x1799630 .functor AND 1, L_0x17995c0, v0x178e690_0, C4<1>, C4<1>;
L_0x17998f0 .functor NOT 1, v0x178e7d0_0, C4<0>, C4<0>, C4<0>;
L_0x1799960 .functor AND 1, L_0x1799630, L_0x17998f0, C4<1>, C4<1>;
L_0x1799c80 .functor OR 1, L_0x17992c0, L_0x1799960, C4<0>, C4<0>;
L_0x1799d90 .functor AND 1, v0x178e550_0, v0x178e5f0_0, C4<1>, C4<1>;
L_0x179a230 .functor AND 1, L_0x1799d90, v0x178e690_0, C4<1>, C4<1>;
L_0x179a2f0 .functor AND 1, L_0x179a230, v0x178e7d0_0, C4<1>, C4<1>;
L_0x179a7f0 .functor OR 1, L_0x1799c80, L_0x179a2f0, C4<0>, C4<0>;
v0x178edb0_0 .net *"_ivl_0", 0 0, L_0x1794720;  1 drivers
v0x178ee90_0 .net *"_ivl_10", 0 0, L_0x1794a60;  1 drivers
v0x178ef70_0 .net *"_ivl_100", 0 0, L_0x17984e0;  1 drivers
v0x178f060_0 .net *"_ivl_102", 0 0, L_0x1798550;  1 drivers
v0x178f140_0 .net *"_ivl_104", 0 0, L_0x1798810;  1 drivers
v0x178f270_0 .net *"_ivl_106", 0 0, L_0x1798880;  1 drivers
v0x178f350_0 .net *"_ivl_108", 0 0, L_0x1798b50;  1 drivers
v0x178f430_0 .net *"_ivl_110", 0 0, L_0x1798c60;  1 drivers
v0x178f510_0 .net *"_ivl_112", 0 0, L_0x1798ea0;  1 drivers
v0x178f5f0_0 .net *"_ivl_114", 0 0, L_0x1798f10;  1 drivers
v0x178f6d0_0 .net *"_ivl_116", 0 0, L_0x1799200;  1 drivers
v0x178f7b0_0 .net *"_ivl_118", 0 0, L_0x17992c0;  1 drivers
v0x178f890_0 .net *"_ivl_12", 0 0, L_0x1794b60;  1 drivers
v0x178f970_0 .net *"_ivl_120", 0 0, L_0x17995c0;  1 drivers
v0x178fa50_0 .net *"_ivl_122", 0 0, L_0x1799630;  1 drivers
v0x178fb30_0 .net *"_ivl_124", 0 0, L_0x17998f0;  1 drivers
v0x178fc10_0 .net *"_ivl_126", 0 0, L_0x1799960;  1 drivers
v0x178fcf0_0 .net *"_ivl_128", 0 0, L_0x1799c80;  1 drivers
v0x178fdd0_0 .net *"_ivl_130", 0 0, L_0x1799d90;  1 drivers
v0x178feb0_0 .net *"_ivl_132", 0 0, L_0x179a230;  1 drivers
v0x178ff90_0 .net *"_ivl_134", 0 0, L_0x179a2f0;  1 drivers
v0x1790070_0 .net *"_ivl_14", 0 0, L_0x1794bd0;  1 drivers
v0x1790150_0 .net *"_ivl_16", 0 0, L_0x1794c90;  1 drivers
v0x1790230_0 .net *"_ivl_18", 0 0, L_0x1794da0;  1 drivers
v0x1790310_0 .net *"_ivl_2", 0 0, L_0x17947b0;  1 drivers
v0x17903f0_0 .net *"_ivl_20", 0 0, L_0x1794ec0;  1 drivers
v0x17904d0_0 .net *"_ivl_22", 0 0, L_0x1794f30;  1 drivers
v0x17905b0_0 .net *"_ivl_24", 0 0, L_0x1795060;  1 drivers
v0x1790690_0 .net *"_ivl_26", 0 0, L_0x1795170;  1 drivers
v0x1790770_0 .net *"_ivl_28", 0 0, L_0x1794ff0;  1 drivers
v0x1790850_0 .net *"_ivl_30", 0 0, L_0x17952b0;  1 drivers
v0x1790930_0 .net *"_ivl_32", 0 0, L_0x17953b0;  1 drivers
v0x1790a10_0 .net *"_ivl_34", 0 0, L_0x17954c0;  1 drivers
v0x1790d00_0 .net *"_ivl_36", 0 0, L_0x17955d0;  1 drivers
v0x1790de0_0 .net *"_ivl_38", 0 0, L_0x17956e0;  1 drivers
v0x1790ec0_0 .net *"_ivl_4", 0 0, L_0x1794840;  1 drivers
v0x1790fa0_0 .net *"_ivl_40", 0 0, L_0x17958a0;  1 drivers
v0x1791080_0 .net *"_ivl_42", 0 0, L_0x1795a20;  1 drivers
v0x1791160_0 .net *"_ivl_44", 0 0, L_0x1795cb0;  1 drivers
v0x1791240_0 .net *"_ivl_46", 0 0, L_0x1795e80;  1 drivers
v0x1791320_0 .net *"_ivl_48", 0 0, L_0x1796120;  1 drivers
v0x1791400_0 .net *"_ivl_50", 0 0, L_0x1796230;  1 drivers
v0x17914e0_0 .net *"_ivl_52", 0 0, L_0x1796380;  1 drivers
v0x17915c0_0 .net *"_ivl_54", 0 0, L_0x1796440;  1 drivers
v0x17916a0_0 .net *"_ivl_56", 0 0, L_0x17965a0;  1 drivers
v0x1791780_0 .net *"_ivl_58", 0 0, L_0x17966b0;  1 drivers
v0x1791860_0 .net *"_ivl_6", 0 0, L_0x17948b0;  1 drivers
v0x1791940_0 .net *"_ivl_60", 0 0, L_0x1796820;  1 drivers
v0x1791a20_0 .net *"_ivl_62", 0 0, L_0x1796930;  1 drivers
v0x1791b00_0 .net *"_ivl_64", 0 0, L_0x1796b50;  1 drivers
v0x1791be0_0 .net *"_ivl_66", 0 0, L_0x1796bc0;  1 drivers
v0x1791cc0_0 .net *"_ivl_68", 0 0, L_0x1796da0;  1 drivers
v0x1791da0_0 .net *"_ivl_70", 0 0, L_0x1796e10;  1 drivers
v0x1791e80_0 .net *"_ivl_72", 0 0, L_0x1797050;  1 drivers
v0x1791f60_0 .net *"_ivl_74", 0 0, L_0x1797110;  1 drivers
v0x1792040_0 .net *"_ivl_76", 0 0, L_0x1797360;  1 drivers
v0x1792120_0 .net *"_ivl_78", 0 0, L_0x17973d0;  1 drivers
v0x1792200_0 .net *"_ivl_8", 0 0, L_0x1794950;  1 drivers
v0x17922e0_0 .net *"_ivl_80", 0 0, L_0x17975e0;  1 drivers
v0x17923c0_0 .net *"_ivl_82", 0 0, L_0x17976a0;  1 drivers
v0x17924a0_0 .net *"_ivl_84", 0 0, L_0x1797870;  1 drivers
v0x1792580_0 .net *"_ivl_86", 0 0, L_0x1797980;  1 drivers
v0x1792660_0 .net *"_ivl_88", 0 0, L_0x1797c00;  1 drivers
v0x1792740_0 .net *"_ivl_90", 0 0, L_0x1797c70;  1 drivers
v0x1792820_0 .net *"_ivl_92", 0 0, L_0x1797eb0;  1 drivers
v0x1792d10_0 .net *"_ivl_94", 0 0, L_0x1797f70;  1 drivers
v0x1792df0_0 .net *"_ivl_96", 0 0, L_0x17981c0;  1 drivers
v0x1792ed0_0 .net *"_ivl_98", 0 0, L_0x17982d0;  1 drivers
v0x1792fb0_0 .net "a", 0 0, v0x178e550_0;  alias, 1 drivers
v0x1793050_0 .net "b", 0 0, v0x178e5f0_0;  alias, 1 drivers
v0x1793140_0 .net "c", 0 0, v0x178e690_0;  alias, 1 drivers
v0x1793230_0 .net "d", 0 0, v0x178e7d0_0;  alias, 1 drivers
v0x1793320_0 .net "q", 0 0, L_0x179a7f0;  alias, 1 drivers
S_0x1793480 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1758270;
 .timescale -12 -12;
E_0x1752e20 .event anyedge, v0x1794130_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1794130_0;
    %nor/r;
    %assign/vec4 v0x1794130_0, 0;
    %wait E_0x1752e20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x178dd00;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x178e7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178e690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178e5f0_0, 0;
    %assign/vec4 v0x178e550_0, 0;
    %wait E_0x173b9f0;
    %wait E_0x17532d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x178e7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178e690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178e5f0_0, 0;
    %assign/vec4 v0x178e550_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1753080;
    %load/vec4 v0x178e550_0;
    %load/vec4 v0x178e5f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x178e690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x178e7d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x178e7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178e690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178e5f0_0, 0;
    %assign/vec4 v0x178e550_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x178e350;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1753080;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x178e7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178e690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178e5f0_0, 0;
    %assign/vec4 v0x178e550_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1758270;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1793e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1794130_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1758270;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1793e10_0;
    %inv;
    %store/vec4 v0x1793e10_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1758270;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x178e730_0, v0x1794290_0, v0x1793c30_0, v0x1793cd0_0, v0x1793d70_0, v0x1793eb0_0, v0x1793ff0_0, v0x1793f50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1758270;
T_7 ;
    %load/vec4 v0x1794090_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1794090_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1794090_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1794090_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1794090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1794090_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1794090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1758270;
T_8 ;
    %wait E_0x1753080;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1794090_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1794090_0, 4, 32;
    %load/vec4 v0x17941d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1794090_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1794090_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1794090_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1794090_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1793ff0_0;
    %load/vec4 v0x1793ff0_0;
    %load/vec4 v0x1793f50_0;
    %xor;
    %load/vec4 v0x1793ff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1794090_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1794090_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1794090_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1794090_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/circuit3/iter8/response0/top_module.sv";
