/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [8:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [19:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  reg [4:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_28z;
  reg [8:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [24:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  reg [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [24:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = !(celloutsig_0_2z[8] ? celloutsig_0_7z[1] : celloutsig_0_14z[0]);
  assign celloutsig_0_35z = { celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_31z, celloutsig_0_13z } + { celloutsig_0_11z[18:0], celloutsig_0_28z };
  assign celloutsig_1_5z = { celloutsig_1_2z[3:0], celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, celloutsig_1_4z };
  assign celloutsig_1_14z = in_data[182:176] / { 1'h1, celloutsig_1_8z[11:6] };
  assign celloutsig_1_0z = ! in_data[186:178];
  assign celloutsig_1_19z = ! celloutsig_1_8z[22:20];
  assign celloutsig_1_1z = in_data[129:115] < { in_data[145:133], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_0z[17], celloutsig_0_3z, celloutsig_0_0z } % { 1'h1, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[81:77] % { 1'h1, celloutsig_0_0z[3:0] };
  assign celloutsig_1_2z = { in_data[164:160], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } * { in_data[131:128], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[164:158], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z } * { celloutsig_1_5z[5:1], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_22z = { celloutsig_0_13z[3:1], celloutsig_0_16z } * { celloutsig_0_19z[13:11], celloutsig_0_8z };
  assign celloutsig_0_31z = celloutsig_0_10z ? { celloutsig_0_4z[2], celloutsig_0_16z, celloutsig_0_22z } : celloutsig_0_2z[5:0];
  assign celloutsig_1_18z = celloutsig_1_2z[3] ? { celloutsig_1_2z[7:4], 1'h1, celloutsig_1_2z[2:0] } : { celloutsig_1_9z[7:5], celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_17z };
  assign celloutsig_0_6z = celloutsig_0_1z[0] ? { celloutsig_0_2z[8], celloutsig_0_1z[4:1], 1'h1 } : in_data[58:53];
  assign celloutsig_0_28z = celloutsig_0_13z[3] ? { celloutsig_0_1z, celloutsig_0_23z } : { celloutsig_0_4z[2], celloutsig_0_21z };
  assign celloutsig_1_4z = - { celloutsig_1_2z[5:3], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_5z = & celloutsig_0_4z[7:2];
  assign celloutsig_1_16z = & { celloutsig_1_15z, celloutsig_1_4z[2:1] };
  assign celloutsig_0_9z = & in_data[41:14];
  assign celloutsig_0_3z = | { in_data[52], celloutsig_0_1z };
  assign celloutsig_1_3z = | { celloutsig_1_2z[1:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = | in_data[116:113];
  assign celloutsig_1_10z = | { celloutsig_1_8z[18:1], celloutsig_1_6z };
  assign celloutsig_0_12z = | { celloutsig_0_11z[14:3], celloutsig_0_5z };
  assign celloutsig_0_18z = | celloutsig_0_13z[7:0];
  assign celloutsig_0_14z = { celloutsig_0_0z[8:4], celloutsig_0_12z, celloutsig_0_8z } << celloutsig_0_13z[6:0];
  assign celloutsig_0_4z = celloutsig_0_2z >> celloutsig_0_0z[12:4];
  assign celloutsig_1_6z = in_data[129:126] >> celloutsig_1_5z[4:1];
  assign celloutsig_1_17z = { celloutsig_1_5z[4:3], celloutsig_1_15z } >> { celloutsig_1_14z[1:0], celloutsig_1_10z };
  assign celloutsig_1_8z = in_data[149:125] - { in_data[188:176], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_19z = in_data[66:47] - { celloutsig_0_4z[8:7], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_6z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_0z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[69:52];
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_7z = celloutsig_0_1z[3:0];
  always_latch
    if (!clkin_data[64]) celloutsig_0_13z = 9'h000;
    else if (clkin_data[32]) celloutsig_0_13z = { celloutsig_0_2z[6:2], celloutsig_0_7z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_21z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_21z = { celloutsig_0_4z[7], celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_2z = 9'h000;
    else if (clkin_data[32]) celloutsig_0_2z = in_data[39:31];
  assign celloutsig_0_34z = ~((in_data[35] & celloutsig_0_21z[1]) | (celloutsig_0_19z[4] & celloutsig_0_8z));
  assign celloutsig_1_15z = ~((celloutsig_1_14z[0] & celloutsig_1_10z) | (celloutsig_1_7z & celloutsig_1_6z[3]));
  assign celloutsig_0_8z = ~((celloutsig_0_1z[3] & in_data[11]) | (celloutsig_0_0z[9] & in_data[33]));
  assign celloutsig_0_10z = ~((celloutsig_0_8z & celloutsig_0_0z[9]) | (celloutsig_0_9z & celloutsig_0_8z));
  assign celloutsig_0_23z = ~((celloutsig_0_9z & celloutsig_0_5z) | (celloutsig_0_16z & celloutsig_0_21z[4]));
  assign { out_data[135:128], out_data[96], out_data[32], out_data[24:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
