INFO: [VRFC 10-2263] Analyzing Verilog file "I:/Computer Organization/project/project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol sftm, assumed default net type wire [I:/Computer Organization/project/project.srcs/sources_1/new/ALU.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "I:/Computer Organization/project/project.srcs/sim_1/new/tb_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
ERROR: [VRFC 10-91] rst_n is not declared [I:/Computer Organization/project/project.srcs/sim_1/new/tb_ALU.v:53]
ERROR: [VRFC 10-1040] module tb_ALU ignored due to previous errors [I:/Computer Organization/project/project.srcs/sim_1/new/tb_ALU.v:23]
