#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2832640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28327d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x282a880 .functor NOT 1, L_0x2862870, C4<0>, C4<0>, C4<0>;
L_0x28625d0 .functor XOR 1, L_0x2862490, L_0x2862530, C4<0>, C4<0>;
L_0x2862760 .functor XOR 1, L_0x28625d0, L_0x2862690, C4<0>, C4<0>;
v0x285f900_0 .net *"_ivl_10", 0 0, L_0x2862690;  1 drivers
v0x285fa00_0 .net *"_ivl_12", 0 0, L_0x2862760;  1 drivers
v0x285fae0_0 .net *"_ivl_2", 0 0, L_0x28623f0;  1 drivers
v0x285fba0_0 .net *"_ivl_4", 0 0, L_0x2862490;  1 drivers
v0x285fc80_0 .net *"_ivl_6", 0 0, L_0x2862530;  1 drivers
v0x285fdb0_0 .net *"_ivl_8", 0 0, L_0x28625d0;  1 drivers
v0x285fe90_0 .var "clk", 0 0;
v0x285ff30_0 .net "f_dut", 0 0, L_0x28622e0;  1 drivers
v0x285ffd0_0 .net "f_ref", 0 0, L_0x28610b0;  1 drivers
v0x2860070_0 .var/2u "stats1", 159 0;
v0x2860110_0 .var/2u "strobe", 0 0;
v0x28601b0_0 .net "tb_match", 0 0, L_0x2862870;  1 drivers
v0x2860270_0 .net "tb_mismatch", 0 0, L_0x282a880;  1 drivers
v0x2860330_0 .net "wavedrom_enable", 0 0, v0x285e080_0;  1 drivers
v0x28603d0_0 .net "wavedrom_title", 511 0, v0x285e140_0;  1 drivers
v0x28604a0_0 .net "x1", 0 0, v0x285e200_0;  1 drivers
v0x2860540_0 .net "x2", 0 0, v0x285e2a0_0;  1 drivers
v0x28606f0_0 .net "x3", 0 0, v0x285e390_0;  1 drivers
L_0x28623f0 .concat [ 1 0 0 0], L_0x28610b0;
L_0x2862490 .concat [ 1 0 0 0], L_0x28610b0;
L_0x2862530 .concat [ 1 0 0 0], L_0x28622e0;
L_0x2862690 .concat [ 1 0 0 0], L_0x28610b0;
L_0x2862870 .cmp/eeq 1, L_0x28623f0, L_0x2862760;
S_0x2832960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x28327d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x281ee70 .functor NOT 1, v0x285e390_0, C4<0>, C4<0>, C4<0>;
L_0x2833080 .functor AND 1, L_0x281ee70, v0x285e2a0_0, C4<1>, C4<1>;
L_0x282a8f0 .functor NOT 1, v0x285e200_0, C4<0>, C4<0>, C4<0>;
L_0x2860990 .functor AND 1, L_0x2833080, L_0x282a8f0, C4<1>, C4<1>;
L_0x2860a60 .functor NOT 1, v0x285e390_0, C4<0>, C4<0>, C4<0>;
L_0x2860ad0 .functor AND 1, L_0x2860a60, v0x285e2a0_0, C4<1>, C4<1>;
L_0x2860b80 .functor AND 1, L_0x2860ad0, v0x285e200_0, C4<1>, C4<1>;
L_0x2860c40 .functor OR 1, L_0x2860990, L_0x2860b80, C4<0>, C4<0>;
L_0x2860da0 .functor NOT 1, v0x285e2a0_0, C4<0>, C4<0>, C4<0>;
L_0x2860e10 .functor AND 1, v0x285e390_0, L_0x2860da0, C4<1>, C4<1>;
L_0x2860f30 .functor AND 1, L_0x2860e10, v0x285e200_0, C4<1>, C4<1>;
L_0x2860fa0 .functor OR 1, L_0x2860c40, L_0x2860f30, C4<0>, C4<0>;
L_0x2861120 .functor AND 1, v0x285e390_0, v0x285e2a0_0, C4<1>, C4<1>;
L_0x2861190 .functor AND 1, L_0x2861120, v0x285e200_0, C4<1>, C4<1>;
L_0x28610b0 .functor OR 1, L_0x2860fa0, L_0x2861190, C4<0>, C4<0>;
v0x282aaf0_0 .net *"_ivl_0", 0 0, L_0x281ee70;  1 drivers
v0x282ab90_0 .net *"_ivl_10", 0 0, L_0x2860ad0;  1 drivers
v0x281eee0_0 .net *"_ivl_12", 0 0, L_0x2860b80;  1 drivers
v0x285c9e0_0 .net *"_ivl_14", 0 0, L_0x2860c40;  1 drivers
v0x285cac0_0 .net *"_ivl_16", 0 0, L_0x2860da0;  1 drivers
v0x285cbf0_0 .net *"_ivl_18", 0 0, L_0x2860e10;  1 drivers
v0x285ccd0_0 .net *"_ivl_2", 0 0, L_0x2833080;  1 drivers
v0x285cdb0_0 .net *"_ivl_20", 0 0, L_0x2860f30;  1 drivers
v0x285ce90_0 .net *"_ivl_22", 0 0, L_0x2860fa0;  1 drivers
v0x285d000_0 .net *"_ivl_24", 0 0, L_0x2861120;  1 drivers
v0x285d0e0_0 .net *"_ivl_26", 0 0, L_0x2861190;  1 drivers
v0x285d1c0_0 .net *"_ivl_4", 0 0, L_0x282a8f0;  1 drivers
v0x285d2a0_0 .net *"_ivl_6", 0 0, L_0x2860990;  1 drivers
v0x285d380_0 .net *"_ivl_8", 0 0, L_0x2860a60;  1 drivers
v0x285d460_0 .net "f", 0 0, L_0x28610b0;  alias, 1 drivers
v0x285d520_0 .net "x1", 0 0, v0x285e200_0;  alias, 1 drivers
v0x285d5e0_0 .net "x2", 0 0, v0x285e2a0_0;  alias, 1 drivers
v0x285d6a0_0 .net "x3", 0 0, v0x285e390_0;  alias, 1 drivers
S_0x285d7e0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x28327d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x285dfc0_0 .net "clk", 0 0, v0x285fe90_0;  1 drivers
v0x285e080_0 .var "wavedrom_enable", 0 0;
v0x285e140_0 .var "wavedrom_title", 511 0;
v0x285e200_0 .var "x1", 0 0;
v0x285e2a0_0 .var "x2", 0 0;
v0x285e390_0 .var "x3", 0 0;
E_0x282d520/0 .event negedge, v0x285dfc0_0;
E_0x282d520/1 .event posedge, v0x285dfc0_0;
E_0x282d520 .event/or E_0x282d520/0, E_0x282d520/1;
E_0x282d2b0 .event negedge, v0x285dfc0_0;
E_0x28189f0 .event posedge, v0x285dfc0_0;
S_0x285dac0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x285d7e0;
 .timescale -12 -12;
v0x285dcc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x285ddc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x285d7e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x285e490 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x28327d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x2861570 .functor AND 1, L_0x28613c0, v0x285e2a0_0, C4<1>, C4<1>;
L_0x28618f0 .functor AND 1, L_0x2861570, L_0x2861740, C4<1>, C4<1>;
L_0x2861aa0 .functor AND 1, L_0x2861a00, v0x285e2a0_0, C4<1>, C4<1>;
L_0x2861b60 .functor AND 1, L_0x2861aa0, v0x285e200_0, C4<1>, C4<1>;
L_0x2861c50 .functor OR 1, L_0x28618f0, L_0x2861b60, C4<0>, C4<0>;
L_0x2861e30 .functor AND 1, v0x285e390_0, L_0x2861d60, C4<1>, C4<1>;
L_0x2861f30 .functor AND 1, L_0x2861e30, v0x285e200_0, C4<1>, C4<1>;
L_0x2861ff0 .functor OR 1, L_0x2861c50, L_0x2861f30, C4<0>, C4<0>;
L_0x2862150 .functor AND 1, v0x285e390_0, v0x285e2a0_0, C4<1>, C4<1>;
L_0x28621c0 .functor AND 1, L_0x2862150, v0x285e200_0, C4<1>, C4<1>;
L_0x28622e0 .functor OR 1, L_0x2861ff0, L_0x28621c0, C4<0>, C4<0>;
v0x285e6a0_0 .net *"_ivl_1", 0 0, L_0x28613c0;  1 drivers
v0x285e760_0 .net *"_ivl_11", 0 0, L_0x2861aa0;  1 drivers
v0x285e820_0 .net *"_ivl_13", 0 0, L_0x2861b60;  1 drivers
v0x285e8f0_0 .net *"_ivl_15", 0 0, L_0x2861c50;  1 drivers
v0x285e9b0_0 .net *"_ivl_17", 0 0, L_0x2861d60;  1 drivers
v0x285eac0_0 .net *"_ivl_19", 0 0, L_0x2861e30;  1 drivers
v0x285eb80_0 .net *"_ivl_21", 0 0, L_0x2861f30;  1 drivers
v0x285ec40_0 .net *"_ivl_23", 0 0, L_0x2861ff0;  1 drivers
v0x285ed00_0 .net *"_ivl_25", 0 0, L_0x2862150;  1 drivers
v0x285ee50_0 .net *"_ivl_27", 0 0, L_0x28621c0;  1 drivers
v0x285ef10_0 .net *"_ivl_3", 0 0, L_0x2861570;  1 drivers
v0x285efd0_0 .net *"_ivl_5", 0 0, L_0x2861740;  1 drivers
v0x285f090_0 .net *"_ivl_7", 0 0, L_0x28618f0;  1 drivers
v0x285f150_0 .net *"_ivl_9", 0 0, L_0x2861a00;  1 drivers
v0x285f210_0 .net "f", 0 0, L_0x28622e0;  alias, 1 drivers
v0x285f2d0_0 .net "x1", 0 0, v0x285e200_0;  alias, 1 drivers
v0x285f370_0 .net "x2", 0 0, v0x285e2a0_0;  alias, 1 drivers
v0x285f570_0 .net "x3", 0 0, v0x285e390_0;  alias, 1 drivers
L_0x28613c0 .reduce/nor v0x285e390_0;
L_0x2861740 .reduce/nor v0x285e200_0;
L_0x2861a00 .reduce/nor v0x285e390_0;
L_0x2861d60 .reduce/nor v0x285e2a0_0;
S_0x285f6e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x28327d0;
 .timescale -12 -12;
E_0x282d770 .event anyedge, v0x2860110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2860110_0;
    %nor/r;
    %assign/vec4 v0x2860110_0, 0;
    %wait E_0x282d770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x285d7e0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x285e200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285e2a0_0, 0;
    %assign/vec4 v0x285e390_0, 0;
    %wait E_0x282d2b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28189f0;
    %load/vec4 v0x285e390_0;
    %load/vec4 v0x285e2a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x285e200_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x285e200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285e2a0_0, 0;
    %assign/vec4 v0x285e390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x282d2b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x285ddc0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x282d520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x285e200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285e2a0_0, 0;
    %assign/vec4 v0x285e390_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28327d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285fe90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2860110_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28327d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x285fe90_0;
    %inv;
    %store/vec4 v0x285fe90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28327d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x285dfc0_0, v0x2860270_0, v0x28606f0_0, v0x2860540_0, v0x28604a0_0, v0x285ffd0_0, v0x285ff30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28327d0;
T_7 ;
    %load/vec4 v0x2860070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2860070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2860070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2860070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2860070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2860070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2860070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28327d0;
T_8 ;
    %wait E_0x282d520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2860070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2860070_0, 4, 32;
    %load/vec4 v0x28601b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2860070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2860070_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2860070_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2860070_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x285ffd0_0;
    %load/vec4 v0x285ffd0_0;
    %load/vec4 v0x285ff30_0;
    %xor;
    %load/vec4 v0x285ffd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2860070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2860070_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2860070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2860070_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/truthtable1/iter0/response4/top_module.sv";
