#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May  7 20:21:54 2024
# Process ID: 6952
# Current directory: D:/DATA/third/Term_2/mano_16bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20044 D:\DATA\third\Term_2\mano_16bit\mano_16bit.xpr
# Log file: D:/DATA/third/Term_2/mano_16bit/vivado.log
# Journal file: D:/DATA/third/Term_2/mano_16bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DATA/third/Term_2/mano_16bit/mano_16bit.xpr
INFO: [Project 1-313] Project file moved from 'D:/DATA/third/Term_2/New folder/Mano_16bit/mano_16bit' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 792.852 ; gain = 56.352
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DATA/third/Term_2/mano_16bit/mano_16bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mano_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DATA/third/Term_2/mano_16bit/mano_16bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mano_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/COMMEN_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMMEN_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/MUX_8_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/REG_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/REG_AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_AR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/REG_DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_DR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/REG_IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/REG_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/mano.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mano
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/seq_counter_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_counter_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/Manoo_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mano_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DATA/third/Term_2/mano_16bit/mano_16bit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DATA/third/Term_2/mano_16bit/mano_16bit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/program/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 69c7f1bbcfa147e7969115969f7b8fb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mano_tb_behav xil_defaultlib.mano_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/mano.v" Line 1. Module mano doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/seq_counter_4.v" Line 1. Module seq_counter_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/REG_IR.v" Line 1. Module REG_IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/COMMEN_BUS.v" Line 1. Module COMMEN_BUS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/MUX_8_3.v" Line 1. Module MUX_8_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/REG_PC.v" Line 1. Module REG_PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/REG_AR.v" Line 1. Module REG_AR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/REG_AC.v" Line 1. Module REG_AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/REG_DR.v" Line 1. Module REG_DR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DATA/third/Term_2/mano_16bit/mano_16bit.srcs/sim_1/new/MEMORY.v" Line 1. Module MEMORY doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seq_counter_4
Compiling module xil_defaultlib.REG_IR
Compiling module xil_defaultlib.COMMEN_BUS
Compiling module xil_defaultlib.MUX_8_3
Compiling module xil_defaultlib.REG_PC
Compiling module xil_defaultlib.REG_AR
Compiling module xil_defaultlib.REG_AC
Compiling module xil_defaultlib.REG_DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.mano
Compiling module xil_defaultlib.mano_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mano_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 801.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DATA/third/Term_2/mano_16bit/mano_16bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mano_tb_behav -key {Behavioral:sim_1:Functional:mano_tb} -tclbatch {mano_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source mano_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mano_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 819.582 ; gain = 17.586
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  7 20:23:12 2024...
