{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 17:39:31 2018 " "Info: Processing started: Tue Apr 17 17:39:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CourseProject -c CourseProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CourseProject -c CourseProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "encrease_counter_of_use_impulse " "Info: Assuming node \"encrease_counter_of_use_impulse\" is an undefined clock" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -416 -248 8 -400 "encrease_counter_of_use_impulse" "" } { -88 1712 1885 -72 "encrease_counter_of_use_impulse" "" } { 88 1712 1885 104 "encrease_counter_of_use_impulse" "" } { 256 1712 1885 272 "encrease_counter_of_use_impulse" "" } { 432 1712 1885 448 "encrease_counter_of_use_impulse" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "encrease_counter_of_use_impulse" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "set_reset_busy_flag_impulse " "Info: Assuming node \"set_reset_busy_flag_impulse\" is an undefined clock" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -488 -224 8 -472 "set_reset_busy_flag_impulse" "" } { -456 1392 1547 -440 "set_reset_busy_flag_impulse" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_reset_busy_flag_impulse" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "set\[1\] " "Info: Assuming node \"set\[1\]\" is an undefined clock" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -544 -160 8 -528 "set\[1..0\]" "" } { 184 1384 1536 200 "set\[1..0\]" "" } { 32 2488 2504 120 "set\[1..0\]" "" } { -472 1392 1544 -456 "set\[1..0\]" "" } { -576 1936 1952 -512 "set\[1..0\]" "" } { -555 1152 1168 -488 "set\[1..0\]" "" } { -456 248 368 -440 "set\[1..0\]" "" } { 136 1200 1216 200 "set\[1..0\]" "" } { 240 376 528 256 "set\[1..0\]" "" } { -48 392 520 -32 "set\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "set\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "set\[0\] " "Info: Assuming node \"set\[0\]\" is an undefined clock" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -544 -160 8 -528 "set\[1..0\]" "" } { 184 1384 1536 200 "set\[1..0\]" "" } { 32 2488 2504 120 "set\[1..0\]" "" } { -472 1392 1544 -456 "set\[1..0\]" "" } { -576 1936 1952 -512 "set\[1..0\]" "" } { -555 1152 1168 -488 "set\[1..0\]" "" } { -456 248 368 -440 "set\[1..0\]" "" } { 136 1200 1216 200 "set\[1..0\]" "" } { 240 376 528 256 "set\[1..0\]" "" } { -48 392 520 -32 "set\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "set\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "change_tag_impulse " "Info: Assuming node \"change_tag_impulse\" is an undefined clock" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -440 -184 8 -424 "change_tag_impulse" "" } { -440 248 368 -424 "change_tag_impulse" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "change_tag_impulse" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "48 " "Warning: Found 48 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\] " "Info: Detected gated clock \"lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 36 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\] " "Info: Detected gated clock \"lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 33 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\] " "Info: Detected gated clock \"lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 35 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] " "Info: Detected gated clock \"lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 34 11 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\] " "Info: Detected gated clock \"lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 36 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\] " "Info: Detected gated clock \"lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 33 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\] " "Info: Detected gated clock \"lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 35 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] " "Info: Detected gated clock \"lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]\" as buffer" {  } { { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 34 11 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AndNotForBusLines:inst54\|inst1~0 " "Info: Detected gated clock \"AndNotForBusLines:inst54\|inst1~0\" as buffer" {  } { { "AndNotForBusLines.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/AndNotForBusLines.bdf" { { 136 -744 -680 280 "inst1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AndNotForBusLines:inst54\|inst1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 416 1864 1928 464 "inst21" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst53\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AndNotForBusLines:inst50\|inst1~0 " "Info: Detected gated clock \"AndNotForBusLines:inst50\|inst1~0\" as buffer" {  } { { "AndNotForBusLines.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/AndNotForBusLines.bdf" { { 136 -744 -680 280 "inst1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AndNotForBusLines:inst50\|inst1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 72 1864 1928 120 "inst9" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AndNotForBusLines:inst52\|inst1~0 " "Info: Detected gated clock \"AndNotForBusLines:inst52\|inst1~0\" as buffer" {  } { { "AndNotForBusLines.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/AndNotForBusLines.bdf" { { 136 -744 -680 280 "inst1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AndNotForBusLines:inst52\|inst1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 240 1864 1928 288 "inst20" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst51\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AndNotForBusLines:inst49\|inst1~0 " "Info: Detected gated clock \"AndNotForBusLines:inst49\|inst1~0\" as buffer" {  } { { "AndNotForBusLines.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/AndNotForBusLines.bdf" { { 136 -744 -680 280 "inst1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AndNotForBusLines:inst49\|inst1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -104 1864 1928 -56 "inst8" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst47\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "encrease_counter_of_use_impulse register register lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\] lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\] 500.0 MHz Internal " "Info: Clock \"encrease_counter_of_use_impulse\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\]\" and destination register \"lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.679 ns + Longest register register " "Info: + Longest register to register delay is 1.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\] 1 REG LCFF_X27_Y5_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y5_N23; Fanout = 4; REG Node = 'lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.350 ns) 0.609 ns lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_comb_bita2~COUT 2 COMB LCCOMB_X27_Y5_N4 2 " "Info: 2: + IC(0.259 ns) + CELL(0.350 ns) = 0.609 ns; Loc. = LCCOMB_X27_Y5_N4; Fanout = 2; COMB Node = 'lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.644 ns lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_comb_bita3~COUT 3 COMB LCCOMB_X27_Y5_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.644 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 2; COMB Node = 'lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.679 ns lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_comb_bita4~COUT 4 COMB LCCOMB_X27_Y5_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.679 ns; Loc. = LCCOMB_X27_Y5_N8; Fanout = 2; COMB Node = 'lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.714 ns lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_comb_bita5~COUT 5 COMB LCCOMB_X27_Y5_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.714 ns; Loc. = LCCOMB_X27_Y5_N10; Fanout = 2; COMB Node = 'lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.839 ns lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_comb_bita6 6 COMB LCCOMB_X27_Y5_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.839 ns; Loc. = LCCOMB_X27_Y5_N12; Fanout = 1; COMB Node = 'lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|counter_comb_bita6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.366 ns) 1.524 ns lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]~feeder 7 COMB LCCOMB_X27_Y5_N18 1 " "Info: 7: + IC(0.319 ns) + CELL(0.366 ns) = 1.524 ns; Loc. = LCCOMB_X27_Y5_N18; Fanout = 1; COMB Node = 'lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6 lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]~feeder } "NODE_NAME" } } { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.679 ns lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\] 8 REG LCFF_X27_Y5_N19 4 " "Info: 8: + IC(0.000 ns) + CELL(0.155 ns) = 1.679 ns; Loc. = LCFF_X27_Y5_N19; Fanout = 4; REG Node = 'lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]~feeder lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.101 ns ( 65.57 % ) " "Info: Total cell delay = 1.101 ns ( 65.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.578 ns ( 34.43 % ) " "Info: Total interconnect delay = 0.578 ns ( 34.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6 lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]~feeder lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.679 ns" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6 {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]~feeder {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] {} } { 0.000ns 0.259ns 0.000ns 0.000ns 0.000ns 0.000ns 0.319ns 0.000ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "encrease_counter_of_use_impulse destination 4.547 ns + Shortest register " "Info: + Shortest clock path from clock \"encrease_counter_of_use_impulse\" to destination register is 4.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns encrease_counter_of_use_impulse 1 CLK PIN_U18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 4; CLK Node = 'encrease_counter_of_use_impulse'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { encrease_counter_of_use_impulse } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -416 -248 8 -400 "encrease_counter_of_use_impulse" "" } { -88 1712 1885 -72 "encrease_counter_of_use_impulse" "" } { 88 1712 1885 104 "encrease_counter_of_use_impulse" "" } { 256 1712 1885 272 "encrease_counter_of_use_impulse" "" } { 432 1712 1885 448 "encrease_counter_of_use_impulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.053 ns) 2.169 ns inst9 2 COMB LCCOMB_X23_Y3_N28 1 " "Info: 2: + IC(1.306 ns) + CELL(0.053 ns) = 2.169 ns; Loc. = LCCOMB_X23_Y3_N28; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { encrease_counter_of_use_impulse inst9 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 72 1864 1928 120 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.000 ns) 3.275 ns inst9~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.106 ns) + CELL(0.000 ns) = 3.275 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 72 1864 1928 120 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 4.547 ns lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\] 4 REG LCFF_X27_Y5_N19 4 " "Info: 4: + IC(0.654 ns) + CELL(0.618 ns) = 4.547 ns; Loc. = LCFF_X27_Y5_N19; Fanout = 4; REG Node = 'lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst9~clkctrl lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 32.57 % ) " "Info: Total cell delay = 1.481 ns ( 32.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.066 ns ( 67.43 % ) " "Info: Total interconnect delay = 3.066 ns ( 67.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { encrease_counter_of_use_impulse inst9 inst9~clkctrl lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.547 ns" { encrease_counter_of_use_impulse {} encrease_counter_of_use_impulse~combout {} inst9 {} inst9~clkctrl {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] {} } { 0.000ns 0.000ns 1.306ns 1.106ns 0.654ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "encrease_counter_of_use_impulse source 4.547 ns - Longest register " "Info: - Longest clock path from clock \"encrease_counter_of_use_impulse\" to source register is 4.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns encrease_counter_of_use_impulse 1 CLK PIN_U18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 4; CLK Node = 'encrease_counter_of_use_impulse'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { encrease_counter_of_use_impulse } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -416 -248 8 -400 "encrease_counter_of_use_impulse" "" } { -88 1712 1885 -72 "encrease_counter_of_use_impulse" "" } { 88 1712 1885 104 "encrease_counter_of_use_impulse" "" } { 256 1712 1885 272 "encrease_counter_of_use_impulse" "" } { 432 1712 1885 448 "encrease_counter_of_use_impulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.053 ns) 2.169 ns inst9 2 COMB LCCOMB_X23_Y3_N28 1 " "Info: 2: + IC(1.306 ns) + CELL(0.053 ns) = 2.169 ns; Loc. = LCCOMB_X23_Y3_N28; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { encrease_counter_of_use_impulse inst9 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 72 1864 1928 120 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.000 ns) 3.275 ns inst9~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.106 ns) + CELL(0.000 ns) = 3.275 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { 72 1864 1928 120 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 4.547 ns lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\] 4 REG LCFF_X27_Y5_N23 4 " "Info: 4: + IC(0.654 ns) + CELL(0.618 ns) = 4.547 ns; Loc. = LCFF_X27_Y5_N23; Fanout = 4; REG Node = 'lpm_counter0:inst48\|lpm_counter:lpm_counter_component\|cntr_u9j:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst9~clkctrl lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 32.57 % ) " "Info: Total cell delay = 1.481 ns ( 32.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.066 ns ( 67.43 % ) " "Info: Total interconnect delay = 3.066 ns ( 67.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { encrease_counter_of_use_impulse inst9 inst9~clkctrl lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.547 ns" { encrease_counter_of_use_impulse {} encrease_counter_of_use_impulse~combout {} inst9 {} inst9~clkctrl {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.306ns 1.106ns 0.654ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { encrease_counter_of_use_impulse inst9 inst9~clkctrl lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.547 ns" { encrease_counter_of_use_impulse {} encrease_counter_of_use_impulse~combout {} inst9 {} inst9~clkctrl {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] {} } { 0.000ns 0.000ns 1.306ns 1.106ns 0.654ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { encrease_counter_of_use_impulse inst9 inst9~clkctrl lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.547 ns" { encrease_counter_of_use_impulse {} encrease_counter_of_use_impulse~combout {} inst9 {} inst9~clkctrl {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.306ns 1.106ns 0.654ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6 lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]~feeder lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.679 ns" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6 {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]~feeder {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] {} } { 0.000ns 0.259ns 0.000ns 0.000ns 0.000ns 0.000ns 0.319ns 0.000ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.366ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { encrease_counter_of_use_impulse inst9 inst9~clkctrl lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.547 ns" { encrease_counter_of_use_impulse {} encrease_counter_of_use_impulse~combout {} inst9 {} inst9~clkctrl {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] {} } { 0.000ns 0.000ns 1.306ns 1.106ns 0.654ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { encrease_counter_of_use_impulse inst9 inst9~clkctrl lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.547 ns" { encrease_counter_of_use_impulse {} encrease_counter_of_use_impulse~combout {} inst9 {} inst9~clkctrl {} lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.306ns 1.106ns 0.654ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] {} } {  } {  } "" } } { "db/cntr_u9j.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_u9j.tdf" 92 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "set_reset_busy_flag_impulse register register inst14 inst14 500.0 MHz Internal " "Info: Clock \"set_reset_busy_flag_impulse\" Internal fmax is restricted to 500.0 MHz between source register \"inst14\" and destination register \"inst14\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14 1 REG LCFF_X25_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns inst14~0 2 COMB LCCOMB_X25_Y8_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X25_Y8_N16; Fanout = 1; COMB Node = 'inst14~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { inst14 inst14~0 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns inst14 3 REG LCFF_X25_Y8_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst14~0 inst14 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst14 inst14~0 inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst14 {} inst14~0 {} inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_reset_busy_flag_impulse destination 3.332 ns + Shortest register " "Info: + Shortest clock path from clock \"set_reset_busy_flag_impulse\" to destination register is 3.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns set_reset_busy_flag_impulse 1 CLK PIN_V22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V22; Fanout = 4; CLK Node = 'set_reset_busy_flag_impulse'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_reset_busy_flag_impulse } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -488 -224 8 -472 "set_reset_busy_flag_impulse" "" } { -456 1392 1547 -440 "set_reset_busy_flag_impulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.053 ns) 2.502 ns lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] 2 COMB LCCOMB_X25_Y8_N28 1 " "Info: 2: + IC(1.619 ns) + CELL(0.053 ns) = 2.502 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 1; COMB Node = 'lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { set_reset_busy_flag_impulse lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 3.332 ns inst14 3 REG LCFF_X25_Y8_N17 2 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 3.332 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 45.05 % ) " "Info: Total cell delay = 1.501 ns ( 45.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.831 ns ( 54.95 % ) " "Info: Total interconnect delay = 1.831 ns ( 54.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { set_reset_busy_flag_impulse lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { set_reset_busy_flag_impulse {} set_reset_busy_flag_impulse~combout {} lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} inst14 {} } { 0.000ns 0.000ns 1.619ns 0.212ns } { 0.000ns 0.830ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_reset_busy_flag_impulse source 3.332 ns - Longest register " "Info: - Longest clock path from clock \"set_reset_busy_flag_impulse\" to source register is 3.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns set_reset_busy_flag_impulse 1 CLK PIN_V22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V22; Fanout = 4; CLK Node = 'set_reset_busy_flag_impulse'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_reset_busy_flag_impulse } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -488 -224 8 -472 "set_reset_busy_flag_impulse" "" } { -456 1392 1547 -440 "set_reset_busy_flag_impulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.053 ns) 2.502 ns lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] 2 COMB LCCOMB_X25_Y8_N28 1 " "Info: 2: + IC(1.619 ns) + CELL(0.053 ns) = 2.502 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 1; COMB Node = 'lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { set_reset_busy_flag_impulse lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 3.332 ns inst14 3 REG LCFF_X25_Y8_N17 2 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 3.332 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 45.05 % ) " "Info: Total cell delay = 1.501 ns ( 45.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.831 ns ( 54.95 % ) " "Info: Total interconnect delay = 1.831 ns ( 54.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { set_reset_busy_flag_impulse lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { set_reset_busy_flag_impulse {} set_reset_busy_flag_impulse~combout {} lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} inst14 {} } { 0.000ns 0.000ns 1.619ns 0.212ns } { 0.000ns 0.830ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { set_reset_busy_flag_impulse lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { set_reset_busy_flag_impulse {} set_reset_busy_flag_impulse~combout {} lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} inst14 {} } { 0.000ns 0.000ns 1.619ns 0.212ns } { 0.000ns 0.830ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst14 inst14~0 inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst14 {} inst14~0 {} inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { set_reset_busy_flag_impulse lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { set_reset_busy_flag_impulse {} set_reset_busy_flag_impulse~combout {} lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} inst14 {} } { 0.000ns 0.000ns 1.619ns 0.212ns } { 0.000ns 0.830ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { inst14 {} } {  } {  } "" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "set\[1\] register register inst14 inst14 500.0 MHz Internal " "Info: Clock \"set\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"inst14\" and destination register \"inst14\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14 1 REG LCFF_X25_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns inst14~0 2 COMB LCCOMB_X25_Y8_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X25_Y8_N16; Fanout = 1; COMB Node = 'inst14~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { inst14 inst14~0 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns inst14 3 REG LCFF_X25_Y8_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst14~0 inst14 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst14 inst14~0 inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst14 {} inst14~0 {} inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set\[1\] destination 3.102 ns + Shortest register " "Info: + Shortest clock path from clock \"set\[1\]\" to destination register is 3.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns set\[1\] 1 CLK PIN_T3 30 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T3; Fanout = 30; CLK Node = 'set\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set[1] } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -544 -160 8 -528 "set\[1..0\]" "" } { 184 1384 1536 200 "set\[1..0\]" "" } { 32 2488 2504 120 "set\[1..0\]" "" } { -472 1392 1544 -456 "set\[1..0\]" "" } { -576 1936 1952 -512 "set\[1..0\]" "" } { -555 1152 1168 -488 "set\[1..0\]" "" } { -456 248 368 -440 "set\[1..0\]" "" } { 136 1200 1216 200 "set\[1..0\]" "" } { 240 376 528 256 "set\[1..0\]" "" } { -48 392 520 -32 "set\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.225 ns) 2.272 ns lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] 2 COMB LCCOMB_X25_Y8_N28 1 " "Info: 2: + IC(1.237 ns) + CELL(0.225 ns) = 2.272 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 1; COMB Node = 'lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { set[1] lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 3.102 ns inst14 3 REG LCFF_X25_Y8_N17 2 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 3.102 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.653 ns ( 53.29 % ) " "Info: Total cell delay = 1.653 ns ( 53.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.449 ns ( 46.71 % ) " "Info: Total interconnect delay = 1.449 ns ( 46.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { set[1] lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { set[1] {} set[1]~combout {} lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} inst14 {} } { 0.000ns 0.000ns 1.237ns 0.212ns } { 0.000ns 0.810ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set\[1\] source 3.102 ns - Longest register " "Info: - Longest clock path from clock \"set\[1\]\" to source register is 3.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns set\[1\] 1 CLK PIN_T3 30 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T3; Fanout = 30; CLK Node = 'set\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set[1] } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -544 -160 8 -528 "set\[1..0\]" "" } { 184 1384 1536 200 "set\[1..0\]" "" } { 32 2488 2504 120 "set\[1..0\]" "" } { -472 1392 1544 -456 "set\[1..0\]" "" } { -576 1936 1952 -512 "set\[1..0\]" "" } { -555 1152 1168 -488 "set\[1..0\]" "" } { -456 248 368 -440 "set\[1..0\]" "" } { 136 1200 1216 200 "set\[1..0\]" "" } { 240 376 528 256 "set\[1..0\]" "" } { -48 392 520 -32 "set\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.225 ns) 2.272 ns lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] 2 COMB LCCOMB_X25_Y8_N28 1 " "Info: 2: + IC(1.237 ns) + CELL(0.225 ns) = 2.272 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 1; COMB Node = 'lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { set[1] lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 3.102 ns inst14 3 REG LCFF_X25_Y8_N17 2 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 3.102 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.653 ns ( 53.29 % ) " "Info: Total cell delay = 1.653 ns ( 53.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.449 ns ( 46.71 % ) " "Info: Total interconnect delay = 1.449 ns ( 46.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { set[1] lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { set[1] {} set[1]~combout {} lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} inst14 {} } { 0.000ns 0.000ns 1.237ns 0.212ns } { 0.000ns 0.810ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { set[1] lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { set[1] {} set[1]~combout {} lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} inst14 {} } { 0.000ns 0.000ns 1.237ns 0.212ns } { 0.000ns 0.810ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst14 inst14~0 inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst14 {} inst14~0 {} inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { set[1] lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { set[1] {} set[1]~combout {} lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} inst14 {} } { 0.000ns 0.000ns 1.237ns 0.212ns } { 0.000ns 0.810ns 0.225ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { inst14 {} } {  } {  } "" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "set\[0\] register register inst14 inst14 500.0 MHz Internal " "Info: Clock \"set\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"inst14\" and destination register \"inst14\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14 1 REG LCFF_X25_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns inst14~0 2 COMB LCCOMB_X25_Y8_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X25_Y8_N16; Fanout = 1; COMB Node = 'inst14~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { inst14 inst14~0 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns inst14 3 REG LCFF_X25_Y8_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst14~0 inst14 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst14 inst14~0 inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst14 {} inst14~0 {} inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set\[0\] destination 2.994 ns + Shortest register " "Info: + Shortest clock path from clock \"set\[0\]\" to destination register is 2.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns set\[0\] 1 CLK PIN_AA9 30 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 30; CLK Node = 'set\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set[0] } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -544 -160 8 -528 "set\[1..0\]" "" } { 184 1384 1536 200 "set\[1..0\]" "" } { 32 2488 2504 120 "set\[1..0\]" "" } { -472 1392 1544 -456 "set\[1..0\]" "" } { -576 1936 1952 -512 "set\[1..0\]" "" } { -555 1152 1168 -488 "set\[1..0\]" "" } { -456 248 368 -440 "set\[1..0\]" "" } { 136 1200 1216 200 "set\[1..0\]" "" } { 240 376 528 256 "set\[1..0\]" "" } { -48 392 520 -32 "set\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.228 ns) 2.164 ns lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] 2 COMB LCCOMB_X25_Y8_N28 1 " "Info: 2: + IC(1.164 ns) + CELL(0.228 ns) = 2.164 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 1; COMB Node = 'lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { set[0] lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.994 ns inst14 3 REG LCFF_X25_Y8_N17 2 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.994 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 54.04 % ) " "Info: Total cell delay = 1.618 ns ( 54.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 45.96 % ) " "Info: Total interconnect delay = 1.376 ns ( 45.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { set[0] lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { set[0] {} set[0]~combout {} lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} inst14 {} } { 0.000ns 0.000ns 1.164ns 0.212ns } { 0.000ns 0.772ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set\[0\] source 2.994 ns - Longest register " "Info: - Longest clock path from clock \"set\[0\]\" to source register is 2.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns set\[0\] 1 CLK PIN_AA9 30 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 30; CLK Node = 'set\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set[0] } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -544 -160 8 -528 "set\[1..0\]" "" } { 184 1384 1536 200 "set\[1..0\]" "" } { 32 2488 2504 120 "set\[1..0\]" "" } { -472 1392 1544 -456 "set\[1..0\]" "" } { -576 1936 1952 -512 "set\[1..0\]" "" } { -555 1152 1168 -488 "set\[1..0\]" "" } { -456 248 368 -440 "set\[1..0\]" "" } { 136 1200 1216 200 "set\[1..0\]" "" } { 240 376 528 256 "set\[1..0\]" "" } { -48 392 520 -32 "set\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.228 ns) 2.164 ns lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] 2 COMB LCCOMB_X25_Y8_N28 1 " "Info: 2: + IC(1.164 ns) + CELL(0.228 ns) = 2.164 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 1; COMB Node = 'lpm_decode0:inst45\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { set[0] lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.994 ns inst14 3 REG LCFF_X25_Y8_N17 2 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.994 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 54.04 % ) " "Info: Total cell delay = 1.618 ns ( 54.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 45.96 % ) " "Info: Total interconnect delay = 1.376 ns ( 45.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { set[0] lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { set[0] {} set[0]~combout {} lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} inst14 {} } { 0.000ns 0.000ns 1.164ns 0.212ns } { 0.000ns 0.772ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { set[0] lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { set[0] {} set[0]~combout {} lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} inst14 {} } { 0.000ns 0.000ns 1.164ns 0.212ns } { 0.000ns 0.772ns 0.228ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst14 inst14~0 inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst14 {} inst14~0 {} inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { set[0] lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { set[0] {} set[0]~combout {} lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} inst14 {} } { 0.000ns 0.000ns 1.164ns 0.212ns } { 0.000ns 0.772ns 0.228ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { inst14 {} } {  } {  } "" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -616 1784 1848 -536 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "change_tag_impulse " "Info: No valid register-to-register data paths exist for clock \"change_tag_impulse\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff1:inst18\|lpm_ff:lpm_ff_component\|dffs\[1\] new_tag\[1\] set\[0\] 2.262 ns register " "Info: tsu for register \"lpm_dff1:inst18\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"new_tag\[1\]\", clock pin = \"set\[0\]\") is 2.262 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.282 ns + Longest pin register " "Info: + Longest pin to register delay is 6.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns new_tag\[1\] 1 PIN PIN_T6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T6; Fanout = 4; PIN Node = 'new_tag\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_tag[1] } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -520 -160 8 -504 "new_tag\[3..0\]" "" } { -600 776 864 -584 "new_tag\[3..0\]" "" } { -512 776 864 -496 "new_tag\[3..0\]" "" } { -424 776 864 -408 "new_tag\[3..0\]" "" } { -336 776 864 -320 "new_tag\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.163 ns) + CELL(0.309 ns) 6.282 ns lpm_dff1:inst18\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LCFF_X6_Y10_N27 1 " "Info: 2: + IC(5.163 ns) + CELL(0.309 ns) = 6.282 ns; Loc. = LCFF_X6_Y10_N27; Fanout = 1; REG Node = 'lpm_dff1:inst18\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { new_tag[1] lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.119 ns ( 17.81 % ) " "Info: Total cell delay = 1.119 ns ( 17.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.163 ns ( 82.19 % ) " "Info: Total interconnect delay = 5.163 ns ( 82.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { new_tag[1] lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.282 ns" { new_tag[1] {} new_tag[1]~combout {} lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 5.163ns } { 0.000ns 0.810ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set\[0\] destination 4.110 ns - Shortest register " "Info: - Shortest clock path from clock \"set\[0\]\" to destination register is 4.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns set\[0\] 1 CLK PIN_AA9 30 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 30; CLK Node = 'set\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set[0] } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -544 -160 8 -528 "set\[1..0\]" "" } { 184 1384 1536 200 "set\[1..0\]" "" } { 32 2488 2504 120 "set\[1..0\]" "" } { -472 1392 1544 -456 "set\[1..0\]" "" } { -576 1936 1952 -512 "set\[1..0\]" "" } { -555 1152 1168 -488 "set\[1..0\]" "" } { -456 248 368 -440 "set\[1..0\]" "" } { 136 1200 1216 200 "set\[1..0\]" "" } { 240 376 528 256 "set\[1..0\]" "" } { -48 392 520 -32 "set\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.053 ns) 1.921 ns lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\] 2 COMB LCCOMB_X21_Y2_N22 1 " "Info: 2: + IC(1.096 ns) + CELL(0.053 ns) = 1.921 ns; Loc. = LCCOMB_X21_Y2_N22; Fanout = 1; COMB Node = 'lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { set[0] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 36 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.000 ns) 2.830 ns lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(0.909 ns) + CELL(0.000 ns) = 2.830 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 36 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 4.110 ns lpm_dff1:inst18\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X6_Y10_N27 1 " "Info: 4: + IC(0.662 ns) + CELL(0.618 ns) = 4.110 ns; Loc. = LCFF_X6_Y10_N27; Fanout = 1; REG Node = 'lpm_dff1:inst18\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.443 ns ( 35.11 % ) " "Info: Total cell delay = 1.443 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.667 ns ( 64.89 % ) " "Info: Total interconnect delay = 2.667 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.110 ns" { set[0] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.110 ns" { set[0] {} set[0]~combout {} lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] {} lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl {} lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.096ns 0.909ns 0.662ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { new_tag[1] lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.282 ns" { new_tag[1] {} new_tag[1]~combout {} lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 5.163ns } { 0.000ns 0.810ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.110 ns" { set[0] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.110 ns" { set[0] {} set[0]~combout {} lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] {} lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~clkctrl {} lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.096ns 0.909ns 0.662ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "set\[1\] current_tag\[2\] lpm_dff1:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] 10.612 ns register " "Info: tco from clock \"set\[1\]\" to destination pin \"current_tag\[2\]\" through register \"lpm_dff1:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 10.612 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set\[1\] source 5.803 ns + Longest register " "Info: + Longest clock path from clock \"set\[1\]\" to source register is 5.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns set\[1\] 1 CLK PIN_T3 30 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T3; Fanout = 30; CLK Node = 'set\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set[1] } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -544 -160 8 -528 "set\[1..0\]" "" } { 184 1384 1536 200 "set\[1..0\]" "" } { 32 2488 2504 120 "set\[1..0\]" "" } { -472 1392 1544 -456 "set\[1..0\]" "" } { -576 1936 1952 -512 "set\[1..0\]" "" } { -555 1152 1168 -488 "set\[1..0\]" "" } { -456 248 368 -440 "set\[1..0\]" "" } { 136 1200 1216 200 "set\[1..0\]" "" } { 240 376 528 256 "set\[1..0\]" "" } { -48 392 520 -32 "set\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.272 ns) 2.409 ns lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\] 2 COMB LCCOMB_X21_Y2_N26 1 " "Info: 2: + IC(1.327 ns) + CELL(0.272 ns) = 2.409 ns; Loc. = LCCOMB_X21_Y2_N26; Fanout = 1; COMB Node = 'lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { set[1] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.000 ns) 4.495 ns lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]~clkctrl 3 COMB CLKCTRL_G9 4 " "Info: 3: + IC(2.086 ns) + CELL(0.000 ns) = 4.495 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~clkctrl } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.618 ns) 5.803 ns lpm_dff1:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X5_Y11_N21 1 " "Info: 4: + IC(0.690 ns) + CELL(0.618 ns) = 5.803 ns; Loc. = LCFF_X5_Y11_N21; Fanout = 1; REG Node = 'lpm_dff1:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~clkctrl lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 29.30 % ) " "Info: Total cell delay = 1.700 ns ( 29.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.103 ns ( 70.70 % ) " "Info: Total interconnect delay = 4.103 ns ( 70.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.803 ns" { set[1] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~clkctrl lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.803 ns" { set[1] {} set[1]~combout {} lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] {} lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~clkctrl {} lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.327ns 2.086ns 0.690ns } { 0.000ns 0.810ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.715 ns + Longest register pin " "Info: + Longest register to pin delay is 4.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X5_Y11_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y11_N21; Fanout = 1; REG Node = 'lpm_dff1:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.378 ns) 1.000 ns lpm_mux0:inst33\|lpm_mux:lpm_mux_component\|mux_tnc:auto_generated\|l2_w2_n0_mux_dataout~0 2 COMB LCCOMB_X6_Y10_N20 1 " "Info: 2: + IC(0.622 ns) + CELL(0.378 ns) = 1.000 ns; Loc. = LCCOMB_X6_Y10_N20; Fanout = 1; COMB Node = 'lpm_mux0:inst33\|lpm_mux:lpm_mux_component\|mux_tnc:auto_generated\|l2_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_tnc.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_tnc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(1.952 ns) 4.715 ns current_tag\[2\] 3 PIN PIN_E14 0 " "Info: 3: + IC(1.763 ns) + CELL(1.952 ns) = 4.715 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'current_tag\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.715 ns" { lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0 current_tag[2] } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -344 -168 8 -328 "current_tag\[3..0\]" "" } { -456 1232 1336 -440 "current_tag\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.330 ns ( 49.42 % ) " "Info: Total cell delay = 2.330 ns ( 49.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.385 ns ( 50.58 % ) " "Info: Total interconnect delay = 2.385 ns ( 50.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0 current_tag[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.715 ns" { lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] {} lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0 {} current_tag[2] {} } { 0.000ns 0.622ns 1.763ns } { 0.000ns 0.378ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.803 ns" { set[1] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~clkctrl lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.803 ns" { set[1] {} set[1]~combout {} lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] {} lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~clkctrl {} lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.327ns 2.086ns 0.690ns } { 0.000ns 0.810ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0 current_tag[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.715 ns" { lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] {} lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0 {} current_tag[2] {} } { 0.000ns 0.622ns 1.763ns } { 0.000ns 0.378ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "set\[1\] current_tag\[2\] 9.974 ns Longest " "Info: Longest tpd from source pin \"set\[1\]\" to destination pin \"current_tag\[2\]\" is 9.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns set\[1\] 1 CLK PIN_T3 30 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T3; Fanout = 30; CLK Node = 'set\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set[1] } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -544 -160 8 -528 "set\[1..0\]" "" } { 184 1384 1536 200 "set\[1..0\]" "" } { 32 2488 2504 120 "set\[1..0\]" "" } { -472 1392 1544 -456 "set\[1..0\]" "" } { -576 1936 1952 -512 "set\[1..0\]" "" } { -555 1152 1168 -488 "set\[1..0\]" "" } { -456 248 368 -440 "set\[1..0\]" "" } { 136 1200 1216 200 "set\[1..0\]" "" } { 240 376 528 256 "set\[1..0\]" "" } { -48 392 520 -32 "set\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.177 ns) + CELL(0.272 ns) 6.259 ns lpm_mux0:inst33\|lpm_mux:lpm_mux_component\|mux_tnc:auto_generated\|l2_w2_n0_mux_dataout~0 2 COMB LCCOMB_X6_Y10_N20 1 " "Info: 2: + IC(5.177 ns) + CELL(0.272 ns) = 6.259 ns; Loc. = LCCOMB_X6_Y10_N20; Fanout = 1; COMB Node = 'lpm_mux0:inst33\|lpm_mux:lpm_mux_component\|mux_tnc:auto_generated\|l2_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.449 ns" { set[1] lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_tnc.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_tnc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(1.952 ns) 9.974 ns current_tag\[2\] 3 PIN PIN_E14 0 " "Info: 3: + IC(1.763 ns) + CELL(1.952 ns) = 9.974 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'current_tag\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.715 ns" { lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0 current_tag[2] } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -344 -168 8 -328 "current_tag\[3..0\]" "" } { -456 1232 1336 -440 "current_tag\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.034 ns ( 30.42 % ) " "Info: Total cell delay = 3.034 ns ( 30.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.940 ns ( 69.58 % ) " "Info: Total interconnect delay = 6.940 ns ( 69.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.974 ns" { set[1] lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0 current_tag[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.974 ns" { set[1] {} set[1]~combout {} lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0 {} current_tag[2] {} } { 0.000ns 0.000ns 5.177ns 1.763ns } { 0.000ns 0.810ns 0.272ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] new_tag\[0\] set\[1\] 0.644 ns register " "Info: th for register \"lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"new_tag\[0\]\", clock pin = \"set\[1\]\") is 0.644 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set\[1\] destination 5.661 ns + Longest register " "Info: + Longest clock path from clock \"set\[1\]\" to destination register is 5.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns set\[1\] 1 CLK PIN_T3 30 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T3; Fanout = 30; CLK Node = 'set\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set[1] } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -544 -160 8 -528 "set\[1..0\]" "" } { 184 1384 1536 200 "set\[1..0\]" "" } { 32 2488 2504 120 "set\[1..0\]" "" } { -472 1392 1544 -456 "set\[1..0\]" "" } { -576 1936 1952 -512 "set\[1..0\]" "" } { -555 1152 1168 -488 "set\[1..0\]" "" } { -456 248 368 -440 "set\[1..0\]" "" } { 136 1200 1216 200 "set\[1..0\]" "" } { 240 376 528 256 "set\[1..0\]" "" } { -48 392 520 -32 "set\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.272 ns) 2.411 ns lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] 2 COMB LCCOMB_X21_Y2_N8 1 " "Info: 2: + IC(1.329 ns) + CELL(0.272 ns) = 2.411 ns; Loc. = LCCOMB_X21_Y2_N8; Fanout = 1; COMB Node = 'lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { set[1] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.000 ns) 4.354 ns lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]~clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.943 ns) + CELL(0.000 ns) = 4.354 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'lpm_decode0:inst15\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.943 ns" { lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~clkctrl } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_0sf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.618 ns) 5.661 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X6_Y10_N29 1 " "Info: 4: + IC(0.689 ns) + CELL(0.618 ns) = 5.661 ns; Loc. = LCFF_X6_Y10_N29; Fanout = 1; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 30.03 % ) " "Info: Total cell delay = 1.700 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.961 ns ( 69.97 % ) " "Info: Total interconnect delay = 3.961 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.661 ns" { set[1] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.661 ns" { set[1] {} set[1]~combout {} lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.329ns 1.943ns 0.689ns } { 0.000ns 0.810ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.166 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns new_tag\[0\] 1 PIN PIN_V14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V14; Fanout = 4; PIN Node = 'new_tag\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_tag[0] } "NODE_NAME" } } { "CacheControlBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/CacheControlBlock.bdf" { { -520 -160 8 -504 "new_tag\[3..0\]" "" } { -600 776 864 -584 "new_tag\[3..0\]" "" } { -512 776 864 -496 "new_tag\[3..0\]" "" } { -424 776 864 -408 "new_tag\[3..0\]" "" } { -336 776 864 -320 "new_tag\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.030 ns) + CELL(0.309 ns) 5.166 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X6_Y10_N29 1 " "Info: 2: + IC(4.030 ns) + CELL(0.309 ns) = 5.166 ns; Loc. = LCFF_X6_Y10_N29; Fanout = 1; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.339 ns" { new_tag[0] lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 21.99 % ) " "Info: Total cell delay = 1.136 ns ( 21.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.030 ns ( 78.01 % ) " "Info: Total interconnect delay = 4.030 ns ( 78.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { new_tag[0] lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.166 ns" { new_tag[0] {} new_tag[0]~combout {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.030ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.661 ns" { set[1] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.661 ns" { set[1] {} set[1]~combout {} lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.329ns 1.943ns 0.689ns } { 0.000ns 0.810ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { new_tag[0] lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.166 ns" { new_tag[0] {} new_tag[0]~combout {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.030ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 17 17:39:34 2018 " "Info: Processing ended: Tue Apr 17 17:39:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
