$date
   Tue Jan 21 00:19:22 2025 UTC
$end
$version
    MyHDL 0.11.51
$end
$timescale
    1ns
$end

  $scope module spi_testbench $end
    $var reg 1 ! mosi $end
    $var reg 1 " miso $end
    $var reg 1 # sclk $end
    $var reg 1 $ clk $end
    $var reg 1 % cs $end
    $var reg 8 & data_in_master $end
    $var reg 8 ' data_in_slave $end
    $var reg 8 ( data_out_master $end
    $var reg 8 ) data_out_slave $end
    $var reg 1 * start $end
    $scope module SPIMaster0 $end
      $var reg 1 $ clk $end
      $var reg 3 + bit_idx $end
      $var reg 1 , busy $end
      $var reg 1 % cs $end
      $var reg 8 & data_in $end
      $var reg 8 ( data_out $end
      $var reg 1 " miso $end
      $var reg 1 ! mosi $end
      $var reg 1 # sclk $end
      $var reg 8 - shift_reg $end
      $var reg 1 * start $end
    $upscope $end
    $scope module SPISlave0 $end
      $var reg 1 # sclk $end
      $var reg 3 . bit_idx $end
      $var reg 1 % cs $end
      $var reg 8 ' data_in $end
      $var reg 8 ) data_out $end
      $var reg 1 " miso $end
      $var reg 1 ! mosi $end
      $var reg 8 / shift_reg $end
    $upscope $end
  $upscope $end

$enddefinitions $end

$dumpvars
0!
0"
0#
0$
1%
b10100101 &
b01011010 '
b00000000 (
b00000000 )
0*
b000 +
0,
b00000000 -
b000 .
b00000000 /
$end
1*
#10
1$
