-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity invMixColumn is
port (
    ap_ready : OUT STD_LOGIC;
    column_0_read : IN STD_LOGIC_VECTOR (7 downto 0);
    column_1_read : IN STD_LOGIC_VECTOR (7 downto 0);
    column_2_read : IN STD_LOGIC_VECTOR (7 downto 0);
    column_3_read : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of invMixColumn is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_galois_multiplicatio_fu_46_ap_ready : STD_LOGIC;
    signal tmp_galois_multiplicatio_fu_46_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_galois_multiplicatio_fu_54_ap_ready : STD_LOGIC;
    signal tmp_s_galois_multiplicatio_fu_54_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_galois_multiplicatio_fu_62_ap_ready : STD_LOGIC;
    signal tmp_11_galois_multiplicatio_fu_62_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_galois_multiplicatio_fu_70_ap_ready : STD_LOGIC;
    signal tmp_12_galois_multiplicatio_fu_70_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_galois_multiplicatio_fu_78_ap_ready : STD_LOGIC;
    signal tmp_13_galois_multiplicatio_fu_78_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_galois_multiplicatio_fu_86_ap_ready : STD_LOGIC;
    signal tmp_14_galois_multiplicatio_fu_86_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_galois_multiplicatio_fu_94_ap_ready : STD_LOGIC;
    signal tmp_15_galois_multiplicatio_fu_94_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_galois_multiplicatio_fu_102_ap_ready : STD_LOGIC;
    signal tmp_16_galois_multiplicatio_fu_102_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_galois_multiplicatio_fu_110_ap_ready : STD_LOGIC;
    signal tmp_17_galois_multiplicatio_fu_110_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_galois_multiplicatio_fu_118_ap_ready : STD_LOGIC;
    signal tmp_18_galois_multiplicatio_fu_118_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_galois_multiplicatio_fu_126_ap_ready : STD_LOGIC;
    signal tmp_19_galois_multiplicatio_fu_126_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_galois_multiplicatio_fu_134_ap_ready : STD_LOGIC;
    signal tmp_20_galois_multiplicatio_fu_134_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_galois_multiplicatio_fu_142_ap_ready : STD_LOGIC;
    signal tmp_21_galois_multiplicatio_fu_142_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_galois_multiplicatio_fu_150_ap_ready : STD_LOGIC;
    signal tmp_22_galois_multiplicatio_fu_150_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_galois_multiplicatio_fu_158_ap_ready : STD_LOGIC;
    signal tmp_23_galois_multiplicatio_fu_158_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_galois_multiplicatio_fu_166_ap_ready : STD_LOGIC;
    signal tmp_24_galois_multiplicatio_fu_166_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln401_2_fu_180_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln401_1_fu_174_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln405_2_fu_198_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln405_1_fu_192_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln409_2_fu_216_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln409_1_fu_210_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln413_2_fu_234_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln413_1_fu_228_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln401_fu_186_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln405_fu_204_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln409_fu_222_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln413_fu_240_p2 : STD_LOGIC_VECTOR (7 downto 0);

    component galois_multiplicatio IS
    port (
        ap_ready : OUT STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (7 downto 0);
        b : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    tmp_galois_multiplicatio_fu_46 : component galois_multiplicatio
    port map (
        ap_ready => tmp_galois_multiplicatio_fu_46_ap_ready,
        a => column_0_read,
        b => ap_const_lv5_E,
        ap_return => tmp_galois_multiplicatio_fu_46_ap_return);

    tmp_s_galois_multiplicatio_fu_54 : component galois_multiplicatio
    port map (
        ap_ready => tmp_s_galois_multiplicatio_fu_54_ap_ready,
        a => column_3_read,
        b => ap_const_lv5_9,
        ap_return => tmp_s_galois_multiplicatio_fu_54_ap_return);

    tmp_11_galois_multiplicatio_fu_62 : component galois_multiplicatio
    port map (
        ap_ready => tmp_11_galois_multiplicatio_fu_62_ap_ready,
        a => column_2_read,
        b => ap_const_lv5_D,
        ap_return => tmp_11_galois_multiplicatio_fu_62_ap_return);

    tmp_12_galois_multiplicatio_fu_70 : component galois_multiplicatio
    port map (
        ap_ready => tmp_12_galois_multiplicatio_fu_70_ap_ready,
        a => column_1_read,
        b => ap_const_lv5_B,
        ap_return => tmp_12_galois_multiplicatio_fu_70_ap_return);

    tmp_13_galois_multiplicatio_fu_78 : component galois_multiplicatio
    port map (
        ap_ready => tmp_13_galois_multiplicatio_fu_78_ap_ready,
        a => column_1_read,
        b => ap_const_lv5_E,
        ap_return => tmp_13_galois_multiplicatio_fu_78_ap_return);

    tmp_14_galois_multiplicatio_fu_86 : component galois_multiplicatio
    port map (
        ap_ready => tmp_14_galois_multiplicatio_fu_86_ap_ready,
        a => column_0_read,
        b => ap_const_lv5_9,
        ap_return => tmp_14_galois_multiplicatio_fu_86_ap_return);

    tmp_15_galois_multiplicatio_fu_94 : component galois_multiplicatio
    port map (
        ap_ready => tmp_15_galois_multiplicatio_fu_94_ap_ready,
        a => column_3_read,
        b => ap_const_lv5_D,
        ap_return => tmp_15_galois_multiplicatio_fu_94_ap_return);

    tmp_16_galois_multiplicatio_fu_102 : component galois_multiplicatio
    port map (
        ap_ready => tmp_16_galois_multiplicatio_fu_102_ap_ready,
        a => column_2_read,
        b => ap_const_lv5_B,
        ap_return => tmp_16_galois_multiplicatio_fu_102_ap_return);

    tmp_17_galois_multiplicatio_fu_110 : component galois_multiplicatio
    port map (
        ap_ready => tmp_17_galois_multiplicatio_fu_110_ap_ready,
        a => column_2_read,
        b => ap_const_lv5_E,
        ap_return => tmp_17_galois_multiplicatio_fu_110_ap_return);

    tmp_18_galois_multiplicatio_fu_118 : component galois_multiplicatio
    port map (
        ap_ready => tmp_18_galois_multiplicatio_fu_118_ap_ready,
        a => column_1_read,
        b => ap_const_lv5_9,
        ap_return => tmp_18_galois_multiplicatio_fu_118_ap_return);

    tmp_19_galois_multiplicatio_fu_126 : component galois_multiplicatio
    port map (
        ap_ready => tmp_19_galois_multiplicatio_fu_126_ap_ready,
        a => column_0_read,
        b => ap_const_lv5_D,
        ap_return => tmp_19_galois_multiplicatio_fu_126_ap_return);

    tmp_20_galois_multiplicatio_fu_134 : component galois_multiplicatio
    port map (
        ap_ready => tmp_20_galois_multiplicatio_fu_134_ap_ready,
        a => column_3_read,
        b => ap_const_lv5_B,
        ap_return => tmp_20_galois_multiplicatio_fu_134_ap_return);

    tmp_21_galois_multiplicatio_fu_142 : component galois_multiplicatio
    port map (
        ap_ready => tmp_21_galois_multiplicatio_fu_142_ap_ready,
        a => column_3_read,
        b => ap_const_lv5_E,
        ap_return => tmp_21_galois_multiplicatio_fu_142_ap_return);

    tmp_22_galois_multiplicatio_fu_150 : component galois_multiplicatio
    port map (
        ap_ready => tmp_22_galois_multiplicatio_fu_150_ap_ready,
        a => column_2_read,
        b => ap_const_lv5_9,
        ap_return => tmp_22_galois_multiplicatio_fu_150_ap_return);

    tmp_23_galois_multiplicatio_fu_158 : component galois_multiplicatio
    port map (
        ap_ready => tmp_23_galois_multiplicatio_fu_158_ap_ready,
        a => column_1_read,
        b => ap_const_lv5_D,
        ap_return => tmp_23_galois_multiplicatio_fu_158_ap_return);

    tmp_24_galois_multiplicatio_fu_166 : component galois_multiplicatio
    port map (
        ap_ready => tmp_24_galois_multiplicatio_fu_166_ap_ready,
        a => column_0_read,
        b => ap_const_lv5_B,
        ap_return => tmp_24_galois_multiplicatio_fu_166_ap_return);




    ap_ready <= ap_const_logic_1;
    ap_return_0 <= xor_ln401_fu_186_p2;
    ap_return_1 <= xor_ln405_fu_204_p2;
    ap_return_2 <= xor_ln409_fu_222_p2;
    ap_return_3 <= xor_ln413_fu_240_p2;
    xor_ln401_1_fu_174_p2 <= (tmp_s_galois_multiplicatio_fu_54_ap_return xor tmp_galois_multiplicatio_fu_46_ap_return);
    xor_ln401_2_fu_180_p2 <= (tmp_12_galois_multiplicatio_fu_70_ap_return xor tmp_11_galois_multiplicatio_fu_62_ap_return);
    xor_ln401_fu_186_p2 <= (xor_ln401_2_fu_180_p2 xor xor_ln401_1_fu_174_p2);
    xor_ln405_1_fu_192_p2 <= (tmp_14_galois_multiplicatio_fu_86_ap_return xor tmp_13_galois_multiplicatio_fu_78_ap_return);
    xor_ln405_2_fu_198_p2 <= (tmp_16_galois_multiplicatio_fu_102_ap_return xor tmp_15_galois_multiplicatio_fu_94_ap_return);
    xor_ln405_fu_204_p2 <= (xor_ln405_2_fu_198_p2 xor xor_ln405_1_fu_192_p2);
    xor_ln409_1_fu_210_p2 <= (tmp_18_galois_multiplicatio_fu_118_ap_return xor tmp_17_galois_multiplicatio_fu_110_ap_return);
    xor_ln409_2_fu_216_p2 <= (tmp_20_galois_multiplicatio_fu_134_ap_return xor tmp_19_galois_multiplicatio_fu_126_ap_return);
    xor_ln409_fu_222_p2 <= (xor_ln409_2_fu_216_p2 xor xor_ln409_1_fu_210_p2);
    xor_ln413_1_fu_228_p2 <= (tmp_22_galois_multiplicatio_fu_150_ap_return xor tmp_21_galois_multiplicatio_fu_142_ap_return);
    xor_ln413_2_fu_234_p2 <= (tmp_24_galois_multiplicatio_fu_166_ap_return xor tmp_23_galois_multiplicatio_fu_158_ap_return);
    xor_ln413_fu_240_p2 <= (xor_ln413_2_fu_234_p2 xor xor_ln413_1_fu_228_p2);
end behav;
