
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000680                       # Number of seconds simulated
sim_ticks                                   680351000                       # Number of ticks simulated
final_tick                                  680351000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123661                       # Simulator instruction rate (inst/s)
host_op_rate                                   240493                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46575157                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448448                       # Number of bytes of host memory used
host_seconds                                    14.61                       # Real time elapsed on the host
sim_insts                                     1806380                       # Number of instructions simulated
sim_ops                                       3513017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    680351000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          90240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         456320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             546560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        90240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       120128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          120128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1877                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1877                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         132637418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         670712617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             803350035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    132637418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        132637418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176567683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176567683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176567683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        132637418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        670712617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            979917719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000161534500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          145                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          145                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18363                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2244                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8541                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2773                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2773                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 514944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  152512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  546624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               177472                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    495                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   360                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     680349000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8541                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2773                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1755                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.478063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.766374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.323387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          496     28.26%     28.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          413     23.53%     51.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          203     11.57%     63.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          116      6.61%     69.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           83      4.73%     74.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      3.08%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      2.85%     80.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           35      1.99%     82.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          305     17.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1755                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.386207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.785092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.905656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             76     52.41%     52.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            42     28.97%     81.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             9      6.21%     87.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      2.07%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      3.45%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      4.14%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.69%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.69%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.434483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.413863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.848314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              113     77.93%     77.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.07%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28     19.31%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           145                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        86976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       427968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       152512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 127839894.407445564866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 629040010.230013608932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 224166643.394365549088                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2773                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     53339250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    239144000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16425949500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37802.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33540.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5923530.29                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    141620750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               292483250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   40230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17601.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36351.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       756.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       224.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    803.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    260.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6699                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1965                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      60133.37                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8825040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4675440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                33208140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9583920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             72892170                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1337280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       218719830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        11038560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          3173880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              416313300                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            611.909588                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            516857250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       979000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      8621250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     28747750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     140006500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    479636500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3777060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1984785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24233160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2855340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             76387410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2581920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       178825530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        36496800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          7850940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              386728305                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            568.424688                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            505875000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3475000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     18672250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     95046250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     149161000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    392156500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    680351000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  200764                       # Number of BP lookups
system.cpu.branchPred.condPredicted            200764                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              9082                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               154245                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26315                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                528                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          154245                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              84165                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            70080                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4045                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    680351000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      694654                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121924                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1383                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           116                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    680351000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    680351000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      219052                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           253                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       680351000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1360703                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             262974                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2094790                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      200764                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             110480                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1002753                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   18546                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           757                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          151                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    218911                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2565                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1276036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.178894                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.627722                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   664027     52.04%     52.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8352      0.65%     52.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    45255      3.55%     56.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    42323      3.32%     59.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13989      1.10%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    60721      4.76%     65.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13784      1.08%     66.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    32393      2.54%     69.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   395192     30.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1276036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147544                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.539491                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   236396                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                450952                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    556941                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 22474                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   9273                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3960666                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   9273                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   249346                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  206753                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5948                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    564235                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                240481                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3916565                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3750                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  18815                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 139061                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  78035                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4508196                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8693919                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3855731                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2803548                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018241                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   489955                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                152                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            108                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    109459                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               695374                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              126766                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             38667                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12242                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3848184                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 232                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3746421                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4774                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          335398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       494798                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            168                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1276036                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.935984                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.850669                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              476304     37.33%     37.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               64008      5.02%     42.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               99930      7.83%     50.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               93257      7.31%     57.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              124884      9.79%     67.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              116870      9.16%     76.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              103184      8.09%     84.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               81000      6.35%     90.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              116599      9.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1276036                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14398     11.47%     11.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   930      0.74%     12.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.01%     12.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      0.01%     12.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   927      0.74%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    7      0.01%     12.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             55153     43.94%     56.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            45878     36.55%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1027      0.82%     94.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   646      0.51%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6456      5.14%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               74      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6776      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1715160     45.78%     45.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9066      0.24%     46.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1609      0.04%     46.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429873     11.47%     57.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  717      0.02%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19666      0.52%     58.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1799      0.05%     58.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              297000      7.93%     66.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                799      0.02%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236002      6.30%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8015      0.21%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.55%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               242669      6.48%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96960      2.59%     87.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          446470     11.92%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25776      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3746421                       # Type of FU issued
system.cpu.iq.rate                           2.753298                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      125525                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033505                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4673301                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2103636                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1659724                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4225876                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2080276                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2043948                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1697580                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2167590                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108544                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53562                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          100                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9996                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1012                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4306                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   9273                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  128156                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 25703                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3848416                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               943                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                695374                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               126766                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                150                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1493                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 23173                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            100                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3340                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8080                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11420                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3726234                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                682000                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20187                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       803915                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   153980                       # Number of branches executed
system.cpu.iew.exec_stores                     121915                       # Number of stores executed
system.cpu.iew.exec_rate                     2.738462                       # Inst execution rate
system.cpu.iew.wb_sent                        3708536                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3703672                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2457291                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3870168                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.721881                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.634931                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          335480                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9190                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1224434                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.869095                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.230978                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       526833     43.03%     43.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105560      8.62%     51.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        83548      6.82%     58.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49038      4.00%     62.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        81347      6.64%     69.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        40170      3.28%     72.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        46899      3.83%     76.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        42697      3.49%     79.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       248342     20.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1224434                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806380                       # Number of instructions committed
system.cpu.commit.committedOps                3513017                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758582                       # Number of memory references committed
system.cpu.commit.loads                        641812                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930695                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543247     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208574      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3513017                       # Class of committed instruction
system.cpu.commit.bw_lim_events                248342                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4824589                       # The number of ROB reads
system.cpu.rob.rob_writes                     7749050                       # The number of ROB writes
system.cpu.timesIdled                             863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806380                       # Number of Instructions Simulated
system.cpu.committedOps                       3513017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.753276                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.753276                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.327534                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.327534                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3531122                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1420654                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2779862                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2017753                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    656612                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   801959                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1123152                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    680351000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.462688                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              559362                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6874                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.373582                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.462688                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1399766                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1399766                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    680351000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       553571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          553571                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115452                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       669023                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           669023                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       669023                       # number of overall hits
system.cpu.dcache.overall_hits::total          669023                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25974                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1321                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1321                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        27295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          27295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        27295                       # number of overall misses
system.cpu.dcache.overall_misses::total         27295                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1469518500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1469518500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     79904498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79904498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1549422998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1549422998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1549422998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1549422998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       579545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       579545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       696318                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       696318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       696318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       696318                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044818                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044818                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011313                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011313                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039199                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039199                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039199                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56576.518827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56576.518827                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60487.886450                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60487.886450                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56765.817842                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56765.817842                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56765.817842                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56765.817842                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        39675                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          167                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               635                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.480315                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    27.833333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1877                       # number of writebacks
system.cpu.dcache.writebacks::total              1877                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20013                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20013                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          151                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        20164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20164                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20164                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5961                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1170                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7131                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7131                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7131                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7131                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    387559500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    387559500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     74050498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74050498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    461609998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    461609998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    461609998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    461609998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010019                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010019                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010241                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010241                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010241                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010241                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65015.853045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65015.853045                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63291.023932                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63291.023932                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64732.856261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64732.856261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64732.856261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64732.856261                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6874                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    680351000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.990656                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              124284                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               900                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            138.093333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.990656                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.955060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.955060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            439233                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           439233                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    680351000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       217053                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          217053                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       217053                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           217053                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       217053                       # number of overall hits
system.cpu.icache.overall_hits::total          217053                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1858                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1858                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1858                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1858                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1858                       # number of overall misses
system.cpu.icache.overall_misses::total          1858                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    122132000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    122132000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    122132000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    122132000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    122132000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    122132000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       218911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       218911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       218911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       218911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       218911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       218911                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008487                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008487                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008487                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008487                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008487                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65733.046286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65733.046286                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65733.046286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65733.046286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65733.046286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65733.046286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          899                       # number of writebacks
system.cpu.icache.writebacks::total               899                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          446                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          446                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          446                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          446                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          446                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          446                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1412                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1412                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98484500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98484500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98484500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98484500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98484500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98484500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006450                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006450                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006450                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006450                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69748.229462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69748.229462                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69748.229462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69748.229462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69748.229462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69748.229462                       # average overall mshr miss latency
system.cpu.icache.replacements                    899                       # number of replacements
system.membus.snoop_filter.tot_requests         16316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         7773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    680351000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7371                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1877                       # Transaction distribution
system.membus.trans_dist::WritebackClean          899                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4997                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1170                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1170                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5960                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       147776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       147776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       576448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       576448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  724224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8543                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001990                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.044567                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8526     99.80%     99.80% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.20%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8543                       # Request fanout histogram
system.membus.reqLayer2.occupancy            29008500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7496994                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           37423248                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
