
SBT = sbt

# Generare Verilog code
hdl:
	$(SBT) "run-main gcd.GCDMain --targetDir generated --backend v"
