# spi-interface_verilog
project for college for  advanced logic desgin course
