# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:23:56 on Sep 18,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module usr
# -- Compiling module usr_tb
# ** Error: (vlog-13069) usr.v(45): near "[": syntax error, unexpected '[', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 12:23:56 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog usr.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:24:59 on Sep 18,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module usr
# -- Compiling module usr_tb
# ** Error: (vlog-13069) usr.v(45): near "[": syntax error, unexpected '[', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 12:24:59 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog usr.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:26:26 on Sep 18,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module usr
# -- Compiling module usr_tb
# ** Error: (vlog-13069) usr.v(45): near "[": syntax error, unexpected '[', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 12:26:26 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog usr.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:27:24 on Sep 18,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module usr
# -- Compiling module usr_tb
# ** Error: (vlog-13069) usr.v(45): near "[": syntax error, unexpected '[', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 12:27:24 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog usr.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:28:31 on Sep 18,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module usr
# -- Compiling module usr_tb
# 
# Top level modules:
# 	usr_tb
# End time: 12:28:31 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim usr_tb 
# Start time: 12:28:31 on Sep 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.usr_tb(fast)
# Loading work.usr(fast)
# clk=0 rst=0 in=xxxx opcode=xx out=0000 Time=0
# clk=1 rst=0 in=xxxx opcode=xx out=0000 Time=10
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=20
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=30
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=40
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=50
# clk=0 rst=1 in=0000 opcode=10 out=0000 Time=60
# clk=1 rst=1 in=0000 opcode=10 out=0000 Time=70
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=80
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=90
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=100
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=110
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=120
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=130
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=140
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=150
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=160
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=170
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=180
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=190
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=200
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=210
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=220
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=230
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=240
# ** Note: $stop    : usr.v(82)
#    Time: 250 ns  Iteration: 0  Instance: /usr_tb
# Break in Module usr_tb at usr.v line 82
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:34:49 on Sep 18,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module usr
# -- Compiling module usr_tb
# 
# Top level modules:
# 	usr_tb
# End time: 12:34:49 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:34:54 on Sep 18,2025, Elapsed time: 0:06:23
# Errors: 0, Warnings: 0
# vsim usr_tb 
# Start time: 12:34:54 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.usr_tb(fast)
# Loading work.usr(fast)
# clk=0 rst=0 in=xxxx opcode=xx out=0000 Time=0
# clk=1 rst=0 in=xxxx opcode=xx out=0000 Time=10
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=20
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=30
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=40
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=50
# clk=0 rst=1 in=0000 opcode=10 out=0000 Time=60
# clk=1 rst=1 in=0000 opcode=10 out=0000 Time=70
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=80
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=90
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=100
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=110
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=120
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=130
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=140
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=150
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=160
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=170
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=180
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=190
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=200
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=210
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=220
# clk=1 rst=1 in=0001 opcode=10 out=0000 Time=230
# clk=0 rst=1 in=0001 opcode=10 out=0000 Time=240
# ** Note: $stop    : usr.v(82)
#    Time: 250 ns  Iteration: 0  Instance: /usr_tb
# Break in Module usr_tb at usr.v line 82
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:36:49 on Sep 18,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module usr
# -- Compiling module usr_tb
# 
# Top level modules:
# 	usr_tb
# End time: 12:36:49 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:36:51 on Sep 18,2025, Elapsed time: 0:01:57
# Errors: 0, Warnings: 0
# vsim usr_tb 
# Start time: 12:36:51 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.usr_tb(fast)
# Loading work.usr(fast)
# clk=0 rst=0 in=xxxx opcode=xx out=0000 Time=0
# clk=1 rst=0 in=xxxx opcode=xx out=0000 Time=10
# clk=0 rst=1 in=0001 opcode=01 out=0000 Time=20
# clk=1 rst=1 in=0001 opcode=01 out=0000 Time=30
# clk=0 rst=1 in=0001 opcode=01 out=0000 Time=40
# clk=1 rst=1 in=0001 opcode=01 out=0000 Time=50
# clk=0 rst=1 in=0000 opcode=01 out=0000 Time=60
# clk=1 rst=1 in=0000 opcode=01 out=0000 Time=70
# clk=0 rst=1 in=0001 opcode=01 out=0000 Time=80
# clk=1 rst=1 in=0001 opcode=01 out=0000 Time=90
# clk=0 rst=1 in=0001 opcode=01 out=0000 Time=100
# clk=1 rst=1 in=0001 opcode=01 out=0001 Time=110
# clk=0 rst=1 in=0001 opcode=01 out=0001 Time=120
# clk=1 rst=1 in=0001 opcode=01 out=0001 Time=130
# clk=0 rst=1 in=0001 opcode=01 out=0001 Time=140
# clk=1 rst=1 in=0001 opcode=01 out=0000 Time=150
# clk=0 rst=1 in=0001 opcode=01 out=0000 Time=160
# clk=1 rst=1 in=0001 opcode=01 out=0001 Time=170
# clk=0 rst=1 in=0001 opcode=01 out=0001 Time=180
# clk=1 rst=1 in=0001 opcode=01 out=0001 Time=190
# clk=0 rst=1 in=0001 opcode=01 out=0001 Time=200
# clk=1 rst=1 in=0001 opcode=01 out=0001 Time=210
# clk=0 rst=1 in=0001 opcode=01 out=0001 Time=220
# clk=1 rst=1 in=0001 opcode=01 out=0001 Time=230
# clk=0 rst=1 in=0001 opcode=01 out=0001 Time=240
# ** Note: $stop    : usr.v(82)
#    Time: 250 ns  Iteration: 0  Instance: /usr_tb
# Break in Module usr_tb at usr.v line 82
quit -sim
# End time: 12:40:46 on Sep 18,2025, Elapsed time: 0:03:55
# Errors: 0, Warnings: 0
