

Implementation tool: Xilinx Vivado v.2015.2
Device target:       xc7z020clg484-1
Report date:         Sat Nov 21 11:22:59 -0500 2015

#=== Resource usage ===
SLICE:         5399
LUT:          19048
FF:           14882
DSP:              0
BRAM:             3
SRL:              0
#=== Final timing ===
CP required:    5.000
CP achieved:    7.094
Timing not met
