================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.2
  Build 932637 on Wed Jun 11 12:38:34 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/usr/local/packages/Xilinx/Vivado_HLS/2014.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'dlee' on host 'big.cerc.utexas.edu' (Linux_x86_64 version 2.6.32-642.15.1.el6.x86_64) on Tue May 16 04:04:27 CDT 2017
            in directory '/home/local/prowl/dlee/Storage/dct_hw_synth/hls'
@I [HLS-10] Creating and opening project '/home/local/prowl/dlee/Storage/dct_hw_synth/hls/roki'.
@I [HLS-10] Adding design file '../src/dct.cpp' to the project
@I [HLS-10] Adding test bench file '../src/test_dct.cpp' to the project
@I [HLS-10] Creating and opening solution '/home/local/prowl/dlee/Storage/dct_hw_synth/hls/roki/solution1'.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 15ns.
@I [SYN-201] Setting up clock 'default' with an uncertainty of 1.236ns.
   Compiling ../../../../../src/test_dct.cpp in debug mode
   Compiling ../../../../../src/dct.cpp in debug mode
   Generating csim.exe
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file '../src/dct.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'CLIP' into 'dct' (../src/dct.cpp:117).
@I [XFORM-603] Inlining function 'CLIP' into 'dct' (../src/dct.cpp:116).
@I [XFORM-603] Inlining function 'CLIP' into 'dct' (../src/dct.cpp:115).
@I [XFORM-603] Inlining function 'CLIP' into 'dct' (../src/dct.cpp:114).
@I [XFORM-603] Inlining function 'CLIP' into 'dct' (../src/dct.cpp:113).
@I [XFORM-603] Inlining function 'CLIP' into 'dct' (../src/dct.cpp:112).
@I [XFORM-603] Inlining function 'CLIP' into 'dct' (../src/dct.cpp:111).
@I [XFORM-603] Inlining function 'CLIP' into 'dct' (../src/dct.cpp:110).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-401] Performing if-conversion on hyperblock from (../src/dct.cpp:87:4) to (../src/dct.cpp:86:33) in function 'dct'... converting 41 basic blocks.
@I [HLS-111] Elapsed time: 1.35 seconds; current memory usage: 52.9 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dct' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'dct_label0'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'store' operation (../src/dct.cpp:71) of variable 'tmp_39' on array 'tmp' and 'store' operation (../src/dct.cpp:70) of variable 'tmp_35' on array 'tmp'.
@W [SCHED-69] Unable to schedule 'load' operation ('indata_load_4', ../src/dct.cpp:58) on array 'indata' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 13.
@I [SCHED-61] Pipelining loop 'dct_label1'.
@W [SCHED-69] Unable to schedule 'load' operation ('v2', ../src/dct.cpp:93) on array 'tmp' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 14.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.91 seconds; current memory usage: 54.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 56.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dct/indata' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'dct/outdata' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'dct/tmp' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dct'.
@I [HLS-111] Elapsed time: 0.21 seconds; current memory usage: 58.8 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'dct'.
@I [WVHDL-304] Generating RTL VHDL for 'dct'.
@I [WVLOG-307] Generating RTL Verilog for 'dct'.
@I [SIM-47] Using VCS for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/usr/local/packages/Xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc/bin/g++"
   Compiling apatb_dct.cpp
   Compiling dct.cpp_pre.cpp.tb.cpp
   Compiling test_dct.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Generating test vectors ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-1] *** C/RTL co-simulation file generate finished: PASS ***
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.

****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/Xilinx/Vivado/2014.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 16 04:05:56 2017...
@I [HLS-112] Total elapsed time: 160.50 seconds; peak memory usage: 58.8 MB.
@I [LIC-101] Checked in feature [HLS]
