// Seed: 3410211648
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wand id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    output supply1 id_6
);
  tri0 id_8 = 1;
  assign id_8 = 1;
  wire id_9;
  assign id_8 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    input tri id_3,
    input tri id_4
    , id_15,
    input wor id_5,
    input supply0 id_6,
    output uwire id_7,
    output tri id_8,
    input supply1 id_9,
    input tri id_10,
    input tri1 id_11,
    output tri id_12,
    output wire id_13
);
  always @(1) id_8 = 1'b0;
  module_0(
      id_6, id_11, id_4, id_4, id_9, id_4, id_7
  );
  assign id_0 = {1'b0{id_11}} == 1;
endmodule
