-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity infer_layer_4_weights_V_1_rom is 
    generic(
             DWIDTH     : integer := 16; 
             AWIDTH     : integer := 9; 
             MEM_SIZE    : integer := 288
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of infer_layer_4_weights_V_1_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "1111011110011111", 1 => "1111011101011010", 2 => "1111111111010001", 
    3 => "0000010110011011", 4 => "1111011010111111", 5 => "1111011110000000", 
    6 => "1111100010110110", 7 => "0000011101111101", 8 => "0000001011001001", 
    9 => "0001100110010111", 10 => "1111101100111101", 11 => "1110110010010011", 
    12 => "1111111011010011", 13 => "0000111011111100", 14 => "1110100110000100", 
    15 => "1111001011111011", 16 => "1111001111000111", 17 => "1110101110011000", 
    18 => "0000011101010111", 19 => "1111010000110010", 20 => "0000110010000101", 
    21 => "0000001100001010", 22 => "0000011111000011", 23 => "1111110111101111", 
    24 => "1111000010110101", 25 => "1110100000010100", 26 => "1110110110000110", 
    27 => "1111011011000111", 28 => "0000100010000110", 29 => "0000111101110111", 
    30 => "0000000111101110", 31 => "1111010101100010", 32 => "0001010101010101", 
    33 => "1110010010001001", 34 => "1111001101000110", 35 => "1110111000101010", 
    36 => "1111101111111001", 37 => "0000100110010100", 38 => "0001000011001011", 
    39 => "0001001100101001", 40 => "1110101001011101", 41 => "1110110110101110", 
    42 => "0000001000011101", 43 => "1111010010110100", 44 => "0001101000011010", 
    45 => "0001001101001010", 46 => "0000011010001010", 47 => "0001000010100011", 
    48 => "0000001100000010", 49 => "0001010010001001", 50 => "0001100000000010", 
    51 => "1110101100100111", 52 => "1111101000110110", 53 => "0001001010101101", 
    54 => "0001001101111111", 55 => "1110011110000011", 56 => "0000101001011100", 
    57 => "0000011000110110", 58 => "0001000010111101", 59 => "1111010011101010", 
    60 => "1111100011011011", 61 => "1111101011100010", 62 => "0001000110010000", 
    63 => "1111010110100111", 64 => "0000101001001111", 65 => "0000011001001110", 
    66 => "1111100011100110", 67 => "1111010111110010", 68 => "1111101001010010", 
    69 => "1110101110011110", 70 => "0000110101001010", 71 => "1111000110101011", 
    72 => "1110110101100111", 73 => "0001000001110001", 74 => "1111000100000000", 
    75 => "1111101110000111", 76 => "1111110001010010", 77 => "1111101110000100", 
    78 => "1111100100010010", 79 => "0000001001100001", 80 => "1111101111111111", 
    81 => "0000000011000111", 82 => "0000000010110010", 83 => "0000001110011000", 
    84 => "0000111001101010", 85 => "1110001101111001", 86 => "0001011010110111", 
    87 => "0000010110111010", 88 => "0001001000001101", 89 => "1111110101011101", 
    90 => "0000011100001111", 91 => "1110110111000010", 92 => "0000101111011010", 
    93 => "0001010011110001", 94 => "0000000111010111", 95 => "1110111100000010", 
    96 => "0000010100000110", 97 => "0000010010100110", 98 => "1111111000111111", 
    99 => "1110100000101000", 100 => "0001011111010101", 101 => "1111001011000010", 
    102 => "0000010100000100", 103 => "0001011001000100", 104 => "0000000000110000", 
    105 => "1111010111011111", 106 => "1110101001010000", 107 => "1110100100011101", 
    108 => "1111111100010110", 109 => "1111011111101111", 110 => "1110100101000011", 
    111 => "1110011001100110", 112 => "1111110011000001", 113 => "0000001010110001", 
    114 => "1110110110001111", 115 => "0000111000010110", 116 => "0000000011100101", 
    117 => "0001010010010001", 118 => "1110011110000000", 119 => "1110100110011000", 
    120 => "0001100100111010", 121 => "1111001101011111", 122 => "0000011000001011", 
    123 => "0000001100111011", 124 => "0000100000110110", 125 => "1111111001101010", 
    126 => "1111100101000010", 127 => "0000001111011101", 128 => "0001010011001100", 
    129 => "0001000001011110", 130 => "0000010111011010", 131 => "0000000011111111", 
    132 => "0000000000011000", 133 => "0000010110010011", 134 => "1110110111011010", 
    135 => "1111010111111000", 136 => "0000011000111110", 137 => "1111001000111001", 
    138 => "1110011000101001", 139 => "1111000011111101", 140 => "0000011011000011", 
    141 => "0000010101001001", 142 => "0000110100100100", 143 => "1111011000111111", 
    144 => "0000110011011101", 145 => "1110111001010000", 146 => "0001000100100001", 
    147 => "0000110010100011", 148 => "1111011100110001", 149 => "0000100000100101", 
    150 => "0000001110001000", 151 => "1111011010110110", 152 => "0001100011001100", 
    153 => "0001010101110111", 154 => "1111101001000110", 155 => "0001001110000000", 
    156 => "1110111001000101", 157 => "0000110001110100", 158 => "1111111110110001", 
    159 => "0001010110011100", 160 => "0000110000001101", 161 => "0000100110101001", 
    162 => "0001011011110101", 163 => "1111101100000110", 164 => "1111011001010011", 
    165 => "0001001111110010", 166 => "1110111101110011", 167 => "0000111100011011", 
    168 => "0000001101000011", 169 => "0001100101100000", 170 => "0000111100010111", 
    171 => "0000101011100110", 172 => "1110110001100111", 173 => "0000001110000100", 
    174 => "0000010110001010", 175 => "1110100100000110", 176 => "0000101011001101", 
    177 => "0001000110011111", 178 => "0000000000001110", 179 => "0001010101111110", 
    180 => "1111111001010000", 181 => "1111100110111111", 182 => "1111001111110101", 
    183 => "1111100010000110", 184 => "1110101011111010", 185 => "1111011000011110", 
    186 => "0000101001100001", 187 => "1110011101010100", 188 => "1110100001101001", 
    189 => "1111111001111000", 190 => "0001001011010111", 191 => "0000110100111011", 
    192 => "1111101100110011", 193 => "0000110100110111", 194 => "1111111010101111", 
    195 => "1110011111101111", 196 => "0001000111100000", 197 => "1111000111001000", 
    198 => "0000100110110010", 199 => "0000001010110111", 200 => "0000001010011001", 
    201 => "0000011110100011", 202 => "1110011000101010", 203 => "1111110110011110", 
    204 => "0001001101010011", 205 => "1111110011111010", 206 => "1111011101001011", 
    207 => "0000101011011100", 208 => "1111110011000111", 209 => "1110100110111110", 
    210 => "0001011010101011", 211 => "0001001001111110", 212 => "1111000100011001", 
    213 => "1111010001010101", 214 => "0000000101011010", 215 => "1111010011010111", 
    216 => "0001011101010111", 217 => "1110111001100100", 218 => "0000000110001000", 
    219 => "1110110010101011", 220 => "0000010101110101", 221 => "1111110110010011", 
    222 => "0001001100010111", 223 => "0001000001000000", 224 => "1111001111010011", 
    225 => "0000010101011010", 226 => "1111110010100100", 227 => "1111010101101111", 
    228 => "1111111011110100", 229 => "1110100101111010", 230 => "1110011110101010", 
    231 => "1110011110110110", 232 => "0001100111001110", 233 => "0000101011010000", 
    234 => "1111110100000011", 235 => "0000001101110100", 236 => "0001010111110011", 
    237 => "1111000111100000", 238 => "1110110000000001", 239 => "0000011111010111", 
    240 => "1111010101100100", 241 => "1111100000110001", 242 => "0000111111000001", 
    243 => "0001010110100001", 244 => "1110010111100001", 245 => "0000100111001000", 
    246 => "1111100001101001", 247 => "1111111001010100", 248 => "0000000000011101", 
    249 => "1110011110001101", 250 => "1111001010000100", 251 => "0000001010001110", 
    252 => "0000001011100010", 253 => "0000111100100000", 254 => "1111001111111010", 
    255 => "1110100011101000", 256 => "1110111100111101", 257 => "1110100011111000", 
    258 => "1111101010100111", 259 => "1110011010001000", 260 => "1111101000000110", 
    261 => "0000011100110000", 262 => "1110100101001100", 263 => "1111011100000001", 
    264 => "0000010001101010", 265 => "0000101101010101", 266 => "1111110011010100", 
    267 => "1111111100010101", 268 => "0000101011001110", 269 => "1110011111001001", 
    270 => "0000011010010100", 271 => "0001011000010010", 272 => "1110100111000001", 
    273 => "1110111110010110", 274 => "1110101000101100", 275 => "1111100001110001", 
    276 => "1111110011010001", 277 => "1111000101111011", 278 => "1111101010100001", 
    279 => "0000011010100011", 280 => "0001001000010110", 281 => "0000000010000000", 
    282 => "0000100011100100", 283 => "0000011100010001", 284 => "1110100011100010", 
    285 => "0000110011011001", 286 => "0001001101010000", 287 => "1110010000000100" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity infer_layer_4_weights_V_1 is
    generic (
        DataWidth : INTEGER := 16;
        AddressRange : INTEGER := 288;
        AddressWidth : INTEGER := 9);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of infer_layer_4_weights_V_1 is
    component infer_layer_4_weights_V_1_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    infer_layer_4_weights_V_1_rom_U :  component infer_layer_4_weights_V_1_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


