SIM             = icarus
TOPLEVEL_LANG   = verilog
WAVE            = 1
VERILOG_SOURCES = /code/rtl/FILO_RTL.sv
TOPLEVEL        = FILO_RTL
MODULE          = test_filo
PYTHONPATH      = /src
HASH            = 5-rtl-design-modification-for-first-in-last-outfilo-1
