static inline T_1 F_1 ( T_1 * V_1 , T_1 V_2 )\r\n{\r\nT_1 V_3 ;\r\nint V_4 ;\r\nV_4 = F_2 () ;\r\nasm(".byte 0x0F,0xA7,0xC0 /* xstore %%edi (addr=%0) */"\r\n: "=m" (*addr), "=a" (eax_out), "+d" (edx_in), "+D" (addr));\r\nF_3 ( V_4 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic int F_4 ( struct V_5 * V_6 , int V_7 )\r\n{\r\nchar V_8 [ 16 + V_9 - V_10 ] V_11\r\n( ( F_5 ( V_10 ) ) ) ;\r\nT_1 * V_12 = ( T_1 * ) F_6 ( & V_8 [ 0 ] , V_9 ) ;\r\nT_1 V_13 ;\r\nint V_14 ;\r\nfor ( V_14 = 0 ; V_14 < 20 ; V_14 ++ ) {\r\n* V_12 = 0 ;\r\nV_13 = F_1 ( V_12 , V_15 ) ;\r\nV_13 &= V_16 ;\r\nif ( V_13 || ! V_7 )\r\nbreak;\r\nF_7 ( 10 ) ;\r\n}\r\nV_6 -> V_17 = * V_12 ;\r\nreturn V_13 ? 1 : 0 ;\r\n}\r\nstatic int F_8 ( struct V_5 * V_6 , T_1 * V_18 )\r\n{\r\nT_1 V_12 = ( T_1 ) V_6 -> V_17 ;\r\n* V_18 = V_12 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_9 ( struct V_5 * V_6 )\r\n{\r\nstruct V_19 * V_20 = & F_10 ( 0 ) ;\r\nT_1 V_21 , V_22 , V_23 ;\r\nif ( ( V_20 -> V_24 == 6 ) && ( V_20 -> V_25 >= 0x0f ) ) {\r\nif ( ! F_11 ( V_26 ) ) {\r\nF_12 ( V_27 L_1\r\nL_2 ) ;\r\nreturn - V_28 ;\r\n}\r\nreturn 0 ;\r\n}\r\nF_13 ( V_29 , V_21 , V_22 ) ;\r\nV_23 = V_21 ;\r\nV_21 &= ~ ( 0x7f << V_30 ) ;\r\nV_21 &= ~ V_16 ;\r\nV_21 &= ~ ( V_31 | V_32 | V_33 ) ;\r\nV_21 |= V_34 ;\r\nV_21 |= V_35 ;\r\nif ( ( V_20 -> V_25 == 9 ) && ( V_20 -> V_36 > 7 ) )\r\nV_21 |= V_37 ;\r\nif ( V_20 -> V_25 >= 10 )\r\nV_21 |= V_37 ;\r\nif ( V_21 != V_23 )\r\nF_14 ( V_29 , V_21 , V_22 ) ;\r\nF_13 ( V_29 , V_21 , V_22 ) ;\r\nif ( ( V_21 & V_34 ) == 0 ) {\r\nF_12 ( V_27 L_3 ) ;\r\nreturn - V_28 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_15 ( void )\r\n{\r\nint V_38 ;\r\nif ( ! F_11 ( V_39 ) )\r\nreturn - V_28 ;\r\nF_16 ( L_4 ) ;\r\nV_38 = F_17 ( & V_40 ) ;\r\nif ( V_38 ) {\r\nF_12 ( V_27 L_5 ,\r\nV_38 ) ;\r\ngoto V_41;\r\n}\r\nV_41:\r\nreturn V_38 ;\r\n}\r\nstatic void T_3 F_18 ( void )\r\n{\r\nF_19 ( & V_40 ) ;\r\n}
