// Seed: 2968562944
module module_0 (
    output wire id_0,
    output tri1 id_1
);
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    output tri id_3,
    output logic id_4
);
  always
    repeat (1)
      for (id_4 = 1'b0; 1'b0; id_4 = id_2 & id_2)
        @(posedge id_2) begin : LABEL_0
          wait (1);
        end
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  logic id_1 = id_1[-1'h0];
  assign module_3.id_5 = 0;
endmodule
module module_3 #(
    parameter id_11 = 32'd7,
    parameter id_5  = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  notif1 primCall (id_1, id_3, id_4);
  input logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  module_2 modCall_1 ();
  wire _id_5;
  logic [1 : -1] id_6;
  ;
  logic id_7 = id_6[(id_5) : 1'h0], id_8, id_9, id_10, _id_11;
  specify
    (negedge id_12 => (id_13 -: 1)) = (id_5 & id_1 & id_11 == 1  : id_7[id_11] : id_8, -1);
  endspecify
endmodule
