[["Markov Chain Models for Analyzing Memory Interference in Multiprocessor Computer Systems.", ["Dileep Bhandarkar", "Samuel H. Fuller"], "https://doi.org/10.1145/800123.803965", 6], ["Interconnecting A Distibuted Processor System for Avionics.", ["George A. Anderson"], "https://doi.org/10.1145/800123.803966", 6], ["Banyan Networks for Partitioning Multiprocessor Systems.", ["L. Rodney Goke", "G. Jack Lipovski"], "https://doi.org/10.1145/800123.803967", 8], ["Structure of Digital System Description Languages.", ["Harry F. Jordan", "Burton J. Smith"], "https://doi.org/10.1145/800123.803968", 4], ["VDL - A Definitional System for All Levels.", ["John A. N. Lee"], "https://doi.org/10.1145/800123.803969", 8], ["A Methodology for Parallel Processing Design Tradeoffs.", ["Charles H. Radoy", "George P. Copeland", "G. Jack Lipovski"], "https://doi.org/10.1145/800123.803970", 6], ["DAP - A Distributed Array Processor.", ["S. F. Reddaway"], "https://doi.org/10.1145/800123.803971", 5], ["Maximal Rate Pipelined Solutions to Recurrance Problems.", ["Peter M. Kogge"], "https://doi.org/10.1145/800123.803972", 6], ["Comments on Capabilities, Limitations and Correctness of Petri Nets.", ["Michael J. Flynn", "Tilak Agerwala"], "https://doi.org/10.1145/800123.803973", 6], ["Flowware - A Flow Charting Procedure to Describe Digital Networks.", ["Wayne E. Omohundro", "James H. Tracey"], "https://doi.org/10.1145/800123.803974", 7], ["Automated Exploration of the Design Space for Register Transfer (RT) Systems.", ["Mario Barbacci", "Daniel P. Siewiorek"], "https://doi.org/10.1145/800123.803975", 6], ["Implementation Aspects of the Symbol Hardware Compiler.", ["Theodore A. Laliotis"], "https://doi.org/10.1145/800123.803976", 5], ["The Architecture of CASSM: A Cellular System for Non-numeric Processing.", ["George P. Copeland", "G. Jack Lipovski", "Stanley Y. W. Su"], "https://doi.org/10.1145/800123.803977", 8], ["Deriving Design Guidelines for Diagnosable Computer Systems.", ["John M. Hemphill", "Stephen A. Szygenda"], "https://doi.org/10.1145/800123.803978", 5], ["Design of Fault-Tolerant Associative Processors.", ["Behrooz Parhami", "Algirdas Avizienis"], "https://doi.org/10.1145/800123.803979", 5], ["A Fault Tolerant Multiprocessor Architecture for Real Time Control Applications.", ["Martin A. Fischler", "Oscar Firschein"], "https://doi.org/10.1145/800123.803980", 7], ["A Varistructured Fail-Soft Cellular Computer.", ["G. Jack Lipovski"], "https://doi.org/10.1145/800123.803981", 5], ["A Hardware Laboratory for Computer Architecture Research.", ["Jean G. Vaucher", "Christian Rey"], "https://doi.org/10.1145/800123.803982", 5], ["Simulation Exercises for Computer Architecture Education.", ["Peter J. Knoke"], "https://doi.org/10.1145/800123.803983", 5], ["Computer Architecture Courses in Electrical Engineering Departments.", ["Martha E. Sloan"], "https://doi.org/10.1145/800123.803984", 5], ["Increasing Hardware Complexity - A Challenge to Computer Architecture Education.", ["Reiner W. Hartenstein"], "https://doi.org/10.1145/800123.803985", 6], ["Review of the Workshop on Computer Architecture Education.", ["George Rossmann"], "https://doi.org/10.1145/800123.803986", 4], ["Micromodules: Microprogrammable Building Blocks for Hardware Development.", ["Richard Cooper"], "https://doi.org/10.1145/800123.803987", 6], ["Computer Modules: An Architecture for Large Digital Modules.", ["Samuel H. Fuller", "Daniel P. Siewiorek", "Richard J. Swan"], "https://doi.org/10.1145/800123.803988", 7], ["Microprogrammed Architecture for Front End Processing.", ["Rodnay Zaks"], "https://doi.org/10.1145/800123.803989", 6], ["Design of a Fully Variable - Length Structured Minicomputer.", ["Zvonko G. Vranesic", "V. Carl Hamacher", "Y. Y. Leung"], "https://doi.org/10.1145/800123.803990", 5], ["HAPPE Honeywell Associative Parallel Processing Ensemble.", ["Orin E. Marvel"], "https://doi.org/10.1145/800123.803991", 7], ["A Computer Architecture and its Programming Language.", ["Mario R. Schaffner"], "https://doi.org/10.1145/800123.803992", 7]]