<!DOCTYPE html>
<html lang="en" data-root="/issie/">
<head>
    <meta charset="UTF-8">
    <meta content="IE=edge" http-equiv="X-UA-Compatible">
    <meta content="width=device-width, initial-scale=1.0" name="viewport">
    <meta content="Main" name="author">
    <!-- Opengraph properties (https://ogp.me/) -->
    <meta property="og:site_name" content="issie">
    <meta property="og:title" content="User Tutorial" />
    <meta property="og:url" content="/issie/userGuide.html">
    <meta property="og:type" content="website" />
    <!-- Twitter cards (https://developer.twitter.com/en/docs/twitter-for-websites/cards/overview/summary-card-with-large-image) -->
    <meta name="twitter:card" content="summary_large_image">
    <meta name="twitter:site" content="/issie/">
    <meta name="twitter:title" content="User Tutorial">
    
    <title>User Tutorial | issie</title>
    <link href="https://fonts.googleapis.com" rel="preconnect">
    <link crossorigin href="https://fonts.gstatic.com" rel="preconnect">
    <link href="https://fonts.googleapis.com/css2?family=Fira+Code&display=swap" rel="stylesheet">
    <script src="https://code.iconify.design/iconify-icon/1.0.7/iconify-icon.min.js"></script>
    <link href="/issie/img/favicon.ico" rel="icon" sizes="32x32" type="image/png"/>
    <script type="application/javascript" src="/issie/content/fsdocs-theme-set-dark.js"></script>
    <script type="application/javascript" src="/issie/content/fsdocs-details-set-expanded.js"></script>
    <link href="/issie/content/fsdocs-default.css" rel="stylesheet" type="text/css"/>
    <link href="/issie/content/fsdocs-theme.css" rel="stylesheet" type="text/css"/>
    
    
</head>
<body class="content">
<header>
    <div class="start">
        <div id="menu-toggle">
            <iconify-icon class="icon closed" height="22" icon="eva:menu-fill" width="22"></iconify-icon>
            <iconify-icon class="icon open" height="22" icon="mi:close" width="22"></iconify-icon>
            <input type="checkbox" name="mobile-menu" />
            <ul class="menu">
                <li class="nav-header">Links</li>
                <li class="license-menu-item builtin-menu-item nav-item"><a class="nav-link" href="https://github.com/tomcl/issie/blob/master/LICENSE.md">License</a>
                </li>
                <li class="release-notes-menu-item builtin-menu-item nav-item"><a class="nav-link"
                                        href="https://github.com/tomcl/issie/releases/">Release
                    Notes</a></li>
                <li class="repository-menu-item builtin-menu-item nav-item"><a class="nav-link" href="https://github.com/tomcl/issie/">Source
                    Repository</a></li>
                <li class="nav-header active">
  Documentation
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/gettingStarted.html">
    Getting Started
  </a>
</li>             
<li class="nav-item active">
  <a class="nav-link" href="/issie/userGuide.html">
    User Tutorial
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/coolFeatures.html">
    Schematic Editor Features
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/verilogComp.html">
    Verilog Components
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/verilogGenerate.html">
    Verilog Output
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/issiestick.html">
    ISSIE-Stick FPGA hardware
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/reports.html">
    Technical Reports
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/contact.html">
    Contacts
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/Updating the documentation.html">
    Updating This Documentation
  </a>
</li>             
<li class="nav-header ">
  Other
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/BUILD_OPTIMIZATION.html">
    Build Process Optimization Guide

  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/parameterSystem.html">
    Parameter System Documentation

  </a>
</li>             
<li class="nav-header ">
  Blog Updates
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2025-04-09-five-years.html">
    Five years of Issie
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2025-04-04-Issie-v5-9-3.html">
    ISSIE v5.9.3
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2024-09-25-Issie-v5-2-0.html">
    ISSIE v5.2.0
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2022-12-25-Issie-v3-0-9.html">
    ISSIE v3.0.9  - Happy Christmas!
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2022-09-20-Issie-v3-0-1.html">
    ISSIE v3.0.1
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2022-05-04-Issie-v3-0-0.html">
    ISSIE v3.0.0
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2021-07-04-Issie-v2-1-0.html">
    ISSIE v2.1.0
  </a>
</li>
                <li class="nav-header">
  API Reference
</li>             
<li class="nav-item">
  <a class="nav-link" href="/issie/reference/index.html">
    All Namespaces
  </a>
</li>
            </ul>
        </div>
        <a href="/issie/">
            <img alt="Header menu logo" src="/issie//issieIcon.png">
            <strong>issie</strong>
        </a>
    </div>
    <div class="end">
        <a href="https://github.com/tomcl/issie/" target="_blank">
            <iconify-icon icon="uil:github" width="26" height="26"></iconify-icon>
        </a>
        <iconify-icon id="search-btn" icon="carbon:search" class="search" width="24" height="24"></iconify-icon>
        <fsdocs-theme-toggle></fsdocs-theme-toggle>
    </div>
</header>
<aside id="fsdocs-main-menu">
    <ul class="menu">
        <li class="nav-header">Links</li>
        <li class="license-menu-item builtin-menu-item nav-item"><a class="nav-link" href="https://github.com/tomcl/issie/blob/master/LICENSE.md">License</a>
        </li>
        <li class="release-notes-menu-item builtin-menu-item nav-item"><a class="nav-link"
                                href="https://github.com/tomcl/issie/releases/">Release
            Notes</a></li>
        <li class="repository-menu-item builtin-menu-item nav-item"><a class="nav-link" href="https://github.com/tomcl/issie/">Source
            Repository</a></li>
        <li class="repository-menu-item builtin-menu-item nav-item"><a class="nav-link" href="https://github.com/tomcl/issie/wiki">Developers Wiki
                </a></li>
    
        <li class="nav-header active">
  Documentation
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/gettingStarted.html">
    Getting Started
  </a>
</li>             
<li class="nav-item active">
  <a class="nav-link" href="/issie/userGuide.html">
    User Tutorial
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/coolFeatures.html">
    Schematic Editor Features
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/verilogComp.html">
    Verilog Components
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/verilogGenerate.html">
    Verilog Output
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/issiestick.html">
    ISSIE-Stick FPGA hardware
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/reports.html">
    Technical Reports
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/contact.html">
    Contacts
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/Updating the documentation.html">
    Updating This Documentation
  </a>
</li>             
<li class="nav-header ">
  Other
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/BUILD_OPTIMIZATION.html">
    Build Process Optimization Guide

  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/parameterSystem.html">
    Parameter System Documentation

  </a>
</li>             
<li class="nav-header ">
  Blog Updates
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2025-04-09-five-years.html">
    Five years of Issie
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2025-04-04-Issie-v5-9-3.html">
    ISSIE v5.9.3
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2024-09-25-Issie-v5-2-0.html">
    ISSIE v5.2.0
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2022-12-25-Issie-v3-0-9.html">
    ISSIE v3.0.9  - Happy Christmas!
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2022-09-20-Issie-v3-0-1.html">
    ISSIE v3.0.1
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2022-05-04-Issie-v3-0-0.html">
    ISSIE v3.0.0
  </a>
</li>             
<li class="nav-item ">
  <a class="nav-link" href="/issie/updates/2021-07-04-Issie-v2-1-0.html">
    ISSIE v2.1.0
  </a>
</li>
        <li class="nav-header">
  API Reference
</li>             
<li class="nav-item">
  <a class="nav-link" href="/issie/reference/index.html">
    All Namespaces
  </a>
</li>
    </ul>
</aside>
<main>
    <div id="content">
        
<h2><a name="Getting-Started" class="anchor" href="#Getting-Started">Getting Started</a></h2>
<h3><a name="Downloading-and-Running-ISSIE" class="anchor" href="#Downloading-and-Running-ISSIE">Downloading and Running ISSIE</a></h3>
<p>Find the <a href="https://github.com/tomcl/issie/releases/latest">latest ISSIE release</a>. At the bottom of the page, you can find the latest pre-built binary for your platform (Windows or ARM64 Macos). ISSIE will require in total about 200M of disk space.</p>
<ul>
<li><strong>Windows:</strong> unzip *.zip anywhere and double-click the top-level <code>Issie.exe</code> application in the unzipped files.</li>
<li>
<strong>MacOS:</strong> Double click the dmg file  and run the application inside the folder, or drag and drop this to install.
<ul>
<li>The MacOs binaries are signed.</li>
</ul>
</li>
<li>
<strong>If you can't find a binary</strong>:
<ul>
<li>
MacOs binaries are sometimes not uptodate. You can always generate your only binary by 
<a href="https://github.com/tomcl/ISSIE#issie-development">setting up for development</a> and running <code>npm run dist</code>. This will not need to be signed if runnng on your own machine. Note that you do not need to edit source code to generate a binary.
</li>
<li>You can look through previous releases to find the last posted binary for your system. However ISSIE newer releases often have significant new functionality and bug fixes. It is best to have the latest release,</li>
</ul>
</li>
</ul>
<h3><a name="Creating-a-New-Project" class="anchor" href="#Creating-a-New-Project">Creating a New Project</a></h3>
<p>Once you open ISSIE you should see two options: <code>New Project</code> and <code>Open Project</code>.</p>
<ul>
<li>Click <code>New Project</code></li>
<li>Navigate to the folder you want to save your project</li>
<li>Enter the name of your project</li>
<li>Click <code>Create Project</code></li>
</ul>
<p>This process creates a folder where your project will be stored and the first sheet of your project, called <code>main</code>. You can see this by clicking at the <code>Sheets</code> selection button.</p>
<h3><a name="Your-first-design" class="anchor" href="#Your-first-design">Your first design</a></h3>
<p>Let's start with a very simple schematic: a simple 2-input AND gate.</p>
<p>Add the following components to your canvas from the <code>Catalogue</code> tab:</p>
<ul>
<li><code>INPUT/OUTPUT</code> =&gt; <code>Input</code> =&gt; Name: 'A', Bits: 1</li>
<li><code>INPUT/OUTPUT</code> =&gt; <code>Input</code> =&gt; Name: 'B', Bits: 1</li>
<li><code>GATES</code> =&gt; <code>And</code></li>
<li><code>INPUT/OUTPUT</code> =&gt; <code>Output</code> =&gt; Name: 'OUT', Bits: 1</li>
</ul>
<p>Now make the appropriate wiring to connect all the components by clicking on one port and dragging the wire to the port you want to connect it to.</p>
<p><strong>Connect:</strong></p>
<ul>
<li>Input 'A' to the first input port of the AND gate</li>
<li>Input 'B' to the second input port of the AND gate</li>
<li>Output 'OUT' to the output port of the AND gate</li>
</ul>
<p>Your design should look like this:</p>
<p><img src="img/userGuide/firstDesign.gif" alt="" /></p>
<h3><a name="Simulation" class="anchor" href="#Simulation">Simulation</a></h3>
<p>Time to simulate the design and see how the output <code>OUT</code> changes as we change the two inputs.</p>
<p>Click the <code>Simulation</code> tab which is located on the top-right corner and then <code>Start Simulation</code>. Now you can change the value of the two inputs and see how the value of the output. Try all 4 combinations of inputs:</p>
<ul>
<li>A=0, B=0</li>
<li>A=0, B=1</li>
<li>A=1, B=0</li>
<li>A=1, B=1</li>
</ul>
<p>and check that the output is correct based on the truth table of the AND gate.</p>
<p><img src="img/userGuide/firstDesignSim.gif" alt="" /></p>
<p><strong>Well Done!</strong> You just completed your first ISSIE design.</p>
<h2><a name="Exploiting-the-ISSIE-Features" class="anchor" href="#Exploiting-the-ISSIE-Features">Exploiting the ISSIE Features</a></h2>
<h3><a name="A-slightly-more-complex-design" class="anchor" href="#A-slightly-more-complex-design">A slightly more complex design</a></h3>
<p>This section will exploit the features of ISSIE to create clean and good-looking schematics when making bigger designs.</p>
<ul>
<li>Add two more inputs named <code>C</code> and <code>D</code> each 1-bit.</li>
<li>Add one OR gate and one 2-input MUX</li>
<li>
Delete the output <code>OUT</code>
<ul>
<li>Note: You can delete components and/or wires by selecting them and clicking the <code>delete</code> button on your keyboard</li>
</ul>
</li>
<li>Add a new 1-bit output <code>RESULT</code></li>
<li>Make all necessary connections by dragging as before to achieve a diagram like the one bellow:</li>
</ul>
<p><img src="img/userGuide/features1.png" alt="" /></p>
<p>Again, <strong>simulate the design</strong> and check the output remains correct as you change the values of the 4 inputs</p>
<h3><a name="Improving-the-look-of-a-schematic" class="anchor" href="#Improving-the-look-of-a-schematic">Improving the look of a schematic</a></h3>
<p>The schematic here is not easy to read. <strong>Let's improve it!</strong> The ISSIE canvas is fully customisable to allow the creation of readable and good-looking schematics. Specifically, we can:</p>
<ol>
<li>Rotate, Flip and Move all symbols</li>
<li>Change name and reposition the symbols' <em>labels</em> relative to the symbols</li>
<li>Manually route any specific segment in a wire</li>
<li>Auto-align elements</li>
<li>Select the desired wire type (radiussed, jump or modern wires)</li>
</ol>
<p>You can view the shortcuts for all these modifications by clicking on the <code>edit</code> and <code>view</code> menus.</p>
<p><strong>The improved schematic:</strong></p>
<p><img src="img/userGuide/features2.gif" alt="" /></p>
<h3><a name="Summary" class="anchor" href="#Summary">Summary</a></h3>
<ul>
<li>In the <code>Catalogue</code> Menu we can find an extensive and complete library of components (gates, flip-flops, RAMs, ROMs, n-bit registers)</li>
<li>We can add any number of components in our sheet and name them as we like</li>
<li>When clicking on a port, ISSIE shows us all the ports we can connect that port to: dragging from one port to another makes a wire.</li>
<li>Wires are initially automatically routed</li>
<li>Auto-routing can be selectively over-ridden by manual routing to make a better-looking schematic.</li>
<li>We can simulate our design and check how the outputs change as we change the inputs.</li>
</ul>
<h2><a name="Using-Custom-Components" class="anchor" href="#Using-Custom-Components">Using Custom Components</a></h2>
<h3><a name="The-root-schematic" class="anchor" href="#The-root-schematic">The root schematic</a></h3>
<p>In this section we will create a hierarchical design with multiple design sheets by using schematics as <em>custom symbols</em> in other design sheets. Here is the aim: The design we created earlier can be used in a larger design as a decoder of a 4-bit message to produce a true/false result. Therefore, we are going to create a schematic with an asynchronous-read 4-bit ROM using the schematic we created before as a <em>custom symbol</em>.</p>
<h4><a name="Steps" class="anchor" href="#Steps">Steps</a></h4>
<ol>
<li>Change the name of the current sheet from <code>main</code> to <code>decoder</code> (Sheets -&gt; rename)</li>
<li>Add a new sheet and name it <code>main</code></li>
<li>
Add to the main sheet:
<ul>
<li>Asynchronous ROM (<code>MEMORIES</code> =&gt; <code>ROM (asynchronous)</code>). Select 4 bits addressor, 4 bits data and the <code>Enter data later</code> option</li>
<li>Your decoder (<code>THIS PROJECT</code> =&gt; <code>decoder</code>)</li>
<li>1-bit output named 'RESULT' (<code>INPUT/OUTPUT</code> =&gt; <code>Output</code>)</li>
<li>4-bit input named 'Addressor' (<code>INPUT/OUTPUT</code> =&gt; <code>Input</code>)</li>
</ul>
</li>
<li>Using 3 <code>SplitWire</code> components (<code>BUSES</code> =&gt; <code>SplitWire</code>) separate the 4-bit ROM output to 4 1-bit wires. (see image below)</li>
<li>Make the appropriate connections to achieve the schematic below</li>
</ol>
<p><img src="img/userGuide/custom.png" alt="" /></p>
<h3><a name="Improving-the-design-sheet" class="anchor" href="#Improving-the-design-sheet">Improving the design sheet</a></h3>
<p>It's time to use a hidden part of the ISSIE UI to <strong>move ports on custom symbols</strong>. ISSIE allows you to re-order and change the side of input and output ports of custom symbols by <code>CTRL</code> + <code>CLICKING ON THE PORT</code> you want to move. The UI, once you realise that you must keep <code>Ctrl</code> (<code>Cmd</code> on Macs) pressed, is intuitive.</p>
<p>Preview how it works in the gif below:</p>
<p><img src="img/userGuide/custom2.gif" alt="" /></p>
<h3><a name="ROM-Initialisation" class="anchor" href="#ROM-Initialisation">ROM Initialisation</a></h3>
<p>Currently our ROM is empty as we selected the option <code>Enter Data Later</code> before. Let's put some values in our ROM.</p>
<ol>
<li>Select the ROM and click on the <code>Properties</code> tab</li>
<li>Click on <code>view/edit memory content</code></li>
<li>Change the content of the 16 memory location available by assigning a random 4-bit number to each one</li>
<li>Click <code>done</code></li>
</ol>
<p>ISSIE also allows ROM and RAM initialisation via <code>.ram</code> text files of hex data in the ISSIE directory. See the ISSIE <strong>Eratosthenes</strong> demo for an example of this. The memory component <strong>properties</strong> tab offers additional options when there  <code>.ram</code> files present.</p>
<h3><a name="Simulation-1" class="anchor" href="#Simulation-1">Simulation</a></h3>
<p>Simulate your design! Change the value of the addressor input and see whether your decoder produces a true or false result for each number you assigned to the ROM.</p>
<h2><a name="Waveform-Simulation" class="anchor" href="#Waveform-Simulation">Waveform Simulation</a></h2>
<h3><a name="Creating-a-clocked-design" class="anchor" href="#Creating-a-clocked-design">Creating a clocked design</a></h3>
<p>Let's now modify our previous design to make it <strong>clocked</strong> (sequential). We use a counter to form a custom addressor that will increment every clock cycle. Using the waveform simulator we will be able to view the output of our circuit for all memory locations. In order to create such designs easily, ISSIE offers a <code>Counter</code> component which, starting from 0, increments by one every clock cycle. Note that counters also have options, under properties, to add <code>Load</code> or <code>Enable</code> inputs.</p>
<p>Add a <code>Counter</code> from the Catalogue (<code>FLIP FLOPS AND REGISTERS</code>). Now select the component and click on <code>Properties</code>. In properties remove the <code>load</code> and <code>enable</code> ports and give them the default functionality (which is what we want in this case): enable=1; load=0;</p>
<p>Edit the previous design to create a schematic like the one below:</p>
<p><img src="img/userGuide/waveform.png" alt="" /></p>
<h3><a name="Simulating-your-design" class="anchor" href="#Simulating-your-design">Simulating your design</a></h3>
<p>As soon as you connect everything correctly, You can simulate your design. Click on <code>Simulations</code> and then <code>Wave Simulation</code>.</p>
<ul>
<li>Click the <code>Start Simulation</code> button</li>
<li>Click <code>Select Waves</code></li>
</ul>
<p><img src="img/userGuide/select1.png" alt="" /></p>
<ul>
<li>Click the <code>Main</code> breadcrumb to filter so only main sheet ports are visible.</li>
</ul>
<p><img src="img/userGuide/select2.png" alt="" /></p>
<ul>
<li>
Select:
<ul>
<li><code>AROM1 Addr</code></li>
<li><code>CNT1 Q[3:0]</code></li>
<li><code>DECODER1  RESULT</code></li>
</ul>
</li>
<li>Click <code>Done</code></li>
<li>
To check what you have selected:
<ul>
<li>Click <code>Select waves again</code></li>
<li>Click <code>Show only selected</code></li>
<li>Click <code>Done</code></li>
</ul>
</li>
<li>Use <code>Select RAM</code> to select the ROM contents to view.</li>
<li>Change the data format to either <code>hex</code> or <code>bin</code> to make the waveforms more readable</li>
<li>adjust the number of clock cycles displayed using the <code>+/-</code> zoom controls.</li>
<li>Order the waveforms <code>CNT1 / AROM1 / RESULT</code> by dragging the waveform names up or down.</li>
<li>Check that the waveform simulator output matches your previous (Step Simulation) results.</li>
<li>Use the scroll bar to view additional clock cycles.</li>
<li>Drag the grey horizontal divider to make the waveform display wider or narrower (you can do this at any time).</li>
<li>You can check how these features work on a much larger design with 100,000 clock cycles using the Eratosthenes sieve demo.</li>
</ul>
<p><img src="img/userGuide/waveform1.png" alt="" /></p>
<h3><a name="Changing-your-design" class="anchor" href="#Changing-your-design">Changing your design</a></h3>
<p>Now, keeping the simulation open,  add an extra register between the counter and the ROM address (or make any other change you want) and check that the simulation has the expected output. You can see the changes in the waveform simulator by clicking the <code>Refresh</code> button which will be enabled as soon as there is a change in the schematic.</p>
<p><img src="img/userGuide/waveform2.png" alt="" /></p>
<h2><a name="Truth-Table" class="anchor" href="#Truth-Table">Truth Table</a></h2>
<p>One of ISSIE's features is the ability to view the truth table for a small combinational circuit.</p>
<ul>
<li>Click on <code>Simulations</code> and then <code>Truth Table</code></li>
<li>Select the <code>DECODER</code> component</li>
<li>Click on <code>Generate Truth Table</code> button on the 'Truth Table for selected logic' section</li>
<li>Click on <code>Remove Redundancies</code></li>
<li>The truth table should look like this:</li>
</ul>
<p><img src="img/userGuide/truthTable1.png" alt="" /></p>
<p>You can also select your inputs to be <strong>algebraic values</strong> to get an expression for each of your outputs.</p>
<ul>
<li>Click on <code>Back to full table</code></li>
<li>Click on <code>Algebra</code></li>
<li>Select the inputs (<code>C</code>, <code>B</code>, <code>A</code>) you want to be algebraic values</li>
<li>Truth table should now look like this:</li>
</ul>
<p><img src="img/userGuide/truthTable2.png" alt="" /></p>
<h2><a name="Verilog-Component" class="anchor" href="#Verilog-Component">Verilog Component</a></h2>
<p>Last but not least, ISSIE allows you to create combinational custom components by defining the logic in Verilog. Click on <code>Verilog</code> -&gt; <code>New Verilog Component</code> (Catalogue) and write the logic of your decoder in Verilog.</p>
<p><img src="img/userGuide/verilog1.png" alt="" /></p>
<ul>
<li>Click <code>Save</code></li>
<li>Replace the previous Decoder with the new one (found under <code>Verilog</code> section in the Catalogue)</li>
<li>Simulate again your design. Everything should be the same as before.</li>
</ul>
<h2><a name="Now-what" class="anchor" href="#Now-what">Now what?</a></h2>
<p>You now know how to use ISSIE to create &amp; simulate digital designs.</p>
<p>You can now create your designs (from simple circuits to fully functioning CPUs) and either simulate them or extract them as Verilog to use them with other tools.</p>
<p>For inspiration, look when you start ISSIE under the <strong>demos</strong> option  for Eratosthenes Sieve demo which consists of an EEP1 CPU running an Eratosthenes Sieve program written in EEP1 assembly language. The sieve occupies most of EEP1 RAM and the program takes 200,000 clock cycles to run.</p>

        
    </div>
</main>
<aside id="fsdocs-page-menu">
    <p id="on-this-page">On this page</p>
    <ul>
  <li class="level-2">
    <a href="#Getting-Started">
      Getting Started
    </a>
  </li>
  <li class="level-3">
    <a href="#Downloading-and-Running-ISSIE">
      Downloading and Running ISSIE
    </a>
  </li>
  <li class="level-3">
    <a href="#Creating-a-New-Project">
      Creating a New Project
    </a>
  </li>
  <li class="level-3">
    <a href="#Your-first-design">
      Your first design
    </a>
  </li>
  <li class="level-3">
    <a href="#Simulation">
      Simulation
    </a>
  </li>
  <li class="level-2">
    <a href="#Exploiting-the-ISSIE-Features">
      Exploiting the ISSIE Features
    </a>
  </li>
  <li class="level-3">
    <a href="#A-slightly-more-complex-design">
      A slightly more complex design
    </a>
  </li>
  <li class="level-3">
    <a href="#Improving-the-look-of-a-schematic">
      Improving the look of a schematic
    </a>
  </li>
  <li class="level-3">
    <a href="#Summary">
      Summary
    </a>
  </li>
  <li class="level-2">
    <a href="#Using-Custom-Components">
      Using Custom Components
    </a>
  </li>
  <li class="level-3">
    <a href="#The-root-schematic">
      The root schematic
    </a>
  </li>
  <li class="level-4">
    <a href="#Steps">
      Steps
    </a>
  </li>
  <li class="level-3">
    <a href="#Improving-the-design-sheet">
      Improving the design sheet
    </a>
  </li>
  <li class="level-3">
    <a href="#ROM-Initialisation">
      ROM Initialisation
    </a>
  </li>
  <li class="level-3">
    <a href="#Simulation-1">
      Simulation
    </a>
  </li>
  <li class="level-2">
    <a href="#Waveform-Simulation">
      Waveform Simulation
    </a>
  </li>
  <li class="level-3">
    <a href="#Creating-a-clocked-design">
      Creating a clocked design
    </a>
  </li>
  <li class="level-3">
    <a href="#Simulating-your-design">
      Simulating your design
    </a>
  </li>
  <li class="level-3">
    <a href="#Changing-your-design">
      Changing your design
    </a>
  </li>
  <li class="level-2">
    <a href="#Truth-Table">
      Truth Table
    </a>
  </li>
  <li class="level-2">
    <a href="#Verilog-Component">
      Verilog Component
    </a>
  </li>
  <li class="level-2">
    <a href="#Now-what">
      Now what?
    </a>
  </li>
</ul>
</aside>
<dialog>
    <input type="search" placeholder="Search docs" />
    <div class="results">
        <ul></ul>
        <p class="empty">Type something to start searching.</p>
    </div>
</dialog>
<script type="module" src="/issie/content/fsdocs-tips.js"></script>
<script type="module" src="/issie/content/fsdocs-theme-toggle.js"></script>
<script type="module" src="/issie/content/fsdocs-details-toggle.js"></script>
<script type="module" src="/issie/content/fsdocs-theme.js"></script>
<script type="module" src="/issie/content/fsdocs-search.js"></script>

</body>
</html>