+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[0]/D|
|            adc_frame_clk |             adc_lvds_clk |              nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/ISERDESE2_adc_inst/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_state_next_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_sig_noninv_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_next_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_sig_noninv_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_a_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_a_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_next_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_next_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ch_a_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_next_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_sig_noninv_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_state_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_state_reg[0]/D|
|            adc_frame_clk |               clk_fpga_0 |              nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/last_fclk_comb_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                nolabel_line119/adc_trigger_0/inst/trig_status_trigd_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_next_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_b_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[21]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_state_next_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ch_b_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                     nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[27]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[29]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_sig_noninv_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[30]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[25]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                   nolabel_line119/adc_trigger_0/inst/nolabel_line360/nolabel_line52/trig_ch_code_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[24]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[31]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_next_reg[1]/D|
|            adc_frame_clk |               clk_fpga_0 |       nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_state_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                          nolabel_line119/adc_trigger_0/inst/nolabel_line360/nolabel_line44/trig_out_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                 nolabel_line119/adc_trigger_0/inst/trig_sub_word_reg[2]/D|
|            adc_frame_clk |               clk_fpga_0 |             nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                 nolabel_line119/adc_trigger_0/inst/trig_sub_word_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                 nolabel_line119/adc_trigger_0/inst/trig_sub_word_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[23]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                   nolabel_line119/adc_trigger_0/inst/trig_auto_recv_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[26]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[28]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[22]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[18]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[19]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                   nolabel_line119/adc_trigger_0/inst/nolabel_line360/nolabel_line52/trig_ch_code_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                    nolabel_line119/adc_trigger_0/inst/trig_state_reg[2]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[17]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[13]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                         nolabel_line119/adc_trigger_0/inst/nolabel_line360/trig_gen_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[16]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[20]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[10]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[14]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[15]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[9]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                     nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[2]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[12]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[7]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                       nolabel_line119/adc_trigger_0/inst/trig_waiting_acq_done_trig_reg/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                             nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_idle_packet_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[8]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                   nolabel_line119/adc_trigger_0/inst/nolabel_line360/nolabel_line52/trig_ch_code_reg[2]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                    nolabel_line119/adc_trigger_0/inst/trig_state_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                          nolabel_line119/adc_trigger_0/inst/nolabel_line360/nolabel_line44/last_src_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                     nolabel_line119/adc_trigger_0/inst/FSM_sequential_trig_state_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[5]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[3]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                    nolabel_line119/adc_trigger_0/inst/trig_auto_arm_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                     nolabel_line119/adc_trigger_0/inst/trig_out_reg_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                   nolabel_line119/adc_trigger_0/inst/trig_auto_init_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                               nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[6]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[4]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[23]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                               nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[6]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                nolabel_line119/adc_trigger_0/inst/trig_internal_arm_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                               nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[2]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_state_complete_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                 nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                       nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_1/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[0]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[1]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[2]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[5]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[4]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[3]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                       nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica_2/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                             nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[11]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[6]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_ctr_reg[7]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                         nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_ce_clkdiv_reg_replica/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                               nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[9]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                              nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[9]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/g_rst_clkdiv_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                               nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[8]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[2]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                          nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_trigger_inhibit_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                              nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[6]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[26]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                              nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[10]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                nolabel_line119/adc_trigger_0/inst/trig_holdoff_load_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                              nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                               nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[4]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                              nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[5]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_next_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                               nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[7]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[0]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_sig_noninv_reg/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                              nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[7]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_state_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[21]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                    nolabel_line119/adc_trigger_0/inst/trig_state_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                   nolabel_line119/adc_trigger_0/inst/trig_force_out_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                              nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[8]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][9]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                         nolabel_line119/csi_gearbox_dma_0/inst/fifo_space_available_reg/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                               nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                              nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[3]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                      nolabel_line119/adc_trigger_0/inst/acq_holdoff_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                 nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[16]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                 nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][16]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                              nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[0]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][7]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                              nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[11]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[29]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[5]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[6]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[7]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[4]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[15]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[14]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[15]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[12]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[13]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_next_reg[1]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                             nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[10]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[11]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[10]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[9]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[8]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                 nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][10]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[2]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[3]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[0]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[0]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_sig_noninv_reg/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_a_reg/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                               nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[3]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                              nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[4]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[17]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[18]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[19]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[16]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |             nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[21]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[22]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[23]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[20]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_b_reg/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[0]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_ch_a_reg/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_2a2b/comp_state_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[20]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_reg[1]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_next_reg[0]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_reg[1]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[28]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[29]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[30]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[31]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                 nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][13]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ch_a_reg/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                              nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_initial_reg_reg[2]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_state_next_reg[0]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_state_next_reg[1]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_next_reg[1]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ch_b_reg/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_state_reg[0]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_sig_noninv_reg/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_state_next_reg[1]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[1]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ch_a_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |     nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ch_b_reg/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                 nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][14]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 | nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_reg[0]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_sig_noninv_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_ev_counter_reg[1]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_0123a/adc_trigger_core_inner_1a1b/comp_state_next_reg[0]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[1]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |nolabel_line119/adc_trigger_0/inst/adc_trigger_core_4567a/adc_trigger_core_inner_2a2b/comp_ev_counter_reg[0]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[25]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[24]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[26]/R|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                  nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[27]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][6]/D|
|            adc_frame_clk |               clk_fpga_0 |      nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[2]/R|
|            adc_frame_clk |               clk_fpga_0 |      nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[0]/R|
|            adc_frame_clk |               clk_fpga_0 |      nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[1]/R|
|            adc_frame_clk |               clk_fpga_0 |      nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[3]/R|
|            adc_frame_clk |               clk_fpga_0 |      nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[7]/R|
|            adc_frame_clk |               clk_fpga_0 |      nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[5]/R|
|            adc_frame_clk |               clk_fpga_0 |      nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[6]/R|
|            adc_frame_clk |               clk_fpga_0 |      nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[4]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                  nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][8]/D|
|            adc_frame_clk |               clk_fpga_0 |      nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[9]/R|
|            adc_frame_clk |               clk_fpga_0 |      nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[8]/R|
|            adc_frame_clk |               clk_fpga_0 |     nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[10]/R|
|            adc_frame_clk |               clk_fpga_0 |     nolabel_line119/adc_receiver_core_0/inst/nolabel_line57/nolabel_line232/rst_gen_clkloss_ctr_reg[11]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                   nolabel_line119/adc_trigger_0/inst/nolabel_line437/holdoff_reg_reg[0]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                  nolabel_line119/adc_trigger_0/inst/trig_force_last_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[12]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                                    nolabel_line119/adc_trigger_0/inst/acq_done_regd_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                               nolabel_line119/adc_trigger_0/inst/nolabel_line455/auto_repeat_reg_reg[5]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                      nolabel_line119/adc_trigger_0/inst/acq_armed_waiting_trig_regd_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                               nolabel_line119/adc_trigger_0/inst/acq_done_post_regd_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[28]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|               clk_fpga_0 |           ADC_DATA_CLK_2 |                                               nolabel_line119/adc_trigger_0/inst/acq_have_trig_regd_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[30]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[13]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                 nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][15]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[22]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[15]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[18]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[27]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                 nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/csi_ctrl_num_lines_to_tx_reg[15]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[19]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg67_reg[17]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            nolabel_line119/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[14]/D|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[12]/D|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[29]/D|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[10]/D|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[26]/D|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[31]/D|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[30]/D|
|           ADC_DATA_CLK_2 |               clk_fpga_0 |                nolabel_line119/FabCfg_NextGen_0/inst/FabCfg_NextGen_v1_0_S00_AXI_inst/slv_reg53_reg[22]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d0_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |               nolabel_line119/csi_gearbox_dma_0/inst/nolabel_line189/mipi_csi0/OSERDESE2_lane_d1_inst/RST|
|           ADC_DATA_CLK_2 |           ADC_DATA_CLK_2 |nolabel_line119/adc_axi_streamer/inst/adc_streamer_v2_0_M00_AXIS_inst/nolabel_line223/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
