// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module MUX_1bit_TEST (
);
wire net021;
wire \vdd! ;
wire \gnd! ;
wire OUT;

INV    
 I4  ( .VDD( \vdd!  ), .Vin( \gnd!  ), .Vout( net021 ), .GND( \gnd!  ) );

pmos1v    
 PM1  ( .S( \gnd!  ), .G( \gnd!  ), .B( \vdd!  ), .D( OUT ) );

pmos1v    
 PM0  ( .S( \vdd!  ), .G( net021 ), .B( \vdd!  ), .D( OUT ) );

nmos1v    
 NM1  ( .S( \gnd!  ), .G( net021 ), .B( \gnd!  ), .D( OUT ) );

nmos1v    
 NM0  ( .S( \vdd!  ), .G( \gnd!  ), .B( \gnd!  ), .D( OUT ) );

endmodule

