{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767092093078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767092093079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 30 07:54:53 2025 " "Processing started: Tue Dec 30 07:54:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767092093079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092093079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Compressor42_16bits_CLA -c Compressor42_16bits_CLA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Compressor42_16bits_CLA -c Compressor42_16bits_CLA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092093079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767092093251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767092093251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_compressor_42_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_compressor_42_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_compressor_42_16b-Behavioral " "Found design unit 1: top_level_compressor_42_16b-Behavioral" {  } { { "top_level_compressor_42_16b.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/top_level_compressor_42_16b.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098906 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_compressor_42_16b " "Found entity 1: top_level_compressor_42_16b" {  } { { "top_level_compressor_42_16b.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/top_level_compressor_42_16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092098906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D2-rtl " "Found design unit 1: FF_D2-rtl" {  } { { "FF_D2.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/FF_D2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098908 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D2 " "Found entity 1: FF_D2" {  } { { "FF_D2.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/FF_D2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092098908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D16-rtl " "Found design unit 1: FF_D16-rtl" {  } { { "FF_D16.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/FF_D16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098910 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D16 " "Found entity 1: FF_D16" {  } { { "FF_D16.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/FF_D16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092098910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_42_16b_cla.vhd 10 4 " "Found 10 design units, including 4 entities, in source file compressor_42_16b_cla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA16b_Adder-CLA_Adder " "Found design unit 1: CLA16b_Adder-CLA_Adder" {  } { { "compressor_42_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098918 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_1bit-comportamento " "Found design unit 2: mux_1bit-comportamento" {  } { { "compressor_42_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098918 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 my_components1 " "Found design unit 3: my_components1" {  } { { "compressor_42_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098918 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 compressor_4entradas-comportamento " "Found design unit 4: compressor_4entradas-comportamento" {  } { { "compressor_42_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098918 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 my_components2 " "Found design unit 5: my_components2" {  } { { "compressor_42_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098918 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 compressor_42_16b_CLA-comportamento " "Found design unit 6: compressor_42_16b_CLA-comportamento" {  } { { "compressor_42_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 229 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098918 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA16b_Adder " "Found entity 1: CLA16b_Adder" {  } { { "compressor_42_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098918 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_1bit " "Found entity 2: mux_1bit" {  } { { "compressor_42_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098918 ""} { "Info" "ISGN_ENTITY_NAME" "3 compressor_4entradas " "Found entity 3: compressor_4entradas" {  } { { "compressor_42_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098918 ""} { "Info" "ISGN_ENTITY_NAME" "4 compressor_42_16b_CLA " "Found entity 4: compressor_42_16b_CLA" {  } { { "compressor_42_16b_CLA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092098918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092098918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_compressor_42_16b " "Elaborating entity \"top_level_compressor_42_16b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767092098936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D16 FF_D16:ff_a " "Elaborating entity \"FF_D16\" for hierarchy \"FF_D16:ff_a\"" {  } { { "top_level_compressor_42_16b.vhd" "ff_a" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/top_level_compressor_42_16b.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092098946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_42_16b_CLA compressor_42_16b_CLA:u_compressor " "Elaborating entity \"compressor_42_16b_CLA\" for hierarchy \"compressor_42_16b_CLA:u_compressor\"" {  } { { "top_level_compressor_42_16b.vhd" "u_compressor" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/top_level_compressor_42_16b.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092098951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_4entradas compressor_42_16b_CLA:u_compressor\|compressor_4entradas:comp42_num0 " "Elaborating entity \"compressor_4entradas\" for hierarchy \"compressor_42_16b_CLA:u_compressor\|compressor_4entradas:comp42_num0\"" {  } { { "compressor_42_16b_CLA.vhd" "comp42_num0" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092098959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1bit compressor_42_16b_CLA:u_compressor\|compressor_4entradas:comp42_num0\|mux_1bit:s0 " "Elaborating entity \"mux_1bit\" for hierarchy \"compressor_42_16b_CLA:u_compressor\|compressor_4entradas:comp42_num0\|mux_1bit:s0\"" {  } { { "compressor_42_16b_CLA.vhd" "s0" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092098962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA16b_Adder compressor_42_16b_CLA:u_compressor\|CLA16b_Adder:var0 " "Elaborating entity \"CLA16b_Adder\" for hierarchy \"compressor_42_16b_CLA:u_compressor\|CLA16b_Adder:var0\"" {  } { { "compressor_42_16b_CLA.vhd" "var0" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/compressor_42_16b_CLA.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092098974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D2 FF_D2:ff_c_out " "Elaborating entity \"FF_D2\" for hierarchy \"FF_D2:ff_c_out\"" {  } { { "top_level_compressor_42_16b.vhd" "ff_c_out" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_CLA/top_level_compressor_42_16b.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092098983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767092099425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767092099717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092099717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767092099746 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767092099746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767092099746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767092099746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767092099763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 30 07:54:59 2025 " "Processing ended: Tue Dec 30 07:54:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767092099763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767092099763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767092099763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092099763 ""}
