<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fmexg_fifo_5" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2019 05 09 17:13:51.778" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="fmexg_fifo_5.lpc" type="lpc" modified="2019 05 09 17:13:50.000"/>
		<File name="fmexg_fifo_5.vhd" type="top_level_vhdl" modified="2019 05 09 17:13:50.000"/>
		<File name="fmexg_fifo_5_tmpl.vhd" type="template_vhdl" modified="2019 05 09 17:13:50.000"/>
		<File name="tb_fmexg_fifo_5_tmpl.vhd" type="testbench_vhdl" modified="2019 05 09 17:13:50.000"/>
  </Package>
</DiamondModule>
