@article{Fritzmann2020,
  author = {Fritzmann, T. et al.},
  title = {RISQ-V: Tightly Coupled RISC-V Accelerators for Post-Quantum Cryptography},
  journal = {IACR Transactions on Cryptographic Hardware and Embedded Systems},
  year = {2020},
  volume = {4},
  number = {Aug. 2020},
  pages = {239–280},
  doi = {10.13154/tches.v2020.i4.239-280},
}

@inproceedings{Fritzmann2019,
  author = {Fritzmann, T. and Sharif, U. and Müller-Gritschneder, D. and Reinbrecht, C. and Schlichtmann, U. and Sepulveda, J.},
  title = {Towards Reliable and Secure Post-Quantum Co-Processors based on RISC-V},
  booktitle = {2019 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  year = {2019},
  pages = {1148-1153},
  doi = {10.23919/DATE.2019.8715173},
}

@online{Admonicai2023,
  author = {Adomnicai, A.},
  title = {An update on Keccak performance on ARMv7-M},
  url = {https://eprint.iacr.org/2023/773},
  year = {2023},
}

@inproceedings{Wong2018,
  author = {Wong, M. M. and Haj-Yahya, J. and Sau, S. and Chattopadhyay, A.},
  title = {A New High Throughput and Area Efficient SHA-3 Implementation},
  booktitle = {IEEE International Symposium on Circuits and Systems (ISCAS)},
  year = {2018},
  doi = {10.1109/ISCAS.2018.8351649},
}

@article{Banerjee2019,
  author = {Banerjee, U. et al.},
  title = {Sapphire: A Configurable Crypto-Processor for Post-Quantum Lattice-based Protocols},
  journal = {IACR Transactions on Cryptographic Hardware and Embedded Systems},
  year = {2019},
  volume = {4},
  number = {Aug. 2019},
  pages = {17–61},
  doi = {10.13154/tches.v2019.i4.17-61},
}

@article{Alkim2020,
  author = {Alkim, E. et al.},
  title = {ISA Extensions for Finite Field Arithmetic: Accelerating Kyber and NewHope on RISC-V},
  journal = {IACR Transactions on Cryptographic Hardware and Embedded Systems},
  year = {2020},
  volume = {3},
  number = {Jun. 2020},
  pages = {219–242},
  doi = {10.13154/tches.v2020.i3.219-242},
}

@inproceedings{Athanasiou2014,
  author = {Athanasiou, G. S. and Makkas, G.-P. and Theodoridis, G.},
  title = {High throughput pipelined FPGA implementation of the new SHA-3 cryptographic hash algorithm},
  booktitle = {2014 6th International Symposium on Communications, Control and Signal Processing (ISCCSP)},
  year = {2014},
  pages = {538-541},
  doi = {10.1109/ISCCSP.2014.6877931},
}

@inproceedings{Mestiri2016,
  author = {Mestiri, H. and Kahri, F. and Bedoui, M. and Bouallegue, B. and Machhout, M.},
  title = {High throughput pipelined hardware implementation of the KECCAK hash function},
  booktitle = {2016 International Symposium on Signal, Image, Video and Communications (ISIVC)},
  year = {2016},
  pages = {282-286},
  doi = {10.1109/ISIVC.2016.7894001},
}

@inproceedings{Michail2015,
  author = {Michail, Harris E. and Ioannou, Lenos and Voyiatzis, Artemios G.},
  title = {Pipelined SHA-3 Implementations on FPGA: Architecture and Performance Analysis},
  booktitle = {Proceedings of the Second Workshop on Cryptography and Security in Computing Systems (CS2 '15)},
  year = {2015},
  pages = {13–18},
  doi = {10.1145/2694805.2694808},
}

@inproceedings{Ioannou2015,
  author = {Ioannou, L. and Michail, H. E. and Voyiatzis, A. G.},
  title = {High performance pipelined FPGA implementation of the SHA-3 hash algorithm},
  booktitle = {4th Mediterranean Conference on Embedded Computing (MECO)},
  year = {2015},
  pages = {68-71},
  doi = {10.1109/MECO.2015.7181868},
}

@article{Sideris2023,
  author = {Sideris, A.},
  title = {A Novel Hardware Architecture for Enhancing the Keccak Hash Function in FPGA Devices},
  journal = {Information},
  year = {2023},
  volume = {14},
  pages = {475},
  doi = {10.3390/info14090475},
}

@inproceedings{Sundal2017,
  author = {Sundal, M. and Chaves, R.},
  title = {Efficient FPGA Implementation of the SHA-3 Hash Function},
  booktitle = {2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)},
  year = {2017},
  pages = {86-91},
  doi = {10.1109/ISVLSI.2017.24},
}

@inproceedings{Dolmeta2023,
  author = {Alessandra Dolmeta and Mattia Mirigaldi and Maurizio Martina and Guido Masera},
  title = {Implementation and integration of Keccak accelerator on RISC-V for CRYSTALS-Kyber},
  booktitle = {Proceedings of the 20th ACM International Conference on Computing Frontiers (CF '23)},
  year = {2023},
  pages = {381–382},
  doi = {10.1145/3587135.3591432},
}

@inproceedings{WangShi2015,
  author = {Y. Wang and Y. Shi and C. Wang and Y. Ha},
  title = {FPGA-based SHA-3 acceleration on a 32-bit processor via instruction set extension},
  booktitle = {2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)},
  year = {2015},
  pages = {305-308},
  doi = {10.1109/EDSSC.2015.7285111},
}

@inproceedings{Elmohr2016,
  author = {M. A. Elmohr and M. A. Saleh and A. S. Eissa and K. E. Ahmed and M. M. Farag},
  title = {Hardware implementation of a SHA-3 application-specific instruction set processor},
  booktitle = {2016 28th International Conference on Microelectronics (ICM)},
  year = {2016},
  pages = {109-112},
  doi = {10.1109/ICM.2016.7847921},
}

@inproceedings{Eissa2016,
  author = {A. S. Eissa and M. A. Elmohr and M. A. Saleh and K. E. Ahmed and M. M. Farag},
  title = {SHA-3 Instruction Set Extension for A 32-bit RISC processor architecture},
  booktitle = {2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP)},
  year = {2016},
  pages = {233-234},
  doi = {10.1109/ASAP.2016.7760804},
}

@article{Rawat2017,
  author = {H. Rawat and P. Schaumont},
  title = {Vector Instruction Set Extensions for Efficient Computation of Keccak},
  journal = {IEEE Transactions on Computers},
  volume = {66},
  number = {10},
  pages = {1778-1789},
  year = {2017},
  doi = {10.1109/TC.2017.2700795},
}

@inproceedings{Kashif2012,
  author = {Kashif Latif and M. Muzaffar Rao and Athar Mahboob and Arshad Aziz},
  title = {Novel arithmetic architecture for high performance implementation of SHA-3 finalist keccak on FPGA platforms},
  booktitle = {Proceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications (ARC'12)},
  year = {2012},
  pages = {372-378},
  doi = {10.1007/978-3-642-28365-9\_34},
}

@inproceedings{Hieu2021,
  author = {D. V. Hieu and L. D. Khai},
  title = {A Fast Keccak Hardware Design for High Performance Hashing System},
  booktitle = {2021 15th International Conference on Advanced Computing and Applications (ACOMP)},
  year = {2021},
  pages = {162-168},
  doi = {10.1109/ACOMP53746.2021.00029},
}

@article{Kahri2016,
  author = {F. Kahri and H. Mestiri and B. Bouallegue and M. Machhout},
  title = {High speed FPGA implementation of cryptographic KECCAK hash function crypto-processor},
  journal = {J. Circuits Syst. Comput.},
  volume = {25},
  year = {2016},
  pages = {1650026},
}

@inproceedings{Hemendra2016,
  author = {Hemendra K. Rawat and Patrick Schaumont},
  title = {SIMD Instruction Set Extensions for Keccak with Applications to SHA-3, Keyak and Ketje},
  booktitle = {Proceedings of the Hardware and Architectural Support for Security and Privacy 2016 (HASP '16)},
  year = {2016},
  pages = {Article 4, 1–8},
  doi = {10.1145/2948618.2948622},
}

@inproceedings{Jungk2012,
  author = {B. Jungk},
  title = {Evaluation Of Compact FPGA Implementations For All SHA-3 Finalists},
  booktitle = {Third SHA-3 Candidate Conference},
  year = {2012},
}

@inproceedings{Kerckhof2011,
  author = {S. Kerckhof and F. Durvaux and N. Veyrat and F. Regazzoni and F. X. Standaert},
  title = {Compact FPGA Implementations of the Five SHA-3 Finalists},
  booktitle = {CARDIS 2011},
  year = {2011},
  pages = {217-233},
}

@article{Jararweh2012,
  author = {Y. Jararweh and L. Tawalbeh and H. Tawalbeh and A. Mod'd},
  title = {Hardware Performance Evaluation of SHA-3 Candidate Algorithms},
  journal = {Journal of Information Security},
  volume = {3},
  year = {2012},
  pages = {69-76},
}

@article{Gholipour2012,
  author = {A. Gholipour and S. Mirzakuchaki},
  title = {High-Speed Implementation of the KECCAK Hash Function on FPGA},
  journal = {International Journal of Advanced Computer Science},
  volume = {2},
  number = {8},
  year = {2012},
  pages = {303-307},
}

@article{San2012,
  author = {I. San and N. At},
  title = {Compact Keccak Hardware Architecture for Data Integrity and Authentication on FPGAs},
  journal = {Information Security Journal: A Global Perspective},
  volume = {21},
  number = {5},
  year = {2012},
  pages = {231-242},
}

@inproceedings{Kaps2012,
  author = {J.-P. Kaps and P. Yalla and K. K. Surapathi and B. Habib and S. Vadlamudi and S. Gurung},
  title = {Lightweight Implementations of SHA-3 Finalists on FPGAs},
  booktitle = {SHA-3 Conference},
  year = {2012},
}

@misc{Homsirikamol2010,
  author = {E. Homsirikamol and M. Rogawski and K. Gaj},
  title = {Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs},
  howpublished = {Cryptology ePrint Archive, Report 2010/445},
  year = {2010},
}

@article{Pereira2013,
  author = {Pereira, F.D. and Ordonez, E.D.M. and Sakai, I.D. and de Souza, A.M.},
  title = {Exploiting Parallelism on Keccak: FPGA and GPU comparison},
  journal = {Parallel Cloud Comput.},
  volume = {2},
  year = {2013},
  pages = {1–6},
}

@article{Sideris2020,
  author = {Sideris, A. and Sanida, T. and Dasygenis, M.},
  title = {High Throughput Implementation of the Keccak Hash Function Using the Nios-II Processor},
  journal = {Technologies},
  volume = {8},
  year = {2020},
  pages = {15},
  doi = {10.3390/technologies8010015},
}

@inproceedings{Homsirikamol2011,
  author = {Homsirikamol, Ekawat et al.},
  title = {Comparing Hardware Performance of Round 3 SHA-3 Candidates using Multiple Hardware Architectures in Xilinx and Altera FPGAs},
  year = {2011},
}

@inproceedings{Baldwin2009,
  author = {B. Baldwin et al.},
  title = {FPGA Implementations of SHA-3 Candidates: CubeHash, Grøstl, LANE, Shabal and Spectral Hash},
  booktitle = {2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools},
  year = {2009},
  pages = {783-790},
  doi = {10.1109/DSD.2009.162},
}

@inproceedings{Constantin2012,
  author = {J. H. -F. Constantin and A. P. Burg and F. K. Gürkaynak},
  title = {Instruction Set Extensions for Cryptographic Hash Functions on a Microcontroller Architecture},
  booktitle = {2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and Processors (ASAP)},
  year = {2012},
  pages = {117-124},
  doi = {10.1109/ASAP.2012.13},
}

@article{Bertoni2012,
  author = {G. Bertoni and J. Daemen and M. Peeters and G. V. Assche and R. V. Keer},
  title = {KECCAK implementation overview},
  year = {2012},
  url = {http://keccak.noekeon.org/Keccak-implementation-3.2.pdf},
}

@inproceedings{Schiavone2018,
  author = {P. D. Schiavone and D. Rossi and A. Pullini and A. Di Mauro and F. Conti and L. Benini},
  title = {Quentin: an Ultra-Low-Power PULPissimo SoC in 22nm FDX},
  booktitle = {2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)},
  year = {2018},
  pages = {1-3},
  doi = {10.1109/S3S.2018.8640145},
}

@inproceedings{Jungk2011,
  author = {B. Jungk and J. Apfelbeck},
  title = {Area-Efficient FPGA Implementations of the SHA-3 Finalists},
  booktitle = {2011 International Conference on Reconfigurable Computing and FPGAs},
  year = {2011},
  pages = {235-241},
}

@misc{Dang2008,
  author = {Dang, Q.},
  title = {Recommendation for Applications Using Approved Hash Algorithms},
  howpublished = {US Department of Commerce, National Institute of Standards and Technology: Gaithersburg, MD, USA},
  year = {2008},
}

@article{Bertoni2011,
  author = {Bertoni, G. and Daemen, J. and Peeters, M. and Assche, G. V.},
  title = {The keccak reference. Submiss. NIST Round 3},
  year = {2011},
  pages = {13, 14–15},
}

@article{Moumni2019,
  author = {Soufiane El Moumni and Mohamed Fettach and Abderrahim Tragha},
  title = {High Throughput Implementation of SHA3 Hash Algorithm on Field Programmable Gate Array (FPGA)},
  journal = {Microelectronics Journal},
  volume = {93},
  year = {2019},
  pages = {104615},
  issn = {0026-2692},
  doi = {10.1016/j.mejo.2019.104615},
}

@article{Mestiri2023,
  author = {H. Mestiri and I. Barraj},
  title = {High-Speed Hardware Architecture Based on Error Detection for KECCAK},
  journal = {Micromachines},
  volume = {14},
  year = {2023},
  pages = {1129},
  doi = {10.3390/mi14061129},
}

@inproceedings{Provelengios2012,
  author = {G. Provelengios and P. Kitsos and N. Sklavos and C. Koulamas},
  title = {FPGA-based Design Approaches of Keccak Hash Function},
  booktitle = {2012 15th Euromicro Conference on Digital System Design},
  year = {2012},
  pages = {648-653},
  doi = {10.1109/DSD.2012.63},
}


@misc{Adomnicai2023,
      author = {Alexandre Adomnicai},
      title = {An update on Keccak performance on ARMv7-M},
      howpublished = {Cryptology ePrint Archive, Paper 2023/773},
      year = {2023},
      note = {\url{https://eprint.iacr.org/2023/773}},
      url = {https://eprint.iacr.org/2023/773}
}



