# -----------------------------------------------------------------------
# Last updated: 03/29/23
# Created By: Ken H
# Design Configuration File
# Comments:
# 1) The Intel GPIO libraries are still incomplete for the TT analysis.
#    Final integrator must remember to obtain the real TT libraries.
#    Examine all comments with WARNING as a result.
# 2) Top/bottom margin is potentially very inefficient if Q1/Q2 are not
#    fully utilized.
# -----------------------------------------------------------------------

# Set generic namespace values.

# Set hierarchical settings
vlsi.inputs.hierarchical:
  mode: hierarchical
  top_module: ChipTop
  config_source: manual
  manual_modules:
    - ChipTop:
      - RocketTile

  # Constrain ChipTop
  constraints:
    - ChipTop:
      - vlsi.inputs.power_spec_mode: "manual"
      - vlsi.inputs.power_spec_type: "cpf"
      - vlsi.inputs.power_spec_contents: "specs/cpf/ChipTop.cpf"
      - vlsi.inputs.power_spec_contents_meta: transclude
      - par.blockage_spacing: 2.7
      ## Check the name of VDD and VSS with the intel process names (if it is vcc, ...)
      ## --> VDD and GND (vlsi/hammer-intech22-plugin/hammer/intech22/intech22.tech.json)
      ## Later, add real pins (in cpf)
      - vlsi.inputs.supplies.power: [{name: "VCC", pin: "VDD"}]
      - vlsi.inputs.supplies.ground: [{name: "VSS", pin: "GND"}]
      - vlsi.inputs.clocks: [
          ## 1 uncore clock, 2 per-tile clock, 1 serial TL clock
          ## Add JTAG tck clock (path)
          ## If jtag doesn't work, remove hpin and ChipTop
          {name: "clock_clock", port: "clock_clock", period: "1.25ns", uncertainty: "0.13ns"},
          {name: "jtag_TCK", path: "[get_pins hpin: ChipTop/jtag_TCK]", period: "200ns", uncertainty: "0.13ns"},
          ## Receive serial_tl_clock as an input signal from the FPGA (port)
          {name: "serial_tl_clock", port: "get_pins hpin ChipTop/system/serial_tl_clock", period: "1.25ns", uncertainty: "0.13ns"},


          {name: "selector_tile_0_clock", path: ["get_pins hpin: ChipTop/system/prci_ctrl_domain/clockSelector/auto_clock_out_member_allClocks_tileClockGroup_tile_0_clock "], period: "1.25ns", uncertainty: "0.13ns"},

          {name: "divider_tile_0_clock", path: ["get_pins hpin: ChipTop/system/prci_ctrl_domain/clockDivider/auto_clock_out_member_allClocks_tileClockGroup_tile_0_clock "], period: "1.25ns", uncertainty: "0.13ns"},

          {name: "selector_uncore_clock", path: ["get_pins hpin: ChipTop/system/prci_ctrl_domain/clockSelector/auto_clock_out_member_allClocks_uncore_clock "], period: "1.25ns", uncertainty: "0.13ns"},
          {name: "selector_fbus_clock", path: ["get_pins hpin: ChipTop/system/prci_ctrl_domain/clockSelector/auto_clock_out_member_allClocks_fbus_clock "], period: "1.25ns", uncertainty: "0.13ns"},

          {name: "divider_uncore_clock", path: ["get_pins hpin: ChipTop/system/prci_ctrl_domain/clockDivider/auto_clock_out_member_allClocks_uncore_clock "], period: "1.25ns", uncertainty: "0.13ns"},
          {name: "divider_fbus_clock", path: ["get_pins hpin: ChipTop/system/prci_ctrl_domain/clockDivider/auto_clock_out_member_allClocks_fbus_clock "], period: "1.25ns", uncertainty: "0.13ns"},

          #uart ? do we need it
          {name: "uart_domain", path: "[get_pins hpin:ChipTop/system/uartClockDomainWrapper/auto_clock_in_clock]", period: "1.25ns", uncertainty: "0.13ns"},

          # tile prci domains after clock gate
          {name: "tile_0_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clock_gater/auto_clock_gater_out_member_allClocks_tileClockGroup_tile_0_clock]", period: "1.25ns", uncertainty: "0.13ns"},

          {name: "uncore_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clock_gater/auto_clock_gater_out_member_allClocks_uncore_clock]", period: "1.25ns", uncertainty: "0.13ns"},
          {name: "fbus_clock", path: "[get_pins hpin:ChipTop/system/prci_ctrl_domain/clock_gater/auto_clock_gater_out_member_allClocks_fbus_clock]", period: "1.25ns", uncertainty: "0.13ns"},

          # debug mux
          # {name: "debug_mux_0", path: "[get_pins hpin:ChipTop/system/clockSelector/debug_mux/io_clocksIn_0]", period: "10ns", uncertainty: "0.1ns"},
          # {name: "debug_mux_1", path: "[get_pins hpin:ChipTop/system/clockSelector/debug_mux/io_clocksIn_0]", period: "10ns", uncertainty: "0.1ns"},
          # {name: "debug_mux_2", path: "[get_pins hpin:ChipTop/system/clockSelector/debug_mux/io_clocksIn_0]", period: "10ns", uncertainty: "0.1ns"},
          # {name: "debug_mux_3", path: "[get_pins hpin:ChipTop/system/clockSelector/debug_mux/io_clocksIn_0]", period: "10ns", uncertainty: "0.1ns"},

      ]

          #- {name: "tile_1_clock", path: ["get_pins hpin: ChipTop/system/prci_ctrl_domain/clockSelector_auto_clock_out_member_allClocks_tileClockGroup_tile_1_clock "], period: "5ns", uncertainty: "0.13ns"}

      - vlsi.inputs.pin_mode: none

    - RocketTile:
      - vlsi.inputs.pin_mode: generated
      - vlsi.inputs.pin.generate_mode: semi_auto
      - vlsi.inputs.pin.assignments: [{pins: "*", layers: ["m4", "m6"], side: "left"}]
      - vlsi.inputs.power_spec_mode: "manual"
      - vlsi.inputs.power_spec_type: "cpf"
      - vlsi.inputs.power_spec_contents: "specs/cpf/ChipTop.cpf"
      - vlsi.inputs.power_spec_contents_meta: transclude
      - vlsi.inputs.supplies.power: [{name: "VCC", pin: "VDD"}]
      - vlsi.inputs.clocks:
        - {name: "clock", period: "1.25ns", uncertainty: "0.13ns"}
      ## Copy everything under ChipTop here - done
      ## Adding par power strap constraints below
      - par.generate_power_straps_options.by_tracks.strap_layers: [m3, m4, m5, m6, m7, m8]
      - par.generate_power_straps_options.by_tracks.pin_layers: [m8]
      - vlsi.inputs.delays: [
        { name: "reset", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_a_ready", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_b_valid", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_b_bits_*", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_c_ready", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_d_valid", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_d_bits_*", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_e_ready", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_int_local_in_3_0", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_int_local_in_2_0", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_int_local_in_1_0", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_int_local_in_1_1", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_int_local_in_0_0", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_hartid_in", direction: "input", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_a_valid", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_a_bits_*", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_b_ready", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_c_valid", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_c_bits_*", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_d_ready", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_e_valid", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_buffer_out_e_bits_*", direction: "output", clock: "clock", delay: "300ps" },
        { name: "auto_wfi_out_0", direction: "output", clock: "clock", delay: "300ps" },

      ]
# Set hierarchical manual placements
  manual_placement_constraints_meta: append
  manual_placement_constraints:
    # Set top-level

    - ChipTop:
      # ChipTop
      # height - (top + bottom) is multiple of 1.26um (and therefore 0.09um)
      # width (and left / right) are all multiples of 1.08um
      - {path: ChipTop, type: toplevel, x: 0, y: 0, width: 3924.72, height: 4084.92, margins: {left: 17.28, right: 17.28, top: 18.9, bottom: 18.9}}

      ## Specify RocketTile placement
      #
      #
      # x-axis needs to be aligned to 0.108 grid
      #
      - {path: ChipTop/system/tile_prci_domain/tile_reset_domain_tile, x: 1949.4, y: 20.16, type: hardmacro}
      # If we have a second rocket tile in one digital top, uncomment the line below.
      #- {path: ChipTop/system/tile_prci_domain_1/tile_reset_domain_tile, x: 2800, y: 1800, type: hardmacro}

      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_15/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 850, y: 100.08}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_7/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1300, y: 100.08}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_14/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 850, y: 300.06}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_6/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1300, y: 300.06}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_13/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 850, y: 500.04}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_5/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1300, y: 500.04}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_12/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 850, y: 700.02}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_4/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1300, y: 700.02}

      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_0, type: hardmacro, x: 850, y: 954.09}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_1, type: hardmacro, x: 1000, y: 954.09}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_2, type: hardmacro, x: 1300, y: 954.09}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_3, type: hardmacro, x: 1450, y: 954.09}

      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_11/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 850, y: 1208.07}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1300, y: 1208.07}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_10/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 850, y: 1408.05}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1450, y: 1408.05}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_9/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 850, y: 1608.03}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1300, y: 1608.03}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_8/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 850, y: 1808.01}
      - {path: ChipTop/system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0, type: hardmacro, x: 1300, y: 1808.01}


      - {path: ChipTop/UROBS, x: 3847.5, y: 4009.3045, width: 60.48, height: 57.42, type: obstruction, obs_types: ["place", "route", "power"], layers: [m1, m2, m3, m4, m5, m6, m7, m8]}
      - {path: ChipTop/UROBS2, x: 16.74, y: 18.18, width: 60.48, height: 57.4355, type: obstruction, obs_types: ["place", "route", "power"], layers: [m1, m2, m3, m4, m5, m6, m7, m8]}

      # PAIR MUST BE PLACED IN ChipTop.
      - {path: ChipTop/DICCD0, type: hardmacro, master: "fdk22tic4m1_diccd_cont", create_physical: true, x: 1308.312,   y: 1361.7, top_layer: m6}
      - {path: ChipTop/DICREG0, type: hardmacro, master: "fdk22tic4m1_dicreg_cont", create_physical: true, x: 1357.992,   y: 1361.7, top_layer: m6}
      # PAIR MUST BE PLACED IN ChipTop.
      - {path: ChipTop/DICCD1, type: hardmacro, master: "fdk22tic4m1_diccd_cont", create_physical: true, x: 1308.312,   y: 2723.4, top_layer: m6}
      - {path: ChipTop/DICREG1, type: hardmacro, master: "fdk22tic4m1_dicreg_cont", create_physical: true, x: 1357.992,   y: 2723.4, top_layer: m6}
      # PAIR MUST BE PLACED IN ChipTop.
      - {path: ChipTop/DICCD3, type: hardmacro, master: "fdk22tic4m1_diccd_cont", create_physical: true, x: 2616.624,   y: 2723.4, top_layer: m6}
      - {path: ChipTop/DICREG3, type: hardmacro, master: "fdk22tic4m1_dicreg_cont", create_physical: true, x: 2666.304,   y: 2723.4, top_layer: m6}


      # Set DR construct
      - {path: ChipTop/die_ring, type: overlap, master: "uni2_4x4_c4_er_edm_prs_top", x: 0, y: 0, create_physical: true}
      # Set IO constructs for Q3
      #- {path: ChipTop/corner_q3_io, type: hardmacro, master: "hl_corner_io", x: 17.28, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_0, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 595.98, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_1, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 752.22, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_2, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 908.46, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_3, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 1064.7, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_4, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 1220.94, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_5, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 1377.18, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_6, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 1533.42, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_7, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 1689.66, top_layer: gmb}
      #- {path: ChipTop/west_io_q3_8, type: hardmacro, master: "hl_4slice_west_io", x: 17.28, y: 1845.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_0, type: hardmacro, master: "hl_8slice_south_io", x: 518.832, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_1, type: hardmacro, master: "hl_8slice_south_io", x: 674.784, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_2, type: hardmacro, master: "hl_8slice_south_io", x: 830.736, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_3, type: hardmacro, master: "hl_8slice_south_io", x: 986.688, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_4, type: hardmacro, master: "hl_8slice_south_io", x: 1142.64, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_5, type: hardmacro, master: "hl_8slice_south_io", x: 1298.59, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_6, type: hardmacro, master: "hl_8slice_south_io", x: 1454.54, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_7, type: hardmacro, master: "hl_8slice_south_io", x: 1610.5, y: 18.9, top_layer: gmb}
      #- {path: ChipTop/south_io_q3_8, type: hardmacro, master: "hl_8slice_south_io", x: 1766.45, y: 18.9, top_layer: gmb}




    - RocketTile:

      # rocket tile base placement, just for reference:
      # - {path: ChipTop/system/tile_prci_domain/tile_reset_domain_tile, x: 1949.4, y: 20.16, type: hardmacro}

      # chiptop
      # - {path: ChipTop, type: toplevel, x: 0, y: 0, width: 3924.72, height: 4084.92, margins: {left: 17.28, right: 17.28, top: 18.9, bottom: 18.9}}


      ## Margins are only useful for toplevel
      ## Place all SRAMs and RocketTiles
      - {path: RocketTile, type: toplevel, x: 0, y: 0, width: 1900.044, height: 2000.07, margins: {left: 0, right: 0, top: 0, bottom: 0}}
      ## Margin between SRAMs is 11.97 (minimum 11.52, but add some buffer)

      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_0_0, type: hardmacro, x: 0, y: 0.09}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_2_2, type: hardmacro, x: 0, y: 140.04}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_5_1, type: hardmacro, x: 0, y: 280.08}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_0_1, type: hardmacro, x: 170, y: 0.09}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_3_0, type: hardmacro, x: 170, y: 140.04}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_5_2, type: hardmacro, x: 170, y: 280.08}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_0_2, type: hardmacro, x: 340, y: 0.09}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_3_1, type: hardmacro, x: 340, y: 140.04}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_6_0, type: hardmacro, x: 340, y: 280.08}

      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_1_0, type: hardmacro, x: 510, y: 0.09}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_3_2, type: hardmacro, x: 510, y: 140.04}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_6_1, type: hardmacro, x: 510, y: 280.08}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_1_1, type: hardmacro, x: 680, y: 0.09}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_4_0, type: hardmacro, x: 680, y: 140.04}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_6_2, type: hardmacro, x: 680, y: 280.08}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_1_2, type: hardmacro, x: 850, y: 0.09}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_4_1, type: hardmacro, x: 850, y: 140.04}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_7_0, type: hardmacro, x: 850, y: 280.08}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_2_0, type: hardmacro, x: 1020, y: 0.09}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_4_2, type: hardmacro, x: 1020, y: 140.04}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_7_1, type: hardmacro, x: 1020, y: 280.08}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_2_1, type: hardmacro, x: 1190, y: 0.09}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_5_0, type: hardmacro, x: 1190, y: 140.04}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/hash_table/hash_mem/hash_mem_ext/mem_7_2, type: hardmacro, x: 1190, y: 280.08}

      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_31/MEM_ext/mem_0_0, type: hardmacro, x: 0, y: 420.03}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_23/MEM_ext/mem_0_0, type: hardmacro, x: 0, y: 470.07}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_15/MEM_ext/mem_0_0, type: hardmacro, x: 0, y: 520.02}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_7/MEM_ext/mem_0_0, type: hardmacro, x: 0, y: 570.06}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_30/MEM_ext/mem_0_0, type: hardmacro, x: 170, y: 420.03}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_22/MEM_ext/mem_0_0, type: hardmacro, x: 170, y: 470.07}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_14/MEM_ext/mem_0_0, type: hardmacro, x: 170, y: 520.02}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_6/MEM_ext/mem_0_0, type: hardmacro, x: 170, y: 570.06}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_29/MEM_ext/mem_0_0, type: hardmacro, x: 340, y: 420.03}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_21/MEM_ext/mem_0_0, type: hardmacro, x: 340, y: 470.07}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_13/MEM_ext/mem_0_0, type: hardmacro, x: 340, y: 520.02}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_5/MEM_ext/mem_0_0, type: hardmacro, x: 340, y: 570.06}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_28/MEM_ext/mem_0_0, type: hardmacro, x: 510, y: 420.03}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_20/MEM_ext/mem_0_0, type: hardmacro, x: 510, y: 470.07}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_12/MEM_ext/mem_0_0, type: hardmacro, x: 510, y: 520.02}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_4/MEM_ext/mem_0_0, type: hardmacro, x: 510, y: 570.06}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_27/MEM_ext/mem_0_0, type: hardmacro, x: 680, y: 420.03}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_19/MEM_ext/mem_0_0, type: hardmacro, x: 680, y: 470.07}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_11/MEM_ext/mem_0_0, type: hardmacro, x: 680, y: 520.02}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_3/MEM_ext/mem_0_0, type: hardmacro, x: 680, y: 570.06}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_26/MEM_ext/mem_0_0, type: hardmacro, x: 850, y: 420.03}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_18/MEM_ext/mem_0_0, type: hardmacro, x: 850, y: 470.07}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_10/MEM_ext/mem_0_0, type: hardmacro, x: 850, y: 520.02}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_2/MEM_ext/mem_0_0, type: hardmacro, x: 850, y: 570.06}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_25/MEM_ext/mem_0_0, type: hardmacro, x: 1020, y: 420.03}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_17/MEM_ext/mem_0_0, type: hardmacro, x: 1020, y: 470.07}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_9/MEM_ext/mem_0_0, type: hardmacro, x: 1020, y: 520.02}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_1/MEM_ext/mem_0_0, type: hardmacro, x: 1020, y: 570.06}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_24/MEM_ext/mem_0_0, type: hardmacro, x: 1190, y: 420.03}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_16/MEM_ext/mem_0_0, type: hardmacro, x: 1190, y: 470.07}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM_8/MEM_ext/mem_0_0, type: hardmacro, x: 1190, y: 520.02}
      - {path: RocketTile/compress_accel_compressor/lz77hashmatcher/history_buffer/MEM/MEM_ext/mem_0_0, type: hardmacro, x: 1190, y: 570.06}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_31/MEM_ext/mem_0_0, type: hardmacro, x: 0, y: 620.01}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_23/MEM_ext/mem_0_0, type: hardmacro, x: 0, y: 670.05}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_15/MEM_ext/mem_0_0, type: hardmacro, x: 0, y: 720.09}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_7/MEM_ext/mem_0_0, type: hardmacro, x: 0, y: 770.04}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_30/MEM_ext/mem_0_0, type: hardmacro, x: 170, y: 620.01}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_22/MEM_ext/mem_0_0, type: hardmacro, x: 170, y: 670.05}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_14/MEM_ext/mem_0_0, type: hardmacro, x: 170, y: 720.09}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_6/MEM_ext/mem_0_0, type: hardmacro, x: 170, y: 770.04}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_29/MEM_ext/mem_0_0, type: hardmacro, x: 340, y: 620.01}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_21/MEM_ext/mem_0_0, type: hardmacro, x: 340, y: 670.05}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_13/MEM_ext/mem_0_0, type: hardmacro, x: 340, y: 720.09}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_5/MEM_ext/mem_0_0, type: hardmacro, x: 340, y: 770.04}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_28/MEM_ext/mem_0_0, type: hardmacro, x: 510, y: 620.01}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_20/MEM_ext/mem_0_0, type: hardmacro, x: 510, y: 670.05}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_12/MEM_ext/mem_0_0, type: hardmacro, x: 510, y: 720.09}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_4/MEM_ext/mem_0_0, type: hardmacro, x: 510, y: 770.04}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_27/MEM_ext/mem_0_0, type: hardmacro, x: 680, y: 620.01}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_19/MEM_ext/mem_0_0, type: hardmacro, x: 680, y: 670.05}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_11/MEM_ext/mem_0_0, type: hardmacro, x: 680, y: 720.09}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_3/MEM_ext/mem_0_0, type: hardmacro, x: 680, y: 770.04}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_26/MEM_ext/mem_0_0, type: hardmacro, x: 850, y: 620.01}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_18/MEM_ext/mem_0_0, type: hardmacro, x: 850, y: 670.05}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_10/MEM_ext/mem_0_0, type: hardmacro, x: 850, y: 720.09}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_2/MEM_ext/mem_0_0, type: hardmacro, x: 850, y: 770.04}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_25/MEM_ext/mem_0_0, type: hardmacro, x: 1020, y: 620.01}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_17/MEM_ext/mem_0_0, type: hardmacro, x: 1020, y: 670.05}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_9/MEM_ext/mem_0_0, type: hardmacro, x: 1020, y: 720.09}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_1/MEM_ext/mem_0_0, type: hardmacro, x: 1020, y: 770.04}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_24/MEM_ext/mem_0_0, type: hardmacro, x: 1190, y: 620.01}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_16/MEM_ext/mem_0_0, type: hardmacro, x: 1190, y: 670.05}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM_8/MEM_ext/mem_0_0, type: hardmacro, x: 1190, y: 720.09}
      - {path: RocketTile/compress_accel_decompressor/command_expander/MEM/MEM_ext/mem_0_0, type: hardmacro, x: 1190, y: 770.04}
      - {path: RocketTile/dcache/data/data_arrays_3/data_arrays_0_ext/mem_0_0, type: hardmacro, x: 0, y: 820.08}
      - {path: RocketTile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_0, type: hardmacro, x: 0, y: 970.02}
      - {path: RocketTile/dcache/data/data_arrays_3/data_arrays_0_ext/mem_0_1, type: hardmacro, x: 70, y: 820.08}
      - {path: RocketTile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_1, type: hardmacro, x: 70, y: 970.02}
      - {path: RocketTile/dcache/data/data_arrays_3/data_arrays_0_ext/mem_0_2, type: hardmacro, x: 140, y: 820.08}
      - {path: RocketTile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_2, type: hardmacro, x: 140, y: 970.02}
      - {path: RocketTile/dcache/data/data_arrays_3/data_arrays_0_ext/mem_0_3, type: hardmacro, x: 210, y: 820.08}
      - {path: RocketTile/dcache/data/data_arrays_1/data_arrays_0_ext/mem_0_3, type: hardmacro, x: 210, y: 970.02}
      - {path: RocketTile/dcache/tag_array/tag_array_ext/mem_0_0, type: hardmacro, x: 280, y: 820.08}
      - {path: RocketTile/dcache/tag_array/tag_array_ext/mem_0_1, type: hardmacro, x: 280, y: 970.02}
      - {path: RocketTile/dcache/data/data_arrays_2/data_arrays_0_ext/mem_0_0, type: hardmacro, x: 350, y: 820.08}
      - {path: RocketTile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0, type: hardmacro, x: 350, y: 970.02}
      - {path: RocketTile/dcache/data/data_arrays_2/data_arrays_0_ext/mem_0_1, type: hardmacro, x: 420, y: 820.08}
      - {path: RocketTile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1, type: hardmacro, x: 420, y: 970.02}
      - {path: RocketTile/dcache/data/data_arrays_2/data_arrays_0_ext/mem_0_2, type: hardmacro, x: 490, y: 820.08}
      - {path: RocketTile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2, type: hardmacro, x: 490, y: 970.02}
      - {path: RocketTile/dcache/data/data_arrays_2/data_arrays_0_ext/mem_0_3, type: hardmacro, x: 560, y: 820.08}
      - {path: RocketTile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3, type: hardmacro, x: 560, y: 970.02}
      - {path: RocketTile/frontend/icache/data_arrays_7/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 0, y: 1120.05}
      - {path: RocketTile/frontend/icache/data_arrays_3/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 0, y: 1270.08}
      - {path: RocketTile/frontend/icache/data_arrays_7/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 70, y: 1120.05}
      - {path: RocketTile/frontend/icache/data_arrays_3/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 70, y: 1270.08}
      - {path: RocketTile/frontend/icache/data_arrays_6/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 140, y: 1120.05}
      - {path: RocketTile/frontend/icache/data_arrays_2/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 140, y: 1270.08}
      - {path: RocketTile/frontend/icache/data_arrays_6/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 210, y: 1120.05}
      - {path: RocketTile/frontend/icache/data_arrays_2/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 210, y: 1270.08}
      - {path: RocketTile/frontend/icache/tag_array/tag_array_0_ext/mem_0_0, type: hardmacro, x: 280, y: 1120.05}
      - {path: RocketTile/frontend/icache/tag_array/tag_array_0_ext/mem_0_1, type: hardmacro, x: 280, y: 1270.08}
      - {path: RocketTile/frontend/icache/data_arrays_5/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 350, y: 1120.05}
      - {path: RocketTile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 350, y: 1270.08}
      - {path: RocketTile/frontend/icache/data_arrays_5/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 420, y: 1120.05}
      - {path: RocketTile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 420, y: 1270.08}
      - {path: RocketTile/frontend/icache/data_arrays_4/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 490, y: 1120.05}
      - {path: RocketTile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_0, type: hardmacro, x: 490, y: 1270.08}
      - {path: RocketTile/frontend/icache/data_arrays_4/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 560, y: 1120.05}
      - {path: RocketTile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_1, type: hardmacro, x: 560, y: 1270.08}


      # PAIR MUST BE PLACED IN RocketTile (assumed to be at: (1949.4,20.16)).
      # EXPECTED ABSOLUTE PLACEMENT: CD : (2616.624, 1361.7)
      # EXPECTED ABSOLUTE PLACEMENT: REG: (2666.304, 1361.7)
      - {path: ChipTop/DICCD2, type: hardmacro, master: "fdk22tic4m1_diccd_cont", create_physical: true, x: 667.224,   y: 1341.54, top_layer: m6}
      - {path: ChipTop/DICREG2, type: hardmacro, master: "fdk22tic4m1_dicreg_cont", create_physical: true, x: 716.904,   y: 1341.54, top_layer: m6}

## Deleted power strap related stuffs

# Include extra libraries
vlsi.technology.extra_libraries_meta: "append"
vlsi.technology.extra_libraries:
  # 4x4 Die Ring
  - library:
      gds_file: "/tools/intech22/local/shared_resources/frame_4x4/uni2_4x4_c4_er_edm_prs_top.gds"
      lef_file: "/tools/intech22/local/shared_resources/frame_4x4/uni2_4x4_c4_er_edm_prs_top.lef"

  # hl_4slice_west_io
  # Analyzed at corner: psss_0p765_1p080_max.PS_125.prcs
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_west_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/lib/hl_4slice_west_io.max.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/lef/hl_4slice_west_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/rtl/hl_4slice_west_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_west_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/rtl/hl_4slice_west_io.v"
      corner:
        nmos: slow
        pmos: slow
        temperature: "125 C"
      supplies:
        VDD: "0.765 V"
        GND: "0 V"
  # Analyzed at corner: pfff_1p050_1p320_min.PF_m40.prcf
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_west_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/lib/hl_4slice_west_io.min.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/lef/hl_4slice_west_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/rtl/hl_4slice_west_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_west_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/rtl/hl_4slice_west_io.v"
      corner:
        nmos: fast
        pmos: fast
        temperature: "-40 C"
      supplies:
        VDD: "0.890 V"
        GND: "0 V"
  # WARNING: This is a repurposed lib for TT.
  # This is merely to get MMMC to function.
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_west_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/lib/hl_4slice_west_io.min.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/lef/hl_4slice_west_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/rtl/hl_4slice_west_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_west_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_4slice_west_io/rtl/hl_4slice_west_io.v"
      corner:
        nmos: typical
        pmos: typical
        temperature: "25 C"
      supplies:
        VDD: "0.850 V"
        GND: "0 V"

  # hl_8slice_south_io
  # Analyzed at corner: psss_0p765_1p080_max.PS_125.prcs
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_8slice_south_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/lib/hl_8slice_south_io.max.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/lef/hl_8slice_south_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/spice_netlist/hl_8slice_south_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_south_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/rtl/hl_8slice_south_io.v"
      corner:
        nmos: slow
        pmos: slow
        temperature: "125 C"
      supplies:
        VDD: "0.765 V"
        GND: "0 V"
  # Analyzed at corner: pfff_1p050_1p320_min.PF_m40.prcf
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_8slice_south_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/lib/hl_8slice_south_io.min.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/lef/hl_8slice_south_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/spice_netlist/hl_8slice_south_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_south_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/rtl/hl_8slice_south_io.v"
      corner:
        nmos: fast
        pmos: fast
        temperature: "-40 C"
      supplies:
        "VDD": "0.89 V"
        "GND": "0 V"
  # WARNING: This is a repurposed lib for TT.
  # This is merely to get MMMC to function.
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_8slice_south_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/lib/hl_8slice_south_io.min.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/lef/hl_8slice_south_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/spice_netlist/hl_8slice_south_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_4slice_south_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_8slice_south_io/rtl/hl_8slice_south_io.v"
      corner:
        nmos: typical
        pmos: typical
        temperature: "25 C"
      supplies:
        VDD: "0.850 V"
        GND: "0 V"

  # hl_corner_io
  # Analyzed at corner: psss_0p765_1p080_max.PS_125.prcs
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_corner_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/lib/hl_corner_io.max.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/lef/hl_corner_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/spice_netlist/hl_corner_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_corner_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/rtl/hl_corner_io.v"
      corner:
        nmos: "slow"
        pmos: "slow"
        temperature: "125 C"
      supplies:
        VDD: "0.765 V"
        GND: "0 V"
  # Analyzed at corner: pfff_1p050_1p320_min.PF_m40.prcf
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_corner_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/lib/hl_corner_io.max.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/lef/hl_corner_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/spice_netlist/hl_corner_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_corner_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/rtl/hl_corner_io.v"
      corner:
        nmos: "fast"
        pmos: "fast"
        temperature: "-40 C"
      supplies:
        VDD: "0.89 V"
        GND: "0 V"
  # WARNING: This is a repurposed lib for TT.
  # This is merely to get MMMC to function.
  - library:
      gds_file: "/tools/intech22/local/shared_resources/gpio_univ/hl_corner_io.gds"
      nldm_liberty_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/lib/hl_corner_io.max.etm.lib.lib"
      lef_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/lef/hl_corner_io.fill.lef"
      spice_file: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/spice_netlist/hl_corner_io.sp"
      verilog_synth: "/tools/intech22/local/shared_resources/gpio_univ/hl_corner_io_container.v"
      verilog_sim: "/tools/intech22/local/UCB1222/USP/design_challenge/Final_2mar2023/USP_IO_HIP/hl_corner_io/rtl/hl_corner_io.v"
      corner:
        nmos: typical
        pmos: typical
        temperature: "25 C"
      supplies:
        VDD: "0.850 V"
        GND: "0 V"

