#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 17 19:28:02 2022
# Process ID: 104474
# Current directory: /home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.runs/synth_1/top.vds
# Journal file: /home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 104517 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.910 ; gain = 51.930 ; free physical = 121 ; free virtual = 1225
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/top.vhd:17]
INFO: [Synth 8-3491] module 'UART_RX' declared at '/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/UART_RX.vhd:5' bound to instance 'UART_RX_1' of component 'UART_RX' [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/top.vhd:68]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/UART_RX.vhd:18]
	Parameter g_CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (1#1) [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/UART_RX.vhd:18]
INFO: [Synth 8-3491] module 'bubble_sort' declared at '/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/bubble_sort.vhd:5' bound to instance 'bubble_sort_1' of component 'bubble_sort' [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/top.vhd:76]
INFO: [Synth 8-638] synthesizing module 'bubble_sort' [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/bubble_sort.vhd:27]
	Parameter MAX_DATA_SIZE bound to: 250 - type: integer 
	Parameter LED_FIN_WAIT bound to: 500000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bubble_sort' (2#1) [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/bubble_sort.vhd:27]
INFO: [Synth 8-3491] module 'UART_TX' declared at '/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/UART_TX.vhd:5' bound to instance 'UART_TX_1' of component 'UART_TX' [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/top.vhd:90]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/UART_TX.vhd:20]
	Parameter g_CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/UART_TX.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/top.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1447.230 ; gain = 169.250 ; free physical = 199 ; free virtual = 1194
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1447.230 ; gain = 169.250 ; free physical = 216 ; free virtual = 1212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1447.230 ; gain = 169.250 ; free physical = 216 ; free virtual = 1212
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/constrs_1/new/master_const.xdc]
Finished Parsing XDC File [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/constrs_1/new/master_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/constrs_1/new/master_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.082 ; gain = 0.000 ; free physical = 119 ; free virtual = 926
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.082 ; gain = 0.000 ; free physical = 119 ; free virtual = 927
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.082 ; gain = 0.000 ; free physical = 120 ; free virtual = 927
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1777.082 ; gain = 0.000 ; free physical = 120 ; free virtual = 927
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1777.082 ; gain = 499.102 ; free physical = 210 ; free virtual = 1026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1777.082 ; gain = 499.102 ; free physical = 210 ; free virtual = 1026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1777.082 ; gain = 499.102 ; free physical = 213 ; free virtual = 1028
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "r_Bit_Index0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/sources_1/new/bubble_sort.vhd:64]
INFO: [Synth 8-802] inferred FSM for state register 'bs_SM_Main_reg' in module 'bubble_sort'
INFO: [Synth 8-5546] ROM "o_bs_LED0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_bs_DV" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recived_data_array_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "o_bs_LED0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_bs_LED1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_bs_LED2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sort_num" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_bs_LED3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_sent" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_wait_index" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bs_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
INFO: [Synth 8-5544] ROM "o_TX_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_TX_Active" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_Clk_Count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_Clk_Count0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          s_pass_through |                          0000001 |                              000
                s_sizing |                          0000010 |                              101
           s_build_array |                          0000100 |                              001
           s_bubble_sort |                          0001000 |                              010
           s_print_array |                          0010000 |                              011
          s_cycles_taken |                          0100000 |                              110
                  s_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bs_SM_Main_reg' using encoding 'one-hot' in module 'bubble_sort'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:26 . Memory (MB): peak = 1777.082 ; gain = 499.102 ; free physical = 150 ; free virtual = 983
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 509   
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 14    
	   7 Input      8 Bit        Muxes := 252   
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 633   
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 127   
	   7 Input      1 Bit        Muxes := 520   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module bubble_sort 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 507   
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 13    
	   7 Input      8 Bit        Muxes := 252   
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 127   
	   2 Input      1 Bit        Muxes := 630   
	   7 Input      1 Bit        Muxes := 520   
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:19 . Memory (MB): peak = 1904.082 ; gain = 626.102 ; free physical = 348 ; free virtual = 951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:34 . Memory (MB): peak = 1904.082 ; gain = 626.102 ; free physical = 216 ; free virtual = 848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:02:58 . Memory (MB): peak = 1969.082 ; gain = 691.102 ; free physical = 234 ; free virtual = 776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:50 ; elapsed = 00:03:12 . Memory (MB): peak = 1969.082 ; gain = 691.102 ; free physical = 213 ; free virtual = 770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:54 ; elapsed = 00:03:17 . Memory (MB): peak = 1969.082 ; gain = 691.102 ; free physical = 208 ; free virtual = 768
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:54 ; elapsed = 00:03:17 . Memory (MB): peak = 1969.082 ; gain = 691.102 ; free physical = 208 ; free virtual = 768
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:57 ; elapsed = 00:03:20 . Memory (MB): peak = 1969.082 ; gain = 691.102 ; free physical = 208 ; free virtual = 767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:57 ; elapsed = 00:03:20 . Memory (MB): peak = 1969.082 ; gain = 691.102 ; free physical = 208 ; free virtual = 767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:11 ; elapsed = 00:03:34 . Memory (MB): peak = 1969.082 ; gain = 691.102 ; free physical = 200 ; free virtual = 771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:11 ; elapsed = 00:03:34 . Memory (MB): peak = 1969.082 ; gain = 691.102 ; free physical = 200 ; free virtual = 771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    25|
|3     |LUT1   |    10|
|4     |LUT2   |  1569|
|5     |LUT3   |    98|
|6     |LUT4   |   176|
|7     |LUT5   |   341|
|8     |LUT6   |  4331|
|9     |MUXF7  |   501|
|10    |MUXF8  |   240|
|11    |FDRE   |  4230|
|12    |IBUF   |     2|
|13    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            | 11529|
|2     |  UART_RX_1     |UART_RX     |    79|
|3     |  UART_TX_1     |UART_TX     |    56|
|4     |  bubble_sort_1 |bubble_sort | 11386|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:11 ; elapsed = 00:03:34 . Memory (MB): peak = 1969.082 ; gain = 691.102 ; free physical = 200 ; free virtual = 771
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:59 ; elapsed = 00:03:20 . Memory (MB): peak = 1969.082 ; gain = 361.250 ; free physical = 249 ; free virtual = 821
Synthesis Optimization Complete : Time (s): cpu = 00:03:12 ; elapsed = 00:03:34 . Memory (MB): peak = 1969.090 ; gain = 691.102 ; free physical = 249 ; free virtual = 821
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 766 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'bubble_sort' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1969.090 ; gain = 0.000 ; free physical = 115 ; free virtual = 778
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:19 ; elapsed = 00:03:41 . Memory (MB): peak = 1969.090 ; gain = 691.180 ; free physical = 248 ; free virtual = 895
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1969.090 ; gain = 0.000 ; free physical = 247 ; free virtual = 896
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 17 19:32:05 2022...
