Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      230 LCs used as LUT4 only
Info:      114 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       87 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 201)
Info: promoting rst_n_SB_LUT4_I3_O [reset] (fanout 201)
Info: promoting busy_SB_LUT4_I0_O [cen] (fanout 32)
Info: promoting busy_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [cen] (fanout 21)
Info: promoting busy_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_I3_1_O [cen] (fanout 21)
Info: promoting busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_O [cen] (fanout 21)
Info: Constraining chains...
Info:        5 LCs used to legalise carry chains.
Info: Checksum: 0x1499a7c3

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xc2b08e2e

Info: Device utilisation:
Info: 	         ICESTORM_LC:   441/ 7680     5%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    71/  256    27%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 363 cells, random placement wirelen = 14461.
Info:     at initial placer iter 0, wirelen = 1866
Info:     at initial placer iter 1, wirelen = 1823
Info:     at initial placer iter 2, wirelen = 1807
Info:     at initial placer iter 3, wirelen = 1843
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1843, spread = 2953, legal = 3173; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 1843, spread = 3101, legal = 3281; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 1866, spread = 2945, legal = 3166; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 1916, spread = 2834, legal = 3029; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 1942, spread = 2863, legal = 3049; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 2071, spread = 2897, legal = 3045; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 2119, spread = 2754, legal = 3023; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 2118, spread = 2806, legal = 3017; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 2149, spread = 2877, legal = 3101; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 2241, spread = 2821, legal = 3078; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 2238, spread = 2819, legal = 3095; time = 0.01s
Info:     at iteration #12, type ALL: wirelen solved = 2272, spread = 2866, legal = 3125; time = 0.01s
Info:     at iteration #13, type ALL: wirelen solved = 2329, spread = 2833, legal = 3041; time = 0.02s
Info: HeAP Placer Time: 0.28s
Info:   of which solving equations: 0.17s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.04s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 23, wirelen = 3017
Info:   at iteration #5: temp = 0.000000, timing cost = 16, wirelen = 2184
Info:   at iteration #10: temp = 0.000000, timing cost = 15, wirelen = 2075
Info:   at iteration #15: temp = 0.000000, timing cost = 15, wirelen = 2033
Info:   at iteration #15: temp = 0.000000, timing cost = 13, wirelen = 2035 
Info: SA placement time 0.24s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 104.87 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 6.49 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 3.78 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 73797,  74222) |******+
Info: [ 74222,  74647) |*+
Info: [ 74647,  75072) |****+
Info: [ 75072,  75497) |**+
Info: [ 75497,  75922) |**+
Info: [ 75922,  76347) |**************** 
Info: [ 76347,  76772) |**+
Info: [ 76772,  77197) |*****+
Info: [ 77197,  77622) |******+
Info: [ 77622,  78047) |***************************+
Info: [ 78047,  78472) |************************************************************ 
Info: [ 78472,  78897) |**************** 
Info: [ 78897,  79322) |*************+
Info: [ 79322,  79747) |**********************+
Info: [ 79747,  80172) |**************+
Info: [ 80172,  80597) |*************************+
Info: [ 80597,  81022) |**************************+
Info: [ 81022,  81447) |************************ 
Info: [ 81447,  81872) |**************************************+
Info: [ 81872,  82297) |**+
Info: Checksum: 0x4038dc64

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1542 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       85        859 |   85   859 |       652|       0.17       0.17|
Info:       1792 |      201       1522 |  116   663 |         0|       0.31       0.48|
Info: Routing complete.
Info: Router1 time 0.48s
Info: Checksum: 0xb4d4cf06

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_10_LC.O
Info:  1.6  2.2    Net p0[1] budget 20.305000 ns (6,11) -> (1,8)
Info:                Sink res_upper_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_I2_1_LC.I1
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:187.23-187.34
Info:  0.4  2.6  Source res_upper_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_I2_1_LC.O
Info:  0.6  3.2    Net res_upper_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_I2_2_O[2] budget 20.305000 ns (1,8) -> (2,7)
Info:                Sink res_upper_SB_LUT4_O_18_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.5  Source res_upper_SB_LUT4_O_18_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  4.1    Net res_upper_SB_LUT4_O_18_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] budget 20.305000 ns (2,7) -> (2,8)
Info:                Sink res_upper_SB_LUT4_O_18_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  4.5  Source res_upper_SB_LUT4_O_18_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.6  5.0    Net res_upper_SB_LUT4_O_18_I1_SB_LUT4_O_I3[1] budget 20.304001 ns (2,8) -> (2,9)
Info:                Sink res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_4_LC.I1
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:89.47-89.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  5.3  Source res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_4_LC.COUT
Info:  0.0  5.3    Net res_upper_SB_LUT4_O_19_I1_SB_LUT4_O_I3[3] budget 0.000000 ns (2,9) -> (2,9)
Info:                Sink res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:89.47-89.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.4  Source res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_3_LC.COUT
Info:  0.0  5.4    Net res_upper_SB_LUT4_O_20_I1_SB_LUT4_O_I3[3] budget 0.000000 ns (2,9) -> (2,9)
Info:                Sink res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:89.47-89.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.6  Source res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_2_LC.COUT
Info:  0.0  5.6    Net res_upper_SB_LUT4_O_21_I1_SB_LUT4_O_I3[3] budget 0.000000 ns (2,9) -> (2,9)
Info:                Sink res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:89.47-89.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.7  Source res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_1_LC.COUT
Info:  0.0  5.7    Net res_upper_SB_LUT4_O_22_I1_SB_LUT4_O_I3[3] budget 0.000000 ns (2,9) -> (2,9)
Info:                Sink res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:89.47-89.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.8  Source res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_LC.COUT
Info:  0.2  6.0    Net res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_7_I1[3] budget 0.190000 ns (2,9) -> (2,10)
Info:                Sink res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:89.47-89.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.1  Source res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_7_LC.COUT
Info:  0.0  6.1    Net res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_8_I1[3] budget 0.000000 ns (2,10) -> (2,10)
Info:                Sink res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_8_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:89.47-89.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.3  Source res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_8_LC.COUT
Info:  0.0  6.3    Net res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_6_I1[3] budget 0.000000 ns (2,10) -> (2,10)
Info:                Sink res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:89.47-89.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.4  Source res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_6_LC.COUT
Info:  0.3  6.6    Net res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_5_I3 budget 0.260000 ns (2,10) -> (2,10)
Info:                Sink res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_5_LC.I3
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:89.47-89.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  7.0  Setup res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_5_LC.I3
Info: 3.1 ns logic, 3.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source multiplicand[5]$sb_io.D_IN_0
Info:  3.1  3.1    Net a_low[5] budget 0.000000 ns (33,7) -> (3,8)
Info:                Sink mult0.calc_3x_SB_LUT4_O_5_LC.I1
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:134.41-134.53
Info:  0.3  3.4  Source mult0.calc_3x_SB_LUT4_O_5_LC.COUT
Info:  0.0  3.4    Net mult0.calc_3x_SB_LUT4_O_6_I3 budget 0.000000 ns (3,8) -> (3,8)
Info:                Sink mult0.calc_3x_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  3.5  Source mult0.calc_3x_SB_LUT4_O_6_LC.COUT
Info:  0.0  3.5    Net mult0.calc_3x_SB_LUT4_O_7_I3 budget 0.000000 ns (3,8) -> (3,8)
Info:                Sink mult0.calc_3x_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  3.6  Source mult0.calc_3x_SB_LUT4_O_7_LC.COUT
Info:  0.0  3.6    Net mult0.calc_3x_SB_LUT4_O_I3 budget 0.000000 ns (3,8) -> (3,8)
Info:                Sink mult0.calc_3x_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  3.7  Source mult0.calc_3x_SB_LUT4_O_LC.COUT
Info:  0.5  4.2    Net $nextpnr_ICESTORM_LC_4$I3 budget 0.560000 ns (3,8) -> (3,9)
Info:                Sink $nextpnr_ICESTORM_LC_4.I3
Info:  0.3  4.5  Source $nextpnr_ICESTORM_LC_4.O
Info:  1.2  5.7    Net mult0.calc_3x[9] budget 81.408997 ns (3,9) -> (7,9)
Info:                Sink sign_mode_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:172.17-176.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.33-38.40
Info:  0.5  6.2  Setup sign_mode_SB_DFFER_D_Q_SB_LUT4_I2_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q_DFFLC.I0
Info: 1.4 ns logic, 4.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source res_upper_SB_LUT4_O_3_LC.O
Info:  3.5  4.0    Net product[19]$SB_IO_OUT budget 82.792999 ns (4,12) -> (33,16)
Info:                Sink product[19]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:137.41-137.48
Info: 0.5 ns logic, 3.5 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 143.41 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 6.20 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.02 ns

Info: Slack histogram:
Info:  legend: * represents 3 endpoint(s)
Info:          + represents [1,3) endpoint(s)
Info: [ 76360,  76656) |*+
Info: [ 76656,  76952) |*+
Info: [ 76952,  77248) |**+
Info: [ 77248,  77544) |************+
Info: [ 77544,  77840) |***************+
Info: [ 77840,  78136) |**********+
Info: [ 78136,  78432) |*****+
Info: [ 78432,  78728) |******+
Info: [ 78728,  79024) |*********+
Info: [ 79024,  79320) |*********+
Info: [ 79320,  79616) |************************************************************ 
Info: [ 79616,  79912) |*****+
Info: [ 79912,  80208) |************+
Info: [ 80208,  80504) |*******+
Info: [ 80504,  80800) |**************+
Info: [ 80800,  81096) |**********+
Info: [ 81096,  81392) |***********+
Info: [ 81392,  81688) |********+
Info: [ 81688,  81984) |**********************+
Info: [ 81984,  82280) |*+
1 warning, 0 errors

Info: Program finished normally.
