

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_26_2'
================================================================
* Date:           Mon Aug 12 18:54:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1007|     1007|  5.035 us|  5.035 us|  1007|  1007|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_2  |     1005|     1005|         7|          1|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:25]   --->   Operation 10 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln26 = store i10 0, i10 %i" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 12 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln25 = store i10 0, i10 %t" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:25]   --->   Operation 13 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc15"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%icmp_ln26 = icmp_eq  i10 %i_1, i10 1000" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 16 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln26 = add i10 %i_1, i10 1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 17 'add' 'add_ln26' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc15.split, void %for.end17.exitStub" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 18 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i10 %i_1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 19 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i64 %hist, i64 0, i64 %zext_ln26" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 20 'getelementptr' 'hist_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%hist_load = load i10 %hist_addr" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 21 'load' 'hist_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln26 = store i10 %add_ln26, i10 %i" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 22 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%hist_load = load i10 %hist_addr" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 23 'load' 'hist_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i64 %hist_load" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 24 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln27, i32 52, i32 62" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 25 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i64 %bitcast_ln27" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 26 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.63ns)   --->   "%icmp_ln27 = icmp_ne  i11 %tmp_2, i11 2047" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 27 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (3.21ns)   --->   "%icmp_ln27_1 = icmp_eq  i52 %trunc_ln27, i52 0" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 28 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [4/4] (3.12ns)   --->   "%tmp_3 = fcmp_oeq  i64 %hist_load, i64 0.1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 29 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.12>
ST_4 : Operation 30 [3/4] (3.12ns)   --->   "%tmp_3 = fcmp_oeq  i64 %hist_load, i64 0.1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 30 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.12>
ST_5 : Operation 31 [2/4] (3.12ns)   --->   "%tmp_3 = fcmp_oeq  i64 %hist_load, i64 0.1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 31 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.12>
ST_6 : Operation 32 [1/4] (3.12ns)   --->   "%tmp_3 = fcmp_oeq  i64 %hist_load, i64 0.1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 32 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%t_load_1 = load i10 %t"   --->   Operation 43 'load' 't_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %t_out, i10 %t_load_1"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.31>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%t_load = load i10 %t" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 33 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 34 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 36 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 37 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_3" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 38 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%zext_ln27 = zext i1 %and_ln27" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 39 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (1.73ns) (out node of the LUT)   --->   "%t_1 = add i10 %zext_ln27, i10 %t_load" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 40 'add' 't_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln25 = store i10 %t_1, i10 %t" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:25]   --->   Operation 41 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc15" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 42 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.907ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln26', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26) of constant 0 on local variable 'i', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26 [5]  (1.588 ns)
	'load' operation 10 bit ('i', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26) on local variable 'i', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26) [10]  (1.731 ns)
	'store' operation 0 bit ('store_ln26', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26) of variable 'add_ln26', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26 on local variable 'i', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26 [31]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('hist_load', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27) on array 'hist' [20]  (3.254 ns)

 <State 3>: 3.211ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln27_1', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27) [25]  (3.211 ns)

 <State 4>: 3.128ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_3', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27) [27]  (3.128 ns)

 <State 5>: 3.128ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_3', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27) [27]  (3.128 ns)

 <State 6>: 3.128ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_3', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27) [27]  (3.128 ns)

 <State 7>: 3.319ns
The critical path consists of the following:
	'load' operation 10 bit ('t_load', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27) on local variable 't', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:25 [14]  (0.000 ns)
	'add' operation 10 bit ('t', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27) [30]  (1.731 ns)
	'store' operation 0 bit ('store_ln25', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:25) of variable 't', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27 on local variable 't', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:25 [32]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
