$version Generated by VerilatedVcd $end
$date Fri Mar 11 01:25:33 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 =! clk $end
  $var wire  3 e! func3 [2:0] $end
  $var wire  7 m! func7 [6:0] $end
  $var wire 32 u! imm [31:0] $end
  $var wire 32 E! instr [31:0] $end
  $var wire  6 }! instr_id [5:0] $end
  $var wire  5 ]! rd [4:0] $end
  $var wire  5 M! rs1 [4:0] $end
  $var wire  5 U! rs2 [4:0] $end
  $scope module decoder $end
   $var wire  7 }% b_opcode [6:0] $end
   $var wire  1 =! clk $end
   $var wire 32 7& ebreak [31:0] $end
   $var wire 32 ?& ecall [31:0] $end
   $var wire  3 e! func3 [2:0] $end
   $var wire  3 s func3_r [2:0] $end
   $var wire  7 m! func7 [6:0] $end
   $var wire  7 { func7_r [6:0] $end
   $var wire 32 C$ i_add [31:0] $end
   $var wire 32 Y# i_addi [31:0] $end
   $var wire 32 -% i_and [31:0] $end
   $var wire 32 #$ i_andi [31:0] $end
   $var wire 32 /" i_auipc [31:0] $end
   $var wire 32 G" i_beq [31:0] $end
   $var wire 32 _" i_bge [31:0] $end
   $var wire 32 o" i_bgeu [31:0] $end
   $var wire 32 W" i_blt [31:0] $end
   $var wire 32 g" i_bltu [31:0] $end
   $var wire 32 O" i_bne [31:0] $end
   $var wire 32 U% i_csrrc [31:0] $end
   $var wire 32 m% i_csrrci [31:0] $end
   $var wire 32 M% i_csrrs [31:0] $end
   $var wire 32 e% i_csrrsi [31:0] $end
   $var wire 32 E% i_csrrw [31:0] $end
   $var wire 32 ]% i_csrrwi [31:0] $end
   $var wire 32 =% i_ebreak [31:0] $end
   $var wire 32 5% i_ecall [31:0] $end
   $var wire 32 7" i_jal [31:0] $end
   $var wire 32 ?" i_jalr [31:0] $end
   $var wire 32 w" i_lb [31:0] $end
   $var wire 32 1# i_lbu [31:0] $end
   $var wire 32 !# i_lh [31:0] $end
   $var wire 32 9# i_lhu [31:0] $end
   $var wire 32 '" i_lui [31:0] $end
   $var wire 32 )# i_lw [31:0] $end
   $var wire  7 # i_opcode(0) [6:0] $end
   $var wire  7 $ i_opcode(1) [6:0] $end
   $var wire  7 % i_opcode(2) [6:0] $end
   $var wire  7 & i_opcode(3) [6:0] $end
   $var wire 32 %% i_or [31:0] $end
   $var wire 32 y# i_ori [31:0] $end
   $var wire 32 A# i_sb [31:0] $end
   $var wire 32 I# i_sh [31:0] $end
   $var wire 32 S$ i_sll [31:0] $end
   $var wire 32 +$ i_slli [31:0] $end
   $var wire 32 [$ i_slt [31:0] $end
   $var wire 32 a# i_slti [31:0] $end
   $var wire 32 i# i_sltiu [31:0] $end
   $var wire 32 c$ i_sltu [31:0] $end
   $var wire 32 {$ i_sra [31:0] $end
   $var wire 32 ;$ i_srai [31:0] $end
   $var wire 32 s$ i_srl [31:0] $end
   $var wire 32 3$ i_srli [31:0] $end
   $var wire 32 K$ i_sub [31:0] $end
   $var wire 32 Q# i_sw [31:0] $end
   $var wire 32 k$ i_xor [31:0] $end
   $var wire 32 q# i_xori [31:0] $end
   $var wire 32 u! imm [31:0] $end
   $var wire 32 S imm_r [31:0] $end
   $var wire 32 E! instr [31:0] $end
   $var wire  6 }! instr_id [5:0] $end
   $var wire  6 [ instr_id_r [5:0] $end
   $var wire 32 c instr_r [31:0] $end
   $var wire  7 u% j_opcode [6:0] $end
   $var wire  7 k opcode_r [6:0] $end
   $var wire  7 /& r_opcode [6:0] $end
   $var wire  5 ]! rd [4:0] $end
   $var wire  5 5! rd_r [4:0] $end
   $var wire  5 M! rs1 [4:0] $end
   $var wire  5 %! rs1_r [4:0] $end
   $var wire  5 U! rs2 [4:0] $end
   $var wire  5 -! rs2_r [4:0] $end
   $var wire  7 '& s_opcode [6:0] $end
   $var wire  7 C u_opcode(0) [6:0] $end
   $var wire  7 D u_opcode(1) [6:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000011 #
b0010011 $
b1100111 %
b1110011 &
b0110111 C
b0010111 D
b00000000000000000000000000000000 S
b111111 [
b00000000000000000000000000000000 c
b0000000 k
b000 s
b0000000 {
b00000 %!
b00000 -!
b00000 5!
1=!
b11000111111011110100111011100011 E!
b00000 M!
b00000 U!
b00000 ]!
b000 e!
b0000000 m!
b00000000000000000000000000000000 u!
b111111 }!
b00000000000000000000000000000000 '"
b00000000000000000000000000000001 /"
b00000000000000000000000000000010 7"
b00000000000000000000000000000011 ?"
b00000000000000000000000000000100 G"
b00000000000000000000000000000101 O"
b00000000000000000000000000000110 W"
b00000000000000000000000000000111 _"
b00000000000000000000000000001000 g"
b00000000000000000000000000001001 o"
b00000000000000000000000000001010 w"
b00000000000000000000000000001011 !#
b00000000000000000000000000001100 )#
b00000000000000000000000000001101 1#
b00000000000000000000000000001110 9#
b00000000000000000000000000001111 A#
b00000000000000000000000000010000 I#
b00000000000000000000000000010001 Q#
b00000000000000000000000000010010 Y#
b00000000000000000000000000010011 a#
b00000000000000000000000000010100 i#
b00000000000000000000000000010101 q#
b00000000000000000000000000010110 y#
b00000000000000000000000000010111 #$
b00000000000000000000000000011000 +$
b00000000000000000000000000011001 3$
b00000000000000000000000000011010 ;$
b00000000000000000000000000011011 C$
b00000000000000000000000000011100 K$
b00000000000000000000000000011101 S$
b00000000000000000000000000011110 [$
b00000000000000000000000000011111 c$
b00000000000000000000000000100000 k$
b00000000000000000000000000100001 s$
b00000000000000000000000000100010 {$
b00000000000000000000000000100011 %%
b00000000000000000000000000100100 -%
b00000000000000000000000000100101 5%
b00000000000000000000000000100110 =%
b00000000000000000000000000100111 E%
b00000000000000000000000000101000 M%
b00000000000000000000000000101001 U%
b00000000000000000000000000101010 ]%
b00000000000000000000000000101011 e%
b00000000000000000000000000101100 m%
b1101111 u%
b1100011 }%
b0100011 '&
b0110011 /&
b00000000000000000000000001110011 7&
b00000001000000000000000001110011 ?&
#1
0=!
#2
b11111111111111111111110001111100 S
b000110 [
b11000111111011110100111011100011 c
b1100011 k
b100 s
b1100011 {
b11110 %!
b11110 -!
b11101 5!
1=!
b11110 M!
b11110 U!
b11101 ]!
b100 e!
b1100011 m!
b11111111111111111111110001111100 u!
b000110 }!
#3
0=!
#4
1=!
#5
0=!
#6
1=!
#7
0=!
#8
1=!
#9
0=!
#10
1=!
#11
0=!
#12
1=!
#13
0=!
#14
1=!
#15
0=!
#16
1=!
#17
0=!
#18
1=!
#19
0=!
#20
1=!
#21
0=!
#22
1=!
#23
0=!
#24
1=!
#25
0=!
#26
1=!
#27
0=!
#28
1=!
#29
0=!
#30
1=!
#31
0=!
#32
1=!
#33
0=!
#34
1=!
#35
0=!
#36
1=!
#37
0=!
#38
1=!
#39
0=!
#40
1=!
#41
0=!
#42
1=!
#43
0=!
#44
1=!
#45
0=!
#46
1=!
#47
0=!
#48
1=!
#49
0=!
