
SmartCAR_Bluetooth.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000066  00800200  00002d20  00002db4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002d20  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000003d4  00800266  00800266  00002e1a  2**0
                  ALLOC
  3 .debug_aranges 00001188  00000000  00000000  00002e1a  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000039ce  00000000  00000000  00003fa2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00012ddd  00000000  00000000  00007970  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000022f4  00000000  00000000  0001a74d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000868d  00000000  00000000  0001ca41  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000020d0  00000000  00000000  000250d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00005fe1  00000000  00000000  000271a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00009f83  00000000  00000000  0002d181  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001160  00000000  00000000  00037104  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
#if !defined(USART_RX_vect) && !defined(USART0_RX_vect) && \
    !defined(USART_RXC_vect)
  #error "Don't know what the Data Received vector is called for the first UART"
#else
  void serialEvent() __attribute__((weak));
  void serialEvent() {}
       0:	0c 94 05 01 	jmp	0x20a	; 0x20a <__ctors_end>
/** Default constructor, uses default I2C address.
 * @see MPU6050_DEFAULT_ADDRESS
 */
MPU6050::MPU6050() {
    devAddr = MPU6050_DEFAULT_ADDRESS;
}
       4:	0c 94 1f 0d 	jmp	0x1a3e	; 0x1a3e <__vector_1>
    n += write(*buffer++);
  }
  return n;
}

size_t Print::print(const __FlashStringHelper *ifsh)
       8:	0c 94 50 0d 	jmp	0x1aa0	; 0x1aa0 <__vector_2>
// initial characters that are not digits (or the minus sign) are skipped
// function is terminated by the first character that is not a digit.
long Stream::parseInt()
{
  return parseInt(NO_SKIP_CHAR); // terminate on first non-digit character (or timeout)
}
       c:	0c 94 81 0d 	jmp	0x1b02	; 0x1b02 <__vector_3>
	TCNT1L = Timer1::tcnt1 & 0xFF;
	TCNT1H = Timer1::tcnt1 >> 8;
	TIMSK1 |= (1<<TOIE1);
}

void Timer1::stop() {
      10:	0c 94 b2 0d 	jmp	0x1b64	; 0x1b64 <__vector_4>

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire()
{
}
      14:	0c 94 e3 0d 	jmp	0x1bc6	; 0x1bc6 <__vector_5>
 */
void twi_setAddress(uint8_t address)
{
  // set twi slave address (skip over TWGCE bit)
  TWAR = address << 1;
}
      18:	0c 94 14 0e 	jmp	0x1c28	; 0x1c28 <__vector_6>
	SREG = oldSREG;

	return m;
}

unsigned long micros() {
      1c:	0c 94 45 0e 	jmp	0x1c8a	; 0x1c8a <__vector_7>
	high = 0;
#endif

	// combine the two bytes
	return (high << 8) | low;
}
      20:	0c 94 76 0e 	jmp	0x1cec	; 0x1cec <__vector_8>

	SREG = oldSREG;
}

int digitalRead(uint8_t pin)
{
      24:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
 * @param data New word value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeWord(uint8_t devAddr, uint8_t regAddr, uint16_t data) {
    return writeWords(devAddr, regAddr, 1, &data);
}
      28:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      2c:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      30:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      34:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      38:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      3c:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      40:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      44:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      48:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      4c:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      50:	0c 94 43 0c 	jmp	0x1886	; 0x1886 <__vector_20>
      54:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      58:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      5c:	0c 94 07 12 	jmp	0x240e	; 0x240e <__vector_23>
      60:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      64:	0c 94 31 04 	jmp	0x862	; 0x862 <__vector_25>
      68:	0c 94 78 05 	jmp	0xaf0	; 0xaf0 <__vector_26>
      6c:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      70:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      74:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      78:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      7c:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      80:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      84:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      88:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      8c:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      90:	0c 94 70 04 	jmp	0x8e0	; 0x8e0 <__vector_36>
      94:	0c 94 b7 05 	jmp	0xb6e	; 0xb6e <__vector_37>
      98:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      9c:	0c 94 54 10 	jmp	0x20a8	; 0x20a8 <__vector_39>
      a0:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      a4:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      a8:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      ac:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      b0:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      b4:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      b8:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      bc:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      c0:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      c4:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      c8:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      cc:	0c 94 b0 04 	jmp	0x960	; 0x960 <__vector_51>
      d0:	0c 94 f6 05 	jmp	0xbec	; 0xbec <__vector_52>
      d4:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>
      d8:	0c 94 f0 04 	jmp	0x9e0	; 0x9e0 <__vector_54>
      dc:	0c 94 35 06 	jmp	0xc6a	; 0xc6a <__vector_55>
      e0:	0c 94 32 01 	jmp	0x264	; 0x264 <__bad_interrupt>

000000e4 <port_to_mode_PGM>:
      e4:	00 00 21 00 24 00 27 00 2a 00 2d 00 30 00 33 00     ..!.$.'.*.-.0.3.
      f4:	01 01 00 00 04 01 07 01 0a 01                       ..........

000000fe <port_to_output_PGM>:
      fe:	00 00 22 00 25 00 28 00 2b 00 2e 00 31 00 34 00     ..".%.(.+...1.4.
     10e:	02 01 00 00 05 01 08 01 0b 01                       ..........

00000118 <port_to_input_PGM>:
     118:	00 00 20 00 23 00 26 00 29 00 2c 00 2f 00 32 00     .. .#.&.).,./.2.
     128:	00 01 00 00 03 01 06 01 09 01                       ..........

00000132 <digital_pin_to_port_PGM>:
     132:	05 05 05 05 07 05 08 08 08 08 02 02 02 02 0a 0a     ................
     142:	08 08 04 04 04 04 01 01 01 01 01 01 01 01 03 03     ................
     152:	03 03 03 03 03 03 04 07 07 07 0c 0c 0c 0c 0c 0c     ................
     162:	0c 0c 02 02 02 02 06 06 06 06 06 06 06 06 0b 0b     ................
     172:	0b 0b 0b 0b 0b 0b                                   ......

00000178 <digital_pin_to_bit_mask_PGM>:
     178:	01 02 10 20 20 08 08 10 20 40 10 20 40 80 02 01     ...  ... @. @...
     188:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 80 40     ........... @..@
     198:	20 10 08 04 02 01 80 04 02 01 80 40 20 10 08 04      ..........@ ...
     1a8:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 01 02     ........... @...
     1b8:	04 08 10 20 40 80                                   ... @.

000001be <digital_pin_to_timer_PGM>:
     1be:	00 00 09 0a 02 08 0b 0c 0d 07 06 03 04 01 00 00     ................
	...
     1ea:	11 10 0f 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...

00000204 <__ctors_start>:
     204:	4c 01       	movw	r8, r24
     206:	a5 07       	cpc	r26, r21
     208:	e1 0e       	add	r14, r17

0000020a <__ctors_end>:
     20a:	11 24       	eor	r1, r1
     20c:	1f be       	out	0x3f, r1	; 63
     20e:	cf ef       	ldi	r28, 0xFF	; 255
     210:	d1 e2       	ldi	r29, 0x21	; 33
     212:	de bf       	out	0x3e, r29	; 62
     214:	cd bf       	out	0x3d, r28	; 61
     216:	00 e0       	ldi	r16, 0x00	; 0
     218:	0c bf       	out	0x3c, r16	; 60

0000021a <__do_copy_data>:
     21a:	12 e0       	ldi	r17, 0x02	; 2
     21c:	a0 e0       	ldi	r26, 0x00	; 0
     21e:	b2 e0       	ldi	r27, 0x02	; 2
     220:	e0 e2       	ldi	r30, 0x20	; 32
     222:	fd e2       	ldi	r31, 0x2D	; 45
     224:	00 e0       	ldi	r16, 0x00	; 0
     226:	0b bf       	out	0x3b, r16	; 59
     228:	02 c0       	rjmp	.+4      	; 0x22e <__do_copy_data+0x14>
     22a:	07 90       	elpm	r0, Z+
     22c:	0d 92       	st	X+, r0
     22e:	a6 36       	cpi	r26, 0x66	; 102
     230:	b1 07       	cpc	r27, r17
     232:	d9 f7       	brne	.-10     	; 0x22a <__do_copy_data+0x10>
     234:	1b be       	out	0x3b, r1	; 59

00000236 <__do_clear_bss>:
     236:	16 e0       	ldi	r17, 0x06	; 6
     238:	a6 e6       	ldi	r26, 0x66	; 102
     23a:	b2 e0       	ldi	r27, 0x02	; 2
     23c:	01 c0       	rjmp	.+2      	; 0x240 <.do_clear_bss_start>

0000023e <.do_clear_bss_loop>:
     23e:	1d 92       	st	X+, r1

00000240 <.do_clear_bss_start>:
     240:	aa 33       	cpi	r26, 0x3A	; 58
     242:	b1 07       	cpc	r27, r17
     244:	e1 f7       	brne	.-8      	; 0x23e <.do_clear_bss_loop>

00000246 <__do_global_ctors>:
     246:	12 e0       	ldi	r17, 0x02	; 2
     248:	ca e0       	ldi	r28, 0x0A	; 10
     24a:	d2 e0       	ldi	r29, 0x02	; 2
     24c:	04 c0       	rjmp	.+8      	; 0x256 <.do_global_ctors_start>

0000024e <.do_global_ctors_loop>:
     24e:	22 97       	sbiw	r28, 0x02	; 2
     250:	fe 01       	movw	r30, r28
     252:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__tablejump__>

00000256 <.do_global_ctors_start>:
     256:	c4 30       	cpi	r28, 0x04	; 4
     258:	d1 07       	cpc	r29, r17
     25a:	c9 f7       	brne	.-14     	; 0x24e <.do_global_ctors_loop>
     25c:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <main>
     260:	0c 94 8e 16 	jmp	0x2d1c	; 0x2d1c <_exit>

00000264 <__bad_interrupt>:
     264:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000268 <_Z15Encoder_count_Lv>:
	}
}

void Encoder_count_L()
{
	ENCODER_CNT_L++;
     268:	80 91 9b 02 	lds	r24, 0x029B
     26c:	90 91 9c 02 	lds	r25, 0x029C
     270:	01 96       	adiw	r24, 0x01	; 1
     272:	90 93 9c 02 	sts	0x029C, r25
     276:	80 93 9b 02 	sts	0x029B, r24
}
     27a:	08 95       	ret

0000027c <_Z15Encoder_count_Rv>:

void Encoder_count_R()
{
	ENCODER_CNT_R++;
     27c:	80 91 9d 02 	lds	r24, 0x029D
     280:	90 91 9e 02 	lds	r25, 0x029E
     284:	01 96       	adiw	r24, 0x01	; 1
     286:	90 93 9e 02 	sts	0x029E, r25
     28a:	80 93 9d 02 	sts	0x029D, r24
}
     28e:	08 95       	ret

00000290 <_Z10Timer1_ISRv>:

void Timer1_ISR()
{
	Timer_flag = 1;
     290:	81 e0       	ldi	r24, 0x01	; 1
     292:	80 93 ab 02 	sts	0x02AB, r24
}
     296:	08 95       	ret

00000298 <_GLOBAL__I_accelgyro>:
// Do not remove the include below
#include "SmartCAR_Bluetooth.h"

MPU6050 accelgyro;
     298:	86 e6       	ldi	r24, 0x66	; 102
     29a:	92 e0       	ldi	r25, 0x02	; 2
     29c:	0e 94 db 08 	call	0x11b6	; 0x11b6 <_ZN7MPU6050C1Ev>
}

void Timer1_ISR()
{
	Timer_flag = 1;
}
     2a0:	08 95       	ret

000002a2 <_Z13Motor_Controlcj>:
	int z;
	for(z=0;z<4;z++)
		digitalWrite(Motor[z],(da>>z) & 0x01);
}

void Motor_Control(char da, unsigned int OC_value)
     2a2:	0f 93       	push	r16
     2a4:	1f 93       	push	r17
     2a6:	16 2f       	mov	r17, r22
     2a8:	07 2f       	mov	r16, r23
{
	switch(da)
     2aa:	8c 34       	cpi	r24, 0x4C	; 76
     2ac:	29 f0       	breq	.+10     	; 0x2b8 <_Z13Motor_Controlcj+0x16>
     2ae:	82 35       	cpi	r24, 0x52	; 82
     2b0:	51 f0       	breq	.+20     	; 0x2c6 <_Z13Motor_Controlcj+0x24>
     2b2:	81 34       	cpi	r24, 0x41	; 65
     2b4:	71 f4       	brne	.+28     	; 0x2d2 <_Z13Motor_Controlcj+0x30>
     2b6:	03 c0       	rjmp	.+6      	; 0x2be <_Z13Motor_Controlcj+0x1c>
	{
		case 'L':
			analogWrite(Motor[4],OC_value);
     2b8:	80 91 08 02 	lds	r24, 0x0208
     2bc:	06 c0       	rjmp	.+12     	; 0x2ca <_Z13Motor_Controlcj+0x28>
			break;
		case 'R':
			analogWrite(Motor[5],OC_value);
			break;
		case 'A':
			analogWrite(Motor[4],OC_value);
     2be:	80 91 08 02 	lds	r24, 0x0208
     2c2:	0e 94 18 13 	call	0x2630	; 0x2630 <analogWrite>
			analogWrite(Motor[5],OC_value);
     2c6:	80 91 0a 02 	lds	r24, 0x020A
     2ca:	61 2f       	mov	r22, r17
     2cc:	70 2f       	mov	r23, r16
     2ce:	0e 94 18 13 	call	0x2630	; 0x2630 <analogWrite>
			break;
	}
}
     2d2:	1f 91       	pop	r17
     2d4:	0f 91       	pop	r16
     2d6:	08 95       	ret

000002d8 <_Z10Motor_modei>:
		}
		Serial1.readBytes(RX_ultra,tmp);
	}
}

void Motor_mode(int da)
     2d8:	ef 92       	push	r14
     2da:	ff 92       	push	r15
     2dc:	0f 93       	push	r16
     2de:	1f 93       	push	r17
     2e0:	cf 93       	push	r28
     2e2:	df 93       	push	r29
     2e4:	7c 01       	movw	r14, r24
     2e6:	00 e0       	ldi	r16, 0x00	; 0
     2e8:	12 e0       	ldi	r17, 0x02	; 2
     2ea:	c0 e0       	ldi	r28, 0x00	; 0
     2ec:	d0 e0       	ldi	r29, 0x00	; 0
{
	int z;
	for(z=0;z<4;z++)
		digitalWrite(Motor[z],(da>>z) & 0x01);
     2ee:	b7 01       	movw	r22, r14
     2f0:	0c 2e       	mov	r0, r28
     2f2:	02 c0       	rjmp	.+4      	; 0x2f8 <_Z10Motor_modei+0x20>
     2f4:	75 95       	asr	r23
     2f6:	67 95       	ror	r22
     2f8:	0a 94       	dec	r0
     2fa:	e2 f7       	brpl	.-8      	; 0x2f4 <_Z10Motor_modei+0x1c>
     2fc:	61 70       	andi	r22, 0x01	; 1
     2fe:	f8 01       	movw	r30, r16
     300:	80 81       	ld	r24, Z
     302:	0e 94 ab 14 	call	0x2956	; 0x2956 <digitalWrite>
}

void Motor_mode(int da)
{
	int z;
	for(z=0;z<4;z++)
     306:	21 96       	adiw	r28, 0x01	; 1
     308:	0e 5f       	subi	r16, 0xFE	; 254
     30a:	1f 4f       	sbci	r17, 0xFF	; 255
     30c:	c4 30       	cpi	r28, 0x04	; 4
     30e:	d1 05       	cpc	r29, r1
     310:	71 f7       	brne	.-36     	; 0x2ee <_Z10Motor_modei+0x16>
		digitalWrite(Motor[z],(da>>z) & 0x01);
}
     312:	df 91       	pop	r29
     314:	cf 91       	pop	r28
     316:	1f 91       	pop	r17
     318:	0f 91       	pop	r16
     31a:	ff 90       	pop	r15
     31c:	ef 90       	pop	r14
     31e:	08 95       	ret

00000320 <_Z12serialEvent1v>:
}

void serialEvent1()
{
	unsigned char z,tmp=0;
	Serial1.readBytes(RX_ultra,17);
     320:	8e ee       	ldi	r24, 0xEE	; 238
     322:	94 e0       	ldi	r25, 0x04	; 4
     324:	6a e8       	ldi	r22, 0x8A	; 138
     326:	72 e0       	ldi	r23, 0x02	; 2
     328:	41 e1       	ldi	r20, 0x11	; 17
     32a:	50 e0       	ldi	r21, 0x00	; 0
     32c:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <_ZN6Stream9readBytesEPcj>
	if((RX_ultra[0] == 0x76) && (RX_ultra[1] == 0))
     330:	80 91 8a 02 	lds	r24, 0x028A
     334:	86 37       	cpi	r24, 0x76	; 118
     336:	21 f4       	brne	.+8      	; 0x340 <_Z12serialEvent1v+0x20>
     338:	80 91 8b 02 	lds	r24, 0x028B
     33c:	88 23       	and	r24, r24
     33e:	29 f0       	breq	.+10     	; 0x34a <_Z12serialEvent1v+0x2a>
     340:	eb e8       	ldi	r30, 0x8B	; 139
     342:	f2 e0       	ldi	r31, 0x02	; 2
     344:	91 e0       	ldi	r25, 0x01	; 1
     346:	40 e0       	ldi	r20, 0x00	; 0
     348:	2d c0       	rjmp	.+90     	; 0x3a4 <_Z12serialEvent1v+0x84>
     34a:	ec e8       	ldi	r30, 0x8C	; 140
     34c:	f2 e0       	ldi	r31, 0x02	; 2
     34e:	90 e0       	ldi	r25, 0x00	; 0
	{
		for(z=2;z<16;z++)
			tmp += (unsigned char)RX_ultra[z];
     350:	81 91       	ld	r24, Z+
     352:	98 0f       	add	r25, r24
{
	unsigned char z,tmp=0;
	Serial1.readBytes(RX_ultra,17);
	if((RX_ultra[0] == 0x76) && (RX_ultra[1] == 0))
	{
		for(z=2;z<16;z++)
     354:	82 e0       	ldi	r24, 0x02	; 2
     356:	ea 39       	cpi	r30, 0x9A	; 154
     358:	f8 07       	cpc	r31, r24
     35a:	d1 f7       	brne	.-12     	; 0x350 <_Z12serialEvent1v+0x30>
			tmp += (unsigned char)RX_ultra[z];
		tmp = tmp & 0xFF;
		if((unsigned char)RX_ultra[16] == tmp)
     35c:	80 81       	ld	r24, Z
     35e:	89 17       	cp	r24, r25
     360:	a9 f5       	brne	.+106    	; 0x3cc <_Z12serialEvent1v+0xac>
		{
			TX_buf_ultra[16] = TX_buf_ultra[2];
     362:	80 91 1f 02 	lds	r24, 0x021F
     366:	80 93 2d 02 	sts	0x022D, r24
     36a:	3c 97       	sbiw	r30, 0x0c	; 12
     36c:	a1 e2       	ldi	r26, 0x21	; 33
     36e:	b2 e0       	ldi	r27, 0x02	; 2
			for(z=4;z<16;z++)
			{
				TX_buf_ultra[z] = (unsigned char)RX_ultra[z];
     370:	81 91       	ld	r24, Z+
     372:	8d 93       	st	X+, r24
				TX_buf_ultra[16] += TX_buf_ultra[z];
     374:	90 91 2d 02 	lds	r25, 0x022D
     378:	89 0f       	add	r24, r25
     37a:	80 93 2d 02 	sts	0x022D, r24
			tmp += (unsigned char)RX_ultra[z];
		tmp = tmp & 0xFF;
		if((unsigned char)RX_ultra[16] == tmp)
		{
			TX_buf_ultra[16] = TX_buf_ultra[2];
			for(z=4;z<16;z++)
     37e:	82 e0       	ldi	r24, 0x02	; 2
     380:	ea 39       	cpi	r30, 0x9A	; 154
     382:	f8 07       	cpc	r31, r24
     384:	a9 f7       	brne	.-22     	; 0x370 <_Z12serialEvent1v+0x50>
			{
				TX_buf_ultra[z] = (unsigned char)RX_ultra[z];
				TX_buf_ultra[16] += TX_buf_ultra[z];
			}
			if(Ultra_EN)
     386:	80 91 a7 02 	lds	r24, 0x02A7
     38a:	90 91 a8 02 	lds	r25, 0x02A8
     38e:	89 2b       	or	r24, r25
     390:	e9 f0       	breq	.+58     	; 0x3cc <_Z12serialEvent1v+0xac>
				Serial.write(TX_buf_ultra,17);
     392:	8c ec       	ldi	r24, 0xCC	; 204
     394:	94 e0       	ldi	r25, 0x04	; 4
     396:	6d e1       	ldi	r22, 0x1D	; 29
     398:	72 e0       	ldi	r23, 0x02	; 2
     39a:	41 e1       	ldi	r20, 0x11	; 17
     39c:	50 e0       	ldi	r21, 0x00	; 0
     39e:	0e 94 8c 09 	call	0x1318	; 0x1318 <_ZN5Print5writeEPKhj>
     3a2:	08 95       	ret
	}
	else
	{
		for(z=1;z<17;z++)
		{
			if(RX_ultra[z]==0x76)
     3a4:	80 81       	ld	r24, Z
     3a6:	86 37       	cpi	r24, 0x76	; 118
     3a8:	31 f4       	brne	.+12     	; 0x3b6 <_Z12serialEvent1v+0x96>
			{
				if(z!=16)
     3aa:	90 31       	cpi	r25, 0x10	; 16
     3ac:	19 f0       	breq	.+6      	; 0x3b4 <_Z12serialEvent1v+0x94>
				{
					if(RX_ultra[z+1]==0)
     3ae:	81 81       	ldd	r24, Z+1	; 0x01
     3b0:	88 23       	and	r24, r24
     3b2:	09 f4       	brne	.+2      	; 0x3b6 <_Z12serialEvent1v+0x96>
     3b4:	49 2f       	mov	r20, r25
				Serial.write(TX_buf_ultra,17);
		}
	}
	else
	{
		for(z=1;z<17;z++)
     3b6:	9f 5f       	subi	r25, 0xFF	; 255
     3b8:	31 96       	adiw	r30, 0x01	; 1
     3ba:	91 31       	cpi	r25, 0x11	; 17
     3bc:	99 f7       	brne	.-26     	; 0x3a4 <_Z12serialEvent1v+0x84>
				{
					tmp = z;
				}
			}
		}
		Serial1.readBytes(RX_ultra,tmp);
     3be:	8e ee       	ldi	r24, 0xEE	; 238
     3c0:	94 e0       	ldi	r25, 0x04	; 4
     3c2:	6a e8       	ldi	r22, 0x8A	; 138
     3c4:	72 e0       	ldi	r23, 0x02	; 2
     3c6:	50 e0       	ldi	r21, 0x00	; 0
     3c8:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <_ZN6Stream9readBytesEPcj>
     3cc:	08 95       	ret

000003ce <_Z11serialEventv>:
			Serial.write(TX_buf_sensor,22);
		}
	}
}

void serialEvent()
     3ce:	cf 93       	push	r28
     3d0:	df 93       	push	r29
{
	unsigned char z,tmp=0;
	Serial.readBytes(RX_buf,7);
     3d2:	8c ec       	ldi	r24, 0xCC	; 204
     3d4:	94 e0       	ldi	r25, 0x04	; 4
     3d6:	63 e8       	ldi	r22, 0x83	; 131
     3d8:	72 e0       	ldi	r23, 0x02	; 2
     3da:	47 e0       	ldi	r20, 0x07	; 7
     3dc:	50 e0       	ldi	r21, 0x00	; 0
     3de:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <_ZN6Stream9readBytesEPcj>
	if((RX_buf[0] == 0x76) && (RX_buf[1] == 0))
     3e2:	80 91 83 02 	lds	r24, 0x0283
     3e6:	86 37       	cpi	r24, 0x76	; 118
     3e8:	09 f0       	breq	.+2      	; 0x3ec <_Z11serialEventv+0x1e>
     3ea:	83 c0       	rjmp	.+262    	; 0x4f2 <_Z11serialEventv+0x124>
     3ec:	80 91 84 02 	lds	r24, 0x0284
     3f0:	88 23       	and	r24, r24
     3f2:	09 f0       	breq	.+2      	; 0x3f6 <_Z11serialEventv+0x28>
     3f4:	7e c0       	rjmp	.+252    	; 0x4f2 <_Z11serialEventv+0x124>
		{
			DEBUG_PRINTF(RX_buf[z],HEX);
			DEBUG_PRINT(" ");
		}
		for(z=2;z<6;z++)
			tmp += (unsigned char)RX_buf[z];
     3f6:	50 91 85 02 	lds	r21, 0x0285
     3fa:	40 91 87 02 	lds	r20, 0x0287
     3fe:	80 91 86 02 	lds	r24, 0x0286
     402:	85 0f       	add	r24, r21
     404:	84 0f       	add	r24, r20
     406:	20 91 88 02 	lds	r18, 0x0288
		tmp &= 0xFF;
		if((unsigned char)RX_buf[6] == tmp)
     40a:	82 0f       	add	r24, r18
     40c:	90 91 89 02 	lds	r25, 0x0289
     410:	98 17       	cp	r25, r24
     412:	09 f0       	breq	.+2      	; 0x416 <_Z11serialEventv+0x48>
     414:	6e c0       	rjmp	.+220    	; 0x4f2 <_Z11serialEventv+0x124>
		{
			switch(RX_buf[2])
     416:	50 32       	cpi	r21, 0x20	; 32
     418:	39 f0       	breq	.+14     	; 0x428 <_Z11serialEventv+0x5a>
     41a:	50 33       	cpi	r21, 0x30	; 48
     41c:	09 f4       	brne	.+2      	; 0x420 <_Z11serialEventv+0x52>
     41e:	53 c0       	rjmp	.+166    	; 0x4c6 <_Z11serialEventv+0xf8>
     420:	50 3f       	cpi	r21, 0xF0	; 240
     422:	09 f0       	breq	.+2      	; 0x426 <_Z11serialEventv+0x58>
     424:	66 c0       	rjmp	.+204    	; 0x4f2 <_Z11serialEventv+0x124>
     426:	5d c0       	rjmp	.+186    	; 0x4e2 <_Z11serialEventv+0x114>
			{
				case 0x20:
					switch(RX_buf[4])
     428:	46 30       	cpi	r20, 0x06	; 6
     42a:	34 f4       	brge	.+12     	; 0x438 <_Z11serialEventv+0x6a>
     42c:	44 30       	cpi	r20, 0x04	; 4
     42e:	bc f4       	brge	.+46     	; 0x45e <_Z11serialEventv+0x90>
     430:	41 50       	subi	r20, 0x01	; 1
     432:	42 30       	cpi	r20, 0x02	; 2
     434:	e0 f4       	brcc	.+56     	; 0x46e <_Z11serialEventv+0xa0>
     436:	13 c0       	rjmp	.+38     	; 0x45e <_Z11serialEventv+0x90>
     438:	48 30       	cpi	r20, 0x08	; 8
     43a:	89 f0       	breq	.+34     	; 0x45e <_Z11serialEventv+0x90>
     43c:	49 30       	cpi	r20, 0x09	; 9
     43e:	1c f4       	brge	.+6      	; 0x446 <_Z11serialEventv+0x78>
     440:	46 30       	cpi	r20, 0x06	; 6
     442:	a9 f4       	brne	.+42     	; 0x46e <_Z11serialEventv+0xa0>
     444:	05 c0       	rjmp	.+10     	; 0x450 <_Z11serialEventv+0x82>
     446:	49 30       	cpi	r20, 0x09	; 9
     448:	19 f0       	breq	.+6      	; 0x450 <_Z11serialEventv+0x82>
     44a:	4a 30       	cpi	r20, 0x0A	; 10
     44c:	81 f4       	brne	.+32     	; 0x46e <_Z11serialEventv+0xa0>
     44e:	07 c0       	rjmp	.+14     	; 0x45e <_Z11serialEventv+0x90>
					{
						case FORWARD:
						case BACKWARD:
							Motor_Control('A',RX_buf[5]*40+95);
     450:	68 e2       	ldi	r22, 0x28	; 40
     452:	26 02       	muls	r18, r22
     454:	b0 01       	movw	r22, r0
     456:	11 24       	eor	r1, r1
     458:	61 5a       	subi	r22, 0xA1	; 161
     45a:	7f 4f       	sbci	r23, 0xFF	; 255
     45c:	06 c0       	rjmp	.+12     	; 0x46a <_Z11serialEventv+0x9c>
						case LEFT_B:
						case LEFT:
						case LIGHT_U:
						case LIGHT_B:
						case LIGHT:
							Motor_Control('A',RX_buf[5]*25+155);
     45e:	69 e1       	ldi	r22, 0x19	; 25
     460:	26 02       	muls	r18, r22
     462:	b0 01       	movw	r22, r0
     464:	11 24       	eor	r1, r1
     466:	65 56       	subi	r22, 0x65	; 101
     468:	7f 4f       	sbci	r23, 0xFF	; 255
     46a:	81 e4       	ldi	r24, 0x41	; 65
     46c:	03 c0       	rjmp	.+6      	; 0x474 <_Z11serialEventv+0xa6>
							break;
						default:
							Motor_Control('A',0);
     46e:	81 e4       	ldi	r24, 0x41	; 65
     470:	60 e0       	ldi	r22, 0x00	; 0
     472:	70 e0       	ldi	r23, 0x00	; 0
     474:	0e 94 51 01 	call	0x2a2	; 0x2a2 <_Z13Motor_Controlcj>
							break;
					}
					Motor_mode(RX_buf[4]);
     478:	80 91 87 02 	lds	r24, 0x0287
     47c:	99 27       	eor	r25, r25
     47e:	87 fd       	sbrc	r24, 7
     480:	90 95       	com	r25
     482:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <_Z10Motor_modei>
					TX_buf[6] = TX_buf[2];
     486:	80 91 18 02 	lds	r24, 0x0218
					for(z=4;z<6;z++)
					{
						TX_buf[z] = (unsigned char)RX_buf[z];
     48a:	90 91 87 02 	lds	r25, 0x0287
     48e:	90 93 1a 02 	sts	0x021A, r25
						TX_buf[6] += TX_buf[z];
     492:	98 0f       	add	r25, r24
					}
					Motor_mode(RX_buf[4]);
					TX_buf[6] = TX_buf[2];
					for(z=4;z<6;z++)
					{
						TX_buf[z] = (unsigned char)RX_buf[z];
     494:	80 91 88 02 	lds	r24, 0x0288
     498:	80 93 1b 02 	sts	0x021B, r24
						TX_buf[6] += TX_buf[z];
     49c:	89 0f       	add	r24, r25
     49e:	80 93 1c 02 	sts	0x021C, r24
     4a2:	c6 e1       	ldi	r28, 0x16	; 22
     4a4:	d2 e0       	ldi	r29, 0x02	; 2
					}
					//Serial.write(TX_buf,7);
					DEBUG_PRINT("\n\r TX_data : ");
					for(z=0;z<7;z++)
					{
						Serial.write(TX_buf[z]);
     4a6:	8c ec       	ldi	r24, 0xCC	; 204
     4a8:	94 e0       	ldi	r25, 0x04	; 4
     4aa:	69 91       	ld	r22, Y+
     4ac:	0e 94 65 07 	call	0xeca	; 0xeca <_ZN14HardwareSerial5writeEh>
						DEBUG_PRINTF(TX_buf[z],HEX);
						DEBUG_PRINT(" ");
						delay(5);
     4b0:	65 e0       	ldi	r22, 0x05	; 5
     4b2:	70 e0       	ldi	r23, 0x00	; 0
     4b4:	80 e0       	ldi	r24, 0x00	; 0
     4b6:	90 e0       	ldi	r25, 0x00	; 0
     4b8:	0e 94 5d 12 	call	0x24ba	; 0x24ba <delay>
						TX_buf[z] = (unsigned char)RX_buf[z];
						TX_buf[6] += TX_buf[z];
					}
					//Serial.write(TX_buf,7);
					DEBUG_PRINT("\n\r TX_data : ");
					for(z=0;z<7;z++)
     4bc:	82 e0       	ldi	r24, 0x02	; 2
     4be:	cd 31       	cpi	r28, 0x1D	; 29
     4c0:	d8 07       	cpc	r29, r24
     4c2:	89 f7       	brne	.-30     	; 0x4a6 <_Z11serialEventv+0xd8>
     4c4:	16 c0       	rjmp	.+44     	; 0x4f2 <_Z11serialEventv+0x124>
						DEBUG_PRINT(" ");
						delay(5);
					}
					break;
				case 0x30:
					sensor_flag2 = ((unsigned int)(RX_buf[4]<<8) | (unsigned char)RX_buf[5]);
     4c6:	84 2f       	mov	r24, r20
     4c8:	99 27       	eor	r25, r25
     4ca:	87 fd       	sbrc	r24, 7
     4cc:	90 95       	com	r25
     4ce:	98 2f       	mov	r25, r24
     4d0:	88 27       	eor	r24, r24
     4d2:	30 e0       	ldi	r19, 0x00	; 0
     4d4:	82 2b       	or	r24, r18
     4d6:	93 2b       	or	r25, r19
     4d8:	90 93 a6 02 	sts	0x02A6, r25
     4dc:	80 93 a5 02 	sts	0x02A5, r24
     4e0:	08 c0       	rjmp	.+16     	; 0x4f2 <_Z11serialEventv+0x124>
					DEBUG_PRINTLN(sensor_flag2);
					break;
				case 0xF0:
					delay(500);
     4e2:	64 ef       	ldi	r22, 0xF4	; 244
     4e4:	71 e0       	ldi	r23, 0x01	; 1
     4e6:	80 e0       	ldi	r24, 0x00	; 0
     4e8:	90 e0       	ldi	r25, 0x00	; 0
     4ea:	0e 94 5d 12 	call	0x24ba	; 0x24ba <delay>
					asm("jmp 0");
     4ee:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
					break;
			}
		}
	}
}
     4f2:	df 91       	pop	r29
     4f4:	cf 91       	pop	r28
     4f6:	08 95       	ret

000004f8 <loop>:
	Timer1::set(200000,Timer1_ISR);
	Timer1::start();
}

// The loop function is called in an endless loop
void loop()
     4f8:	cf 92       	push	r12
     4fa:	df 92       	push	r13
     4fc:	ef 92       	push	r14
     4fe:	ff 92       	push	r15
     500:	0f 93       	push	r16
     502:	1f 93       	push	r17
{
	int z;
	if(sensor_flag1 != sensor_flag2)
     504:	20 91 a5 02 	lds	r18, 0x02A5
     508:	30 91 a6 02 	lds	r19, 0x02A6
     50c:	80 91 a3 02 	lds	r24, 0x02A3
     510:	90 91 a4 02 	lds	r25, 0x02A4
     514:	82 17       	cp	r24, r18
     516:	93 07       	cpc	r25, r19
     518:	09 f4       	brne	.+2      	; 0x51c <loop+0x24>
     51a:	7b c0       	rjmp	.+246    	; 0x612 <loop+0x11a>
	{
		sensor_flag1 = sensor_flag2;
     51c:	30 93 a4 02 	sts	0x02A4, r19
     520:	20 93 a3 02 	sts	0x02A3, r18
     524:	80 91 a7 02 	lds	r24, 0x02A7
     528:	90 91 a8 02 	lds	r25, 0x02A8
		DEBUG_PRINTLN(" sensor_flag1 : ");
		DEBUG_PRINTLN(sensor_flag1);
		DEBUG_PRINTLN(sensor_flag2);
		DEBUG_PRINTLN(Ultra_EN);
		if(sensor_flag1 & 0x100)
     52c:	30 ff       	sbrs	r19, 0
     52e:	0f c0       	rjmp	.+30     	; 0x54e <loop+0x56>
		{
			if(Ultra_EN == 0)
     530:	89 2b       	or	r24, r25
     532:	69 f5       	brne	.+90     	; 0x58e <loop+0x96>
			{
				Ultra_EN = 1;
     534:	81 e0       	ldi	r24, 0x01	; 1
     536:	90 e0       	ldi	r25, 0x00	; 0
     538:	90 93 a8 02 	sts	0x02A8, r25
     53c:	80 93 a7 02 	sts	0x02A7, r24
				DEBUG_PRINTLN("Ultrasonic Enable");
				Serial1.write(TX_buff,5);
     540:	8e ee       	ldi	r24, 0xEE	; 238
     542:	94 e0       	ldi	r25, 0x04	; 4
     544:	6c e0       	ldi	r22, 0x0C	; 12
     546:	72 e0       	ldi	r23, 0x02	; 2
     548:	45 e0       	ldi	r20, 0x05	; 5
     54a:	50 e0       	ldi	r21, 0x00	; 0
     54c:	1e c0       	rjmp	.+60     	; 0x58a <loop+0x92>
			}
		}
		else
		{
			if(Ultra_EN)
     54e:	89 2b       	or	r24, r25
     550:	f1 f0       	breq	.+60     	; 0x58e <loop+0x96>
			{
				Ultra_EN = 0;
     552:	10 92 a8 02 	sts	0x02A8, r1
     556:	10 92 a7 02 	sts	0x02A7, r1
				DEBUG_PRINTLN("Ultrasonic Disable");
				Serial1.write(TX_bufs,5);
     55a:	8e ee       	ldi	r24, 0xEE	; 238
     55c:	94 e0       	ldi	r25, 0x04	; 4
     55e:	61 e1       	ldi	r22, 0x11	; 17
     560:	72 e0       	ldi	r23, 0x02	; 2
     562:	45 e0       	ldi	r20, 0x05	; 5
     564:	50 e0       	ldi	r21, 0x00	; 0
     566:	0e 94 8c 09 	call	0x1318	; 0x1318 <_ZN5Print5writeEPKhj>
     56a:	e1 e2       	ldi	r30, 0x21	; 33
     56c:	f2 e0       	ldi	r31, 0x02	; 2
				for(z=4;z<16;z++)
				{
					TX_buf_ultra[z] = 0;
     56e:	11 92       	st	Z+, r1
			if(Ultra_EN)
			{
				Ultra_EN = 0;
				DEBUG_PRINTLN("Ultrasonic Disable");
				Serial1.write(TX_bufs,5);
				for(z=4;z<16;z++)
     570:	82 e0       	ldi	r24, 0x02	; 2
     572:	ed 32       	cpi	r30, 0x2D	; 45
     574:	f8 07       	cpc	r31, r24
     576:	d9 f7       	brne	.-10     	; 0x56e <loop+0x76>
				{
					TX_buf_ultra[z] = 0;
				}
				TX_buf_ultra[16] = TX_buf_ultra[2];
     578:	80 91 1f 02 	lds	r24, 0x021F
     57c:	80 83       	st	Z, r24
				Serial.write(TX_buf_ultra,17);
     57e:	70 97       	sbiw	r30, 0x10	; 16
     580:	8c ec       	ldi	r24, 0xCC	; 204
     582:	94 e0       	ldi	r25, 0x04	; 4
     584:	bf 01       	movw	r22, r30
     586:	41 e1       	ldi	r20, 0x11	; 17
     588:	50 e0       	ldi	r21, 0x00	; 0
     58a:	0e 94 8c 09 	call	0x1318	; 0x1318 <_ZN5Print5writeEPKhj>
     58e:	e2 e3       	ldi	r30, 0x32	; 50
     590:	f2 e0       	ldi	r31, 0x02	; 2
			}
		}
		for(z=4;z<21;z++)
		{
			TX_buf_sensor[z] = 0;
     592:	11 92       	st	Z+, r1
				}
				TX_buf_ultra[16] = TX_buf_ultra[2];
				Serial.write(TX_buf_ultra,17);
			}
		}
		for(z=4;z<21;z++)
     594:	82 e0       	ldi	r24, 0x02	; 2
     596:	e3 34       	cpi	r30, 0x43	; 67
     598:	f8 07       	cpc	r31, r24
     59a:	d9 f7       	brne	.-10     	; 0x592 <loop+0x9a>
		{
			TX_buf_sensor[z] = 0;
		}
		if(sensor_flag1 & 0xFF)
     59c:	80 91 a3 02 	lds	r24, 0x02A3
     5a0:	88 23       	and	r24, r24
     5a2:	39 f0       	breq	.+14     	; 0x5b2 <loop+0xba>
		{
			sensor_read = 1;
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	90 e0       	ldi	r25, 0x00	; 0
     5a8:	90 93 aa 02 	sts	0x02AA, r25
     5ac:	80 93 a9 02 	sts	0x02A9, r24
     5b0:	17 c0       	rjmp	.+46     	; 0x5e0 <loop+0xe8>
		}
		else if(sensor_read != 0)
     5b2:	80 91 a9 02 	lds	r24, 0x02A9
     5b6:	90 91 aa 02 	lds	r25, 0x02AA
     5ba:	89 2b       	or	r24, r25
     5bc:	89 f0       	breq	.+34     	; 0x5e0 <loop+0xe8>
		{
			sensor_read = 0;
     5be:	10 92 aa 02 	sts	0x02AA, r1
     5c2:	10 92 a9 02 	sts	0x02A9, r1
			TX_buf_sensor[21] = TX_buf_sensor[2];
     5c6:	80 91 30 02 	lds	r24, 0x0230
     5ca:	80 93 43 02 	sts	0x0243, r24
			Serial.write(TX_buf_sensor,22);
     5ce:	8c ec       	ldi	r24, 0xCC	; 204
     5d0:	94 e0       	ldi	r25, 0x04	; 4
     5d2:	bf 01       	movw	r22, r30
     5d4:	65 51       	subi	r22, 0x15	; 21
     5d6:	70 40       	sbci	r23, 0x00	; 0
     5d8:	46 e1       	ldi	r20, 0x16	; 22
     5da:	50 e0       	ldi	r21, 0x00	; 0
     5dc:	0e 94 8c 09 	call	0x1318	; 0x1318 <_ZN5Print5writeEPKhj>
		}
		if(sensor_flag1 & 0x02)
     5e0:	80 91 a3 02 	lds	r24, 0x02A3
     5e4:	81 ff       	sbrs	r24, 1
     5e6:	0f c0       	rjmp	.+30     	; 0x606 <loop+0x10e>
		{
			attachInterrupt(6,Encoder_count_L,RISING);
     5e8:	86 e0       	ldi	r24, 0x06	; 6
     5ea:	64 e3       	ldi	r22, 0x34	; 52
     5ec:	71 e0       	ldi	r23, 0x01	; 1
     5ee:	43 e0       	ldi	r20, 0x03	; 3
     5f0:	50 e0       	ldi	r21, 0x00	; 0
     5f2:	0e 94 77 0c 	call	0x18ee	; 0x18ee <attachInterrupt>
			attachInterrupt(7,Encoder_count_R,RISING);
     5f6:	87 e0       	ldi	r24, 0x07	; 7
     5f8:	6e e3       	ldi	r22, 0x3E	; 62
     5fa:	71 e0       	ldi	r23, 0x01	; 1
     5fc:	43 e0       	ldi	r20, 0x03	; 3
     5fe:	50 e0       	ldi	r21, 0x00	; 0
     600:	0e 94 77 0c 	call	0x18ee	; 0x18ee <attachInterrupt>
     604:	06 c0       	rjmp	.+12     	; 0x612 <loop+0x11a>
		}
		else
		{
			detachInterrupt(6);
     606:	86 e0       	ldi	r24, 0x06	; 6
     608:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <detachInterrupt>
			detachInterrupt(7);
     60c:	87 e0       	ldi	r24, 0x07	; 7
     60e:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <detachInterrupt>
		}
	}
	if(sensor_read & Timer_flag)
     612:	80 91 ab 02 	lds	r24, 0x02AB
     616:	90 e0       	ldi	r25, 0x00	; 0
     618:	20 91 a9 02 	lds	r18, 0x02A9
     61c:	30 91 aa 02 	lds	r19, 0x02AA
     620:	82 23       	and	r24, r18
     622:	93 23       	and	r25, r19
     624:	89 2b       	or	r24, r25
     626:	09 f4       	brne	.+2      	; 0x62a <loop+0x132>
     628:	df c0       	rjmp	.+446    	; 0x7e8 <loop+0x2f0>
	{
		Timer_flag = 0;
     62a:	10 92 ab 02 	sts	0x02AB, r1
		if(sensor_flag1 & 0xFC)
     62e:	80 91 a3 02 	lds	r24, 0x02A3
     632:	8c 7f       	andi	r24, 0xFC	; 252
     634:	09 f4       	brne	.+2      	; 0x638 <loop+0x140>
     636:	87 c0       	rjmp	.+270    	; 0x746 <loop+0x24e>
		{
			accelgyro.getMotion6(&MPU6050_data[0], &MPU6050_data[1], &MPU6050_data[2], &MPU6050_data[3], &MPU6050_data[4], &MPU6050_data[5]);            //(&ax, &ay, &az, &gx, &gy, &gz);
     638:	86 e6       	ldi	r24, 0x66	; 102
     63a:	92 e0       	ldi	r25, 0x02	; 2
     63c:	65 e7       	ldi	r22, 0x75	; 117
     63e:	72 e0       	ldi	r23, 0x02	; 2
     640:	47 e7       	ldi	r20, 0x77	; 119
     642:	52 e0       	ldi	r21, 0x02	; 2
     644:	29 e7       	ldi	r18, 0x79	; 121
     646:	32 e0       	ldi	r19, 0x02	; 2
     648:	0b e7       	ldi	r16, 0x7B	; 123
     64a:	12 e0       	ldi	r17, 0x02	; 2
     64c:	fd e7       	ldi	r31, 0x7D	; 125
     64e:	ef 2e       	mov	r14, r31
     650:	f2 e0       	ldi	r31, 0x02	; 2
     652:	ff 2e       	mov	r15, r31
     654:	ef e7       	ldi	r30, 0x7F	; 127
     656:	ce 2e       	mov	r12, r30
     658:	e2 e0       	ldi	r30, 0x02	; 2
     65a:	de 2e       	mov	r13, r30
     65c:	0e 94 df 08 	call	0x11be	; 0x11be <_ZN7MPU605010getMotion6EPiS0_S0_S0_S0_S0_>
			if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x80))
     660:	80 91 a3 02 	lds	r24, 0x02A3
     664:	90 91 a4 02 	lds	r25, 0x02A4
     668:	20 91 a5 02 	lds	r18, 0x02A5
     66c:	30 91 a6 02 	lds	r19, 0x02A6
     670:	82 17       	cp	r24, r18
     672:	93 07       	cpc	r25, r19
     674:	09 f0       	breq	.+2      	; 0x678 <loop+0x180>
     676:	67 c0       	rjmp	.+206    	; 0x746 <loop+0x24e>
     678:	27 ff       	sbrs	r18, 7
     67a:	a2 c0       	rjmp	.+324    	; 0x7c0 <loop+0x2c8>
			{
				MPU.value = MPU6050_data[0];
     67c:	80 91 75 02 	lds	r24, 0x0275
     680:	90 91 76 02 	lds	r25, 0x0276
     684:	90 93 82 02 	sts	0x0282, r25
     688:	80 93 81 02 	sts	0x0281, r24
				TX_buf_sensor[4] = MPU.buff[1];
     68c:	80 91 82 02 	lds	r24, 0x0282
     690:	80 93 32 02 	sts	0x0232, r24
				TX_buf_sensor[5] = MPU.buff[0];
     694:	80 91 81 02 	lds	r24, 0x0281
     698:	80 93 33 02 	sts	0x0233, r24
     69c:	91 c0       	rjmp	.+290    	; 0x7c0 <loop+0x2c8>
			}
			if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x40))
			{
				MPU.value = MPU6050_data[1];
     69e:	80 91 77 02 	lds	r24, 0x0277
     6a2:	90 91 78 02 	lds	r25, 0x0278
     6a6:	90 93 82 02 	sts	0x0282, r25
     6aa:	80 93 81 02 	sts	0x0281, r24
				TX_buf_sensor[6] = MPU.buff[1];
     6ae:	80 91 82 02 	lds	r24, 0x0282
     6b2:	80 93 34 02 	sts	0x0234, r24
				TX_buf_sensor[7] = MPU.buff[0];
     6b6:	80 91 81 02 	lds	r24, 0x0281
     6ba:	80 93 35 02 	sts	0x0235, r24
     6be:	82 c0       	rjmp	.+260    	; 0x7c4 <loop+0x2cc>
			}
			if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x20))
			{
				MPU.value = MPU6050_data[2];
     6c0:	80 91 79 02 	lds	r24, 0x0279
     6c4:	90 91 7a 02 	lds	r25, 0x027A
     6c8:	90 93 82 02 	sts	0x0282, r25
     6cc:	80 93 81 02 	sts	0x0281, r24
				TX_buf_sensor[8] = MPU.buff[1];
     6d0:	80 91 82 02 	lds	r24, 0x0282
     6d4:	80 93 36 02 	sts	0x0236, r24
				TX_buf_sensor[9] = MPU.buff[0];
     6d8:	80 91 81 02 	lds	r24, 0x0281
     6dc:	80 93 37 02 	sts	0x0237, r24
     6e0:	73 c0       	rjmp	.+230    	; 0x7c8 <loop+0x2d0>
			}
			if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x10))
			{
				MPU.value = MPU6050_data[3];
     6e2:	80 91 7b 02 	lds	r24, 0x027B
     6e6:	90 91 7c 02 	lds	r25, 0x027C
     6ea:	90 93 82 02 	sts	0x0282, r25
     6ee:	80 93 81 02 	sts	0x0281, r24
				TX_buf_sensor[10] = MPU.buff[1];
     6f2:	80 91 82 02 	lds	r24, 0x0282
     6f6:	80 93 38 02 	sts	0x0238, r24
				TX_buf_sensor[11] = MPU.buff[0];
     6fa:	80 91 81 02 	lds	r24, 0x0281
     6fe:	80 93 39 02 	sts	0x0239, r24
     702:	64 c0       	rjmp	.+200    	; 0x7cc <loop+0x2d4>
			}
			if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x08))
			{
				MPU.value = MPU6050_data[4];
     704:	80 91 7d 02 	lds	r24, 0x027D
     708:	90 91 7e 02 	lds	r25, 0x027E
     70c:	90 93 82 02 	sts	0x0282, r25
     710:	80 93 81 02 	sts	0x0281, r24
				TX_buf_sensor[12] = MPU.buff[1];
     714:	80 91 82 02 	lds	r24, 0x0282
     718:	80 93 3a 02 	sts	0x023A, r24
				TX_buf_sensor[13] = MPU.buff[0];
     71c:	80 91 81 02 	lds	r24, 0x0281
     720:	80 93 3b 02 	sts	0x023B, r24
     724:	55 c0       	rjmp	.+170    	; 0x7d0 <loop+0x2d8>
			}
			if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x04))
			{
				MPU.value = MPU6050_data[5];
     726:	80 91 7f 02 	lds	r24, 0x027F
     72a:	90 91 80 02 	lds	r25, 0x0280
     72e:	90 93 82 02 	sts	0x0282, r25
     732:	80 93 81 02 	sts	0x0281, r24
				TX_buf_sensor[14] = MPU.buff[1];
     736:	80 91 82 02 	lds	r24, 0x0282
     73a:	80 93 3c 02 	sts	0x023C, r24
				TX_buf_sensor[15] = MPU.buff[0];
     73e:	80 91 81 02 	lds	r24, 0x0281
     742:	80 93 3d 02 	sts	0x023D, r24
			}
		}
		if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x02))
     746:	80 91 a3 02 	lds	r24, 0x02A3
     74a:	90 91 a4 02 	lds	r25, 0x02A4
     74e:	40 91 a5 02 	lds	r20, 0x02A5
     752:	50 91 a6 02 	lds	r21, 0x02A6
     756:	84 17       	cp	r24, r20
     758:	95 07       	cpc	r25, r21
     75a:	09 f0       	breq	.+2      	; 0x75e <loop+0x266>
     75c:	45 c0       	rjmp	.+138    	; 0x7e8 <loop+0x2f0>
     75e:	41 ff       	sbrs	r20, 1
     760:	3a c0       	rjmp	.+116    	; 0x7d6 <loop+0x2de>
		{
			Encoder_value_L = ENCODER_CNT_L;
     762:	30 91 9b 02 	lds	r19, 0x029B
     766:	90 91 9c 02 	lds	r25, 0x029C
     76a:	30 93 9f 02 	sts	0x029F, r19
     76e:	90 93 a0 02 	sts	0x02A0, r25
			Encoder_value_R = ENCODER_CNT_R;
     772:	20 91 9d 02 	lds	r18, 0x029D
     776:	80 91 9e 02 	lds	r24, 0x029E
     77a:	20 93 a1 02 	sts	0x02A1, r18
     77e:	80 93 a2 02 	sts	0x02A2, r24
			TX_buf_sensor[16] = Encoder_value_L >> 8;
     782:	90 93 3e 02 	sts	0x023E, r25
			TX_buf_sensor[17] = Encoder_value_L & 0xff;
     786:	30 93 3f 02 	sts	0x023F, r19
			TX_buf_sensor[18] = Encoder_value_R >> 8;
     78a:	80 93 40 02 	sts	0x0240, r24
			TX_buf_sensor[19] = Encoder_value_R & 0xff;
     78e:	20 93 41 02 	sts	0x0241, r18
     792:	21 c0       	rjmp	.+66     	; 0x7d6 <loop+0x2de>
		}
		if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x01))
		{
			TX_buf_sensor[20] = 0;
     794:	10 92 42 02 	sts	0x0242, r1
     798:	20 c0       	rjmp	.+64     	; 0x7da <loop+0x2e2>
		}
		if(sensor_flag1 == sensor_flag2)
		{
			TX_buf_sensor[21] = TX_buf_sensor[2];
			for(z=4;z<21;z++)
				TX_buf_sensor[21] += TX_buf_sensor[z];
     79a:	81 91       	ld	r24, Z+
     79c:	90 91 43 02 	lds	r25, 0x0243
     7a0:	89 0f       	add	r24, r25
     7a2:	80 93 43 02 	sts	0x0243, r24
			TX_buf_sensor[20] = 0;
		}
		if(sensor_flag1 == sensor_flag2)
		{
			TX_buf_sensor[21] = TX_buf_sensor[2];
			for(z=4;z<21;z++)
     7a6:	82 e0       	ldi	r24, 0x02	; 2
     7a8:	e3 34       	cpi	r30, 0x43	; 67
     7aa:	f8 07       	cpc	r31, r24
     7ac:	b1 f7       	brne	.-20     	; 0x79a <loop+0x2a2>
				TX_buf_sensor[21] += TX_buf_sensor[z];
			Serial.write(TX_buf_sensor,22);
     7ae:	75 97       	sbiw	r30, 0x15	; 21
     7b0:	8c ec       	ldi	r24, 0xCC	; 204
     7b2:	94 e0       	ldi	r25, 0x04	; 4
     7b4:	bf 01       	movw	r22, r30
     7b6:	46 e1       	ldi	r20, 0x16	; 22
     7b8:	50 e0       	ldi	r21, 0x00	; 0
     7ba:	0e 94 8c 09 	call	0x1318	; 0x1318 <_ZN5Print5writeEPKhj>
     7be:	14 c0       	rjmp	.+40     	; 0x7e8 <loop+0x2f0>
			{
				MPU.value = MPU6050_data[0];
				TX_buf_sensor[4] = MPU.buff[1];
				TX_buf_sensor[5] = MPU.buff[0];
			}
			if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x40))
     7c0:	26 fd       	sbrc	r18, 6
     7c2:	6d cf       	rjmp	.-294    	; 0x69e <loop+0x1a6>
			{
				MPU.value = MPU6050_data[1];
				TX_buf_sensor[6] = MPU.buff[1];
				TX_buf_sensor[7] = MPU.buff[0];
			}
			if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x20))
     7c4:	25 fd       	sbrc	r18, 5
     7c6:	7c cf       	rjmp	.-264    	; 0x6c0 <loop+0x1c8>
			{
				MPU.value = MPU6050_data[2];
				TX_buf_sensor[8] = MPU.buff[1];
				TX_buf_sensor[9] = MPU.buff[0];
			}
			if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x10))
     7c8:	24 fd       	sbrc	r18, 4
     7ca:	8b cf       	rjmp	.-234    	; 0x6e2 <loop+0x1ea>
			{
				MPU.value = MPU6050_data[3];
				TX_buf_sensor[10] = MPU.buff[1];
				TX_buf_sensor[11] = MPU.buff[0];
			}
			if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x08))
     7cc:	23 fd       	sbrc	r18, 3
     7ce:	9a cf       	rjmp	.-204    	; 0x704 <loop+0x20c>
			{
				MPU.value = MPU6050_data[4];
				TX_buf_sensor[12] = MPU.buff[1];
				TX_buf_sensor[13] = MPU.buff[0];
			}
			if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x04))
     7d0:	22 fd       	sbrc	r18, 2
     7d2:	a9 cf       	rjmp	.-174    	; 0x726 <loop+0x22e>
     7d4:	b8 cf       	rjmp	.-144    	; 0x746 <loop+0x24e>
			TX_buf_sensor[16] = Encoder_value_L >> 8;
			TX_buf_sensor[17] = Encoder_value_L & 0xff;
			TX_buf_sensor[18] = Encoder_value_R >> 8;
			TX_buf_sensor[19] = Encoder_value_R & 0xff;
		}
		if((sensor_flag1 == sensor_flag2) && (sensor_flag1 & 0x01))
     7d6:	40 fd       	sbrc	r20, 0
     7d8:	dd cf       	rjmp	.-70     	; 0x794 <loop+0x29c>
		{
			TX_buf_sensor[20] = 0;
		}
		if(sensor_flag1 == sensor_flag2)
		{
			TX_buf_sensor[21] = TX_buf_sensor[2];
     7da:	80 91 30 02 	lds	r24, 0x0230
     7de:	80 93 43 02 	sts	0x0243, r24
     7e2:	e2 e3       	ldi	r30, 0x32	; 50
     7e4:	f2 e0       	ldi	r31, 0x02	; 2
     7e6:	d9 cf       	rjmp	.-78     	; 0x79a <loop+0x2a2>
			for(z=4;z<21;z++)
				TX_buf_sensor[21] += TX_buf_sensor[z];
			Serial.write(TX_buf_sensor,22);
		}
	}
}
     7e8:	1f 91       	pop	r17
     7ea:	0f 91       	pop	r16
     7ec:	ff 90       	pop	r15
     7ee:	ef 90       	pop	r14
     7f0:	df 90       	pop	r13
     7f2:	cf 90       	pop	r12
     7f4:	08 95       	ret

000007f6 <setup>:
unsigned int ENCODER_CNT_L=0,ENCODER_CNT_R=0,Encoder_value_L,Encoder_value_R,sensor_flag1=0,sensor_flag2=0,Ultra_EN = 0,sensor_read = 0;
unsigned char Timer_flag = 0;
unsigned char program_flag =0;

//The setup function is called once at startup of the sketch
void setup()
     7f6:	cf 93       	push	r28
     7f8:	df 93       	push	r29
{
	int z;
	DEBUG_BEGIN(115200);
	Serial.begin(115200);
     7fa:	8c ec       	ldi	r24, 0xCC	; 204
     7fc:	94 e0       	ldi	r25, 0x04	; 4
     7fe:	40 e0       	ldi	r20, 0x00	; 0
     800:	52 ec       	ldi	r21, 0xC2	; 194
     802:	61 e0       	ldi	r22, 0x01	; 1
     804:	70 e0       	ldi	r23, 0x00	; 0
     806:	0e 94 74 06 	call	0xce8	; 0xce8 <_ZN14HardwareSerial5beginEm>
	Serial1.begin(115200);
     80a:	8e ee       	ldi	r24, 0xEE	; 238
     80c:	94 e0       	ldi	r25, 0x04	; 4
     80e:	40 e0       	ldi	r20, 0x00	; 0
     810:	52 ec       	ldi	r21, 0xC2	; 194
     812:	61 e0       	ldi	r22, 0x01	; 1
     814:	70 e0       	ldi	r23, 0x00	; 0
     816:	0e 94 74 06 	call	0xce8	; 0xce8 <_ZN14HardwareSerial5beginEm>
     81a:	c0 e0       	ldi	r28, 0x00	; 0
     81c:	d2 e0       	ldi	r29, 0x02	; 2
	for(z=0;z<6;z++)
	{
		pinMode(Motor[z],OUTPUT);
     81e:	88 81       	ld	r24, Y
     820:	61 e0       	ldi	r22, 0x01	; 1
     822:	0e 94 f8 13 	call	0x27f0	; 0x27f0 <pinMode>
		digitalWrite(Motor[z],LOW);
     826:	88 81       	ld	r24, Y
     828:	60 e0       	ldi	r22, 0x00	; 0
     82a:	0e 94 ab 14 	call	0x2956	; 0x2956 <digitalWrite>
     82e:	22 96       	adiw	r28, 0x02	; 2
{
	int z;
	DEBUG_BEGIN(115200);
	Serial.begin(115200);
	Serial1.begin(115200);
	for(z=0;z<6;z++)
     830:	82 e0       	ldi	r24, 0x02	; 2
     832:	cc 30       	cpi	r28, 0x0C	; 12
     834:	d8 07       	cpc	r29, r24
     836:	99 f7       	brne	.-26     	; 0x81e <setup+0x28>
	{
		pinMode(Motor[z],OUTPUT);
		digitalWrite(Motor[z],LOW);
	}
	Wire.begin();
     838:	87 eb       	ldi	r24, 0xB7	; 183
     83a:	95 e0       	ldi	r25, 0x05	; 5
     83c:	0e 94 81 0f 	call	0x1f02	; 0x1f02 <_ZN7TwoWire5beginEv>
	DEBUG_PRINTLN("Initializing I2C devices...");
	accelgyro.initialize();
     840:	86 e6       	ldi	r24, 0x66	; 102
     842:	92 e0       	ldi	r25, 0x02	; 2
     844:	0e 94 77 09 	call	0x12ee	; 0x12ee <_ZN7MPU605010initializeEv>

	DEBUG_PRINTLN("Testing device connections...");
	DEBUG_PRINTLN(accelgyro.testConnection() ? "MPU6050 connection successful" : "MPU6050 connection failed");
	Timer1::set(200000,Timer1_ISR);
     848:	60 e4       	ldi	r22, 0x40	; 64
     84a:	7d e0       	ldi	r23, 0x0D	; 13
     84c:	83 e0       	ldi	r24, 0x03	; 3
     84e:	90 e0       	ldi	r25, 0x00	; 0
     850:	48 e4       	ldi	r20, 0x48	; 72
     852:	51 e0       	ldi	r21, 0x01	; 1
     854:	0e 94 06 0a 	call	0x140c	; 0x140c <_ZN6Timer13setEmPFvvE>
	Timer1::start();
     858:	0e 94 e8 0b 	call	0x17d0	; 0x17d0 <_ZN6Timer15startEv>
}
     85c:	df 91       	pop	r29
     85e:	cf 91       	pop	r28
     860:	08 95       	ret

00000862 <__vector_25>:
  #define serialEvent_implemented
#if defined(USART_RX_vect)
  ISR(USART_RX_vect)
#elif defined(USART0_RX_vect)
  ISR(USART0_RX_vect)
     862:	1f 92       	push	r1
     864:	0f 92       	push	r0
     866:	0f b6       	in	r0, 0x3f	; 63
     868:	0f 92       	push	r0
     86a:	0b b6       	in	r0, 0x3b	; 59
     86c:	0f 92       	push	r0
     86e:	11 24       	eor	r1, r1
     870:	2f 93       	push	r18
     872:	3f 93       	push	r19
     874:	4f 93       	push	r20
     876:	8f 93       	push	r24
     878:	9f 93       	push	r25
     87a:	ef 93       	push	r30
     87c:	ff 93       	push	r31
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#endif
  {
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
     87e:	80 91 c0 00 	lds	r24, 0x00C0
     882:	82 fd       	sbrc	r24, 2
     884:	1d c0       	rjmp	.+58     	; 0x8c0 <__vector_25+0x5e>
      unsigned char c = UDR0;
     886:	40 91 c6 00 	lds	r20, 0x00C6
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
     88a:	20 91 ec 02 	lds	r18, 0x02EC
     88e:	30 91 ed 02 	lds	r19, 0x02ED

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
     892:	2f 5f       	subi	r18, 0xFF	; 255
     894:	3f 4f       	sbci	r19, 0xFF	; 255
     896:	2f 73       	andi	r18, 0x3F	; 63
     898:	30 70       	andi	r19, 0x00	; 0
     89a:	80 91 ee 02 	lds	r24, 0x02EE
     89e:	90 91 ef 02 	lds	r25, 0x02EF
     8a2:	28 17       	cp	r18, r24
     8a4:	39 07       	cpc	r19, r25
     8a6:	71 f0       	breq	.+28     	; 0x8c4 <__vector_25+0x62>
    buffer->buffer[buffer->head] = c;
     8a8:	e0 91 ec 02 	lds	r30, 0x02EC
     8ac:	f0 91 ed 02 	lds	r31, 0x02ED
     8b0:	e4 55       	subi	r30, 0x54	; 84
     8b2:	fd 4f       	sbci	r31, 0xFD	; 253
     8b4:	40 83       	st	Z, r20
    buffer->head = i;
     8b6:	30 93 ed 02 	sts	0x02ED, r19
     8ba:	20 93 ec 02 	sts	0x02EC, r18
     8be:	02 c0       	rjmp	.+4      	; 0x8c4 <__vector_25+0x62>
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
      unsigned char c = UDR0;
      store_char(c, &rx_buffer);
    } else {
      unsigned char c = UDR0;
     8c0:	80 91 c6 00 	lds	r24, 0x00C6
      unsigned char c = UDR;
    };
  #else
    #error UDR not defined
  #endif
  }
     8c4:	ff 91       	pop	r31
     8c6:	ef 91       	pop	r30
     8c8:	9f 91       	pop	r25
     8ca:	8f 91       	pop	r24
     8cc:	4f 91       	pop	r20
     8ce:	3f 91       	pop	r19
     8d0:	2f 91       	pop	r18
     8d2:	0f 90       	pop	r0
     8d4:	0b be       	out	0x3b, r0	; 59
     8d6:	0f 90       	pop	r0
     8d8:	0f be       	out	0x3f, r0	; 63
     8da:	0f 90       	pop	r0
     8dc:	1f 90       	pop	r1
     8de:	18 95       	reti

000008e0 <__vector_36>:

#if defined(USART1_RX_vect)
  void serialEvent1() __attribute__((weak));
  void serialEvent1() {}
  #define serialEvent1_implemented
  ISR(USART1_RX_vect)
     8e0:	1f 92       	push	r1
     8e2:	0f 92       	push	r0
     8e4:	0f b6       	in	r0, 0x3f	; 63
     8e6:	0f 92       	push	r0
     8e8:	0b b6       	in	r0, 0x3b	; 59
     8ea:	0f 92       	push	r0
     8ec:	11 24       	eor	r1, r1
     8ee:	2f 93       	push	r18
     8f0:	3f 93       	push	r19
     8f2:	4f 93       	push	r20
     8f4:	8f 93       	push	r24
     8f6:	9f 93       	push	r25
     8f8:	ef 93       	push	r30
     8fa:	ff 93       	push	r31
  {
    if (bit_is_clear(UCSR1A, UPE1)) {
     8fc:	80 91 c8 00 	lds	r24, 0x00C8
     900:	82 fd       	sbrc	r24, 2
     902:	1d c0       	rjmp	.+58     	; 0x93e <__vector_36+0x5e>
      unsigned char c = UDR1;
     904:	40 91 ce 00 	lds	r20, 0x00CE
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
     908:	20 91 74 03 	lds	r18, 0x0374
     90c:	30 91 75 03 	lds	r19, 0x0375

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
     910:	2f 5f       	subi	r18, 0xFF	; 255
     912:	3f 4f       	sbci	r19, 0xFF	; 255
     914:	2f 73       	andi	r18, 0x3F	; 63
     916:	30 70       	andi	r19, 0x00	; 0
     918:	80 91 76 03 	lds	r24, 0x0376
     91c:	90 91 77 03 	lds	r25, 0x0377
     920:	28 17       	cp	r18, r24
     922:	39 07       	cpc	r19, r25
     924:	71 f0       	breq	.+28     	; 0x942 <__vector_36+0x62>
    buffer->buffer[buffer->head] = c;
     926:	e0 91 74 03 	lds	r30, 0x0374
     92a:	f0 91 75 03 	lds	r31, 0x0375
     92e:	ec 5c       	subi	r30, 0xCC	; 204
     930:	fc 4f       	sbci	r31, 0xFC	; 252
     932:	40 83       	st	Z, r20
    buffer->head = i;
     934:	30 93 75 03 	sts	0x0375, r19
     938:	20 93 74 03 	sts	0x0374, r18
     93c:	02 c0       	rjmp	.+4      	; 0x942 <__vector_36+0x62>
  {
    if (bit_is_clear(UCSR1A, UPE1)) {
      unsigned char c = UDR1;
      store_char(c, &rx_buffer1);
    } else {
      unsigned char c = UDR1;
     93e:	80 91 ce 00 	lds	r24, 0x00CE
    };
  }
     942:	ff 91       	pop	r31
     944:	ef 91       	pop	r30
     946:	9f 91       	pop	r25
     948:	8f 91       	pop	r24
     94a:	4f 91       	pop	r20
     94c:	3f 91       	pop	r19
     94e:	2f 91       	pop	r18
     950:	0f 90       	pop	r0
     952:	0b be       	out	0x3b, r0	; 59
     954:	0f 90       	pop	r0
     956:	0f be       	out	0x3f, r0	; 63
     958:	0f 90       	pop	r0
     95a:	1f 90       	pop	r1
     95c:	18 95       	reti

0000095e <_Z12serialEvent2v>:
#endif

#if defined(USART2_RX_vect) && defined(UDR2)
  void serialEvent2() __attribute__((weak));
  void serialEvent2() {}
     95e:	08 95       	ret

00000960 <__vector_51>:
  #define serialEvent2_implemented
  ISR(USART2_RX_vect)
     960:	1f 92       	push	r1
     962:	0f 92       	push	r0
     964:	0f b6       	in	r0, 0x3f	; 63
     966:	0f 92       	push	r0
     968:	0b b6       	in	r0, 0x3b	; 59
     96a:	0f 92       	push	r0
     96c:	11 24       	eor	r1, r1
     96e:	2f 93       	push	r18
     970:	3f 93       	push	r19
     972:	4f 93       	push	r20
     974:	8f 93       	push	r24
     976:	9f 93       	push	r25
     978:	ef 93       	push	r30
     97a:	ff 93       	push	r31
  {
    if (bit_is_clear(UCSR2A, UPE2)) {
     97c:	80 91 d0 00 	lds	r24, 0x00D0
     980:	82 fd       	sbrc	r24, 2
     982:	1d c0       	rjmp	.+58     	; 0x9be <__vector_51+0x5e>
      unsigned char c = UDR2;
     984:	40 91 d6 00 	lds	r20, 0x00D6
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
     988:	20 91 fc 03 	lds	r18, 0x03FC
     98c:	30 91 fd 03 	lds	r19, 0x03FD

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
     990:	2f 5f       	subi	r18, 0xFF	; 255
     992:	3f 4f       	sbci	r19, 0xFF	; 255
     994:	2f 73       	andi	r18, 0x3F	; 63
     996:	30 70       	andi	r19, 0x00	; 0
     998:	80 91 fe 03 	lds	r24, 0x03FE
     99c:	90 91 ff 03 	lds	r25, 0x03FF
     9a0:	28 17       	cp	r18, r24
     9a2:	39 07       	cpc	r19, r25
     9a4:	71 f0       	breq	.+28     	; 0x9c2 <__vector_51+0x62>
    buffer->buffer[buffer->head] = c;
     9a6:	e0 91 fc 03 	lds	r30, 0x03FC
     9aa:	f0 91 fd 03 	lds	r31, 0x03FD
     9ae:	e4 54       	subi	r30, 0x44	; 68
     9b0:	fc 4f       	sbci	r31, 0xFC	; 252
     9b2:	40 83       	st	Z, r20
    buffer->head = i;
     9b4:	30 93 fd 03 	sts	0x03FD, r19
     9b8:	20 93 fc 03 	sts	0x03FC, r18
     9bc:	02 c0       	rjmp	.+4      	; 0x9c2 <__vector_51+0x62>
  {
    if (bit_is_clear(UCSR2A, UPE2)) {
      unsigned char c = UDR2;
      store_char(c, &rx_buffer2);
    } else {
      unsigned char c = UDR2;
     9be:	80 91 d6 00 	lds	r24, 0x00D6
    };
  }
     9c2:	ff 91       	pop	r31
     9c4:	ef 91       	pop	r30
     9c6:	9f 91       	pop	r25
     9c8:	8f 91       	pop	r24
     9ca:	4f 91       	pop	r20
     9cc:	3f 91       	pop	r19
     9ce:	2f 91       	pop	r18
     9d0:	0f 90       	pop	r0
     9d2:	0b be       	out	0x3b, r0	; 59
     9d4:	0f 90       	pop	r0
     9d6:	0f be       	out	0x3f, r0	; 63
     9d8:	0f 90       	pop	r0
     9da:	1f 90       	pop	r1
     9dc:	18 95       	reti

000009de <_Z12serialEvent3v>:
#endif

#if defined(USART3_RX_vect) && defined(UDR3)
  void serialEvent3() __attribute__((weak));
  void serialEvent3() {}
     9de:	08 95       	ret

000009e0 <__vector_54>:
  #define serialEvent3_implemented
  ISR(USART3_RX_vect)
     9e0:	1f 92       	push	r1
     9e2:	0f 92       	push	r0
     9e4:	0f b6       	in	r0, 0x3f	; 63
     9e6:	0f 92       	push	r0
     9e8:	0b b6       	in	r0, 0x3b	; 59
     9ea:	0f 92       	push	r0
     9ec:	11 24       	eor	r1, r1
     9ee:	2f 93       	push	r18
     9f0:	3f 93       	push	r19
     9f2:	4f 93       	push	r20
     9f4:	8f 93       	push	r24
     9f6:	9f 93       	push	r25
     9f8:	ef 93       	push	r30
     9fa:	ff 93       	push	r31
  {
    if (bit_is_clear(UCSR3A, UPE3)) {
     9fc:	80 91 30 01 	lds	r24, 0x0130
     a00:	82 fd       	sbrc	r24, 2
     a02:	1d c0       	rjmp	.+58     	; 0xa3e <__vector_54+0x5e>
      unsigned char c = UDR3;
     a04:	40 91 36 01 	lds	r20, 0x0136
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
     a08:	20 91 84 04 	lds	r18, 0x0484
     a0c:	30 91 85 04 	lds	r19, 0x0485

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
     a10:	2f 5f       	subi	r18, 0xFF	; 255
     a12:	3f 4f       	sbci	r19, 0xFF	; 255
     a14:	2f 73       	andi	r18, 0x3F	; 63
     a16:	30 70       	andi	r19, 0x00	; 0
     a18:	80 91 86 04 	lds	r24, 0x0486
     a1c:	90 91 87 04 	lds	r25, 0x0487
     a20:	28 17       	cp	r18, r24
     a22:	39 07       	cpc	r19, r25
     a24:	71 f0       	breq	.+28     	; 0xa42 <__vector_54+0x62>
    buffer->buffer[buffer->head] = c;
     a26:	e0 91 84 04 	lds	r30, 0x0484
     a2a:	f0 91 85 04 	lds	r31, 0x0485
     a2e:	ec 5b       	subi	r30, 0xBC	; 188
     a30:	fb 4f       	sbci	r31, 0xFB	; 251
     a32:	40 83       	st	Z, r20
    buffer->head = i;
     a34:	30 93 85 04 	sts	0x0485, r19
     a38:	20 93 84 04 	sts	0x0484, r18
     a3c:	02 c0       	rjmp	.+4      	; 0xa42 <__vector_54+0x62>
  {
    if (bit_is_clear(UCSR3A, UPE3)) {
      unsigned char c = UDR3;
      store_char(c, &rx_buffer3);
    } else {
      unsigned char c = UDR3;
     a3e:	80 91 36 01 	lds	r24, 0x0136
    };
  }
     a42:	ff 91       	pop	r31
     a44:	ef 91       	pop	r30
     a46:	9f 91       	pop	r25
     a48:	8f 91       	pop	r24
     a4a:	4f 91       	pop	r20
     a4c:	3f 91       	pop	r19
     a4e:	2f 91       	pop	r18
     a50:	0f 90       	pop	r0
     a52:	0b be       	out	0x3b, r0	; 59
     a54:	0f 90       	pop	r0
     a56:	0f be       	out	0x3f, r0	; 63
     a58:	0f 90       	pop	r0
     a5a:	1f 90       	pop	r1
     a5c:	18 95       	reti

00000a5e <_Z14serialEventRunv>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
     a5e:	e0 91 d8 04 	lds	r30, 0x04D8
     a62:	f0 91 d9 04 	lds	r31, 0x04D9
     a66:	e0 5c       	subi	r30, 0xC0	; 192
     a68:	ff 4f       	sbci	r31, 0xFF	; 255
     a6a:	81 91       	ld	r24, Z+
     a6c:	91 91       	ld	r25, Z+
     a6e:	20 81       	ld	r18, Z
     a70:	31 81       	ldd	r19, Z+1	; 0x01
#endif

void serialEventRun(void)
{
#ifdef serialEvent_implemented
  if (Serial.available()) serialEvent();
     a72:	82 1b       	sub	r24, r18
     a74:	93 0b       	sbc	r25, r19
     a76:	8f 73       	andi	r24, 0x3F	; 63
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	89 2b       	or	r24, r25
     a7c:	11 f0       	breq	.+4      	; 0xa82 <_Z14serialEventRunv+0x24>
     a7e:	0e 94 e7 01 	call	0x3ce	; 0x3ce <_Z11serialEventv>
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
     a82:	e0 91 fa 04 	lds	r30, 0x04FA
     a86:	f0 91 fb 04 	lds	r31, 0x04FB
     a8a:	e0 5c       	subi	r30, 0xC0	; 192
     a8c:	ff 4f       	sbci	r31, 0xFF	; 255
     a8e:	81 91       	ld	r24, Z+
     a90:	91 91       	ld	r25, Z+
     a92:	20 81       	ld	r18, Z
     a94:	31 81       	ldd	r19, Z+1	; 0x01
{
#ifdef serialEvent_implemented
  if (Serial.available()) serialEvent();
#endif
#ifdef serialEvent1_implemented
  if (Serial1.available()) serialEvent1();
     a96:	82 1b       	sub	r24, r18
     a98:	93 0b       	sbc	r25, r19
     a9a:	8f 73       	andi	r24, 0x3F	; 63
     a9c:	90 70       	andi	r25, 0x00	; 0
     a9e:	89 2b       	or	r24, r25
     aa0:	11 f0       	breq	.+4      	; 0xaa6 <_Z14serialEventRunv+0x48>
     aa2:	0e 94 90 01 	call	0x320	; 0x320 <_Z12serialEvent1v>
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
     aa6:	e0 91 1c 05 	lds	r30, 0x051C
     aaa:	f0 91 1d 05 	lds	r31, 0x051D
     aae:	e0 5c       	subi	r30, 0xC0	; 192
     ab0:	ff 4f       	sbci	r31, 0xFF	; 255
     ab2:	81 91       	ld	r24, Z+
     ab4:	91 91       	ld	r25, Z+
     ab6:	20 81       	ld	r18, Z
     ab8:	31 81       	ldd	r19, Z+1	; 0x01
#endif
#ifdef serialEvent1_implemented
  if (Serial1.available()) serialEvent1();
#endif
#ifdef serialEvent2_implemented
  if (Serial2.available()) serialEvent2();
     aba:	82 1b       	sub	r24, r18
     abc:	93 0b       	sbc	r25, r19
     abe:	8f 73       	andi	r24, 0x3F	; 63
     ac0:	90 70       	andi	r25, 0x00	; 0
     ac2:	89 2b       	or	r24, r25
     ac4:	11 f0       	breq	.+4      	; 0xaca <_Z14serialEventRunv+0x6c>
     ac6:	0e 94 af 04 	call	0x95e	; 0x95e <_Z12serialEvent2v>
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
     aca:	e0 91 3e 05 	lds	r30, 0x053E
     ace:	f0 91 3f 05 	lds	r31, 0x053F
     ad2:	e0 5c       	subi	r30, 0xC0	; 192
     ad4:	ff 4f       	sbci	r31, 0xFF	; 255
     ad6:	81 91       	ld	r24, Z+
     ad8:	91 91       	ld	r25, Z+
     ada:	20 81       	ld	r18, Z
     adc:	31 81       	ldd	r19, Z+1	; 0x01
#endif
#ifdef serialEvent2_implemented
  if (Serial2.available()) serialEvent2();
#endif
#ifdef serialEvent3_implemented
  if (Serial3.available()) serialEvent3();
     ade:	82 1b       	sub	r24, r18
     ae0:	93 0b       	sbc	r25, r19
     ae2:	8f 73       	andi	r24, 0x3F	; 63
     ae4:	90 70       	andi	r25, 0x00	; 0
     ae6:	89 2b       	or	r24, r25
     ae8:	11 f0       	breq	.+4      	; 0xaee <_Z14serialEventRunv+0x90>
     aea:	0e 94 ef 04 	call	0x9de	; 0x9de <_Z12serialEvent3v>
     aee:	08 95       	ret

00000af0 <__vector_26>:
#if defined(UART0_UDRE_vect)
ISR(UART0_UDRE_vect)
#elif defined(UART_UDRE_vect)
ISR(UART_UDRE_vect)
#elif defined(USART0_UDRE_vect)
ISR(USART0_UDRE_vect)
     af0:	1f 92       	push	r1
     af2:	0f 92       	push	r0
     af4:	0f b6       	in	r0, 0x3f	; 63
     af6:	0f 92       	push	r0
     af8:	0b b6       	in	r0, 0x3b	; 59
     afa:	0f 92       	push	r0
     afc:	11 24       	eor	r1, r1
     afe:	2f 93       	push	r18
     b00:	3f 93       	push	r19
     b02:	8f 93       	push	r24
     b04:	9f 93       	push	r25
     b06:	ef 93       	push	r30
     b08:	ff 93       	push	r31
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#endif
{
  if (tx_buffer.head == tx_buffer.tail) {
     b0a:	20 91 30 03 	lds	r18, 0x0330
     b0e:	30 91 31 03 	lds	r19, 0x0331
     b12:	80 91 32 03 	lds	r24, 0x0332
     b16:	90 91 33 03 	lds	r25, 0x0333
     b1a:	28 17       	cp	r18, r24
     b1c:	39 07       	cpc	r19, r25
     b1e:	31 f4       	brne	.+12     	; 0xb2c <__vector_26+0x3c>
	// Buffer empty, so disable interrupts
#if defined(UCSR0B)
    cbi(UCSR0B, UDRIE0);
     b20:	80 91 c1 00 	lds	r24, 0x00C1
     b24:	8f 7d       	andi	r24, 0xDF	; 223
     b26:	80 93 c1 00 	sts	0x00C1, r24
     b2a:	14 c0       	rjmp	.+40     	; 0xb54 <__vector_26+0x64>
    cbi(UCSRB, UDRIE);
#endif
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer.buffer[tx_buffer.tail];
     b2c:	e0 91 32 03 	lds	r30, 0x0332
     b30:	f0 91 33 03 	lds	r31, 0x0333
     b34:	e0 51       	subi	r30, 0x10	; 16
     b36:	fd 4f       	sbci	r31, 0xFD	; 253
     b38:	20 81       	ld	r18, Z
    tx_buffer.tail = (tx_buffer.tail + 1) % SERIAL_BUFFER_SIZE;
     b3a:	80 91 32 03 	lds	r24, 0x0332
     b3e:	90 91 33 03 	lds	r25, 0x0333
     b42:	01 96       	adiw	r24, 0x01	; 1
     b44:	8f 73       	andi	r24, 0x3F	; 63
     b46:	90 70       	andi	r25, 0x00	; 0
     b48:	90 93 33 03 	sts	0x0333, r25
     b4c:	80 93 32 03 	sts	0x0332, r24
	
  #if defined(UDR0)
    UDR0 = c;
     b50:	20 93 c6 00 	sts	0x00C6, r18
    UDR = c;
  #else
    #error UDR not defined
  #endif
  }
}
     b54:	ff 91       	pop	r31
     b56:	ef 91       	pop	r30
     b58:	9f 91       	pop	r25
     b5a:	8f 91       	pop	r24
     b5c:	3f 91       	pop	r19
     b5e:	2f 91       	pop	r18
     b60:	0f 90       	pop	r0
     b62:	0b be       	out	0x3b, r0	; 59
     b64:	0f 90       	pop	r0
     b66:	0f be       	out	0x3f, r0	; 63
     b68:	0f 90       	pop	r0
     b6a:	1f 90       	pop	r1
     b6c:	18 95       	reti

00000b6e <__vector_37>:
#endif
#endif

#ifdef USART1_UDRE_vect
ISR(USART1_UDRE_vect)
     b6e:	1f 92       	push	r1
     b70:	0f 92       	push	r0
     b72:	0f b6       	in	r0, 0x3f	; 63
     b74:	0f 92       	push	r0
     b76:	0b b6       	in	r0, 0x3b	; 59
     b78:	0f 92       	push	r0
     b7a:	11 24       	eor	r1, r1
     b7c:	2f 93       	push	r18
     b7e:	3f 93       	push	r19
     b80:	8f 93       	push	r24
     b82:	9f 93       	push	r25
     b84:	ef 93       	push	r30
     b86:	ff 93       	push	r31
{
  if (tx_buffer1.head == tx_buffer1.tail) {
     b88:	20 91 b8 03 	lds	r18, 0x03B8
     b8c:	30 91 b9 03 	lds	r19, 0x03B9
     b90:	80 91 ba 03 	lds	r24, 0x03BA
     b94:	90 91 bb 03 	lds	r25, 0x03BB
     b98:	28 17       	cp	r18, r24
     b9a:	39 07       	cpc	r19, r25
     b9c:	31 f4       	brne	.+12     	; 0xbaa <__vector_37+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR1B, UDRIE1);
     b9e:	80 91 c9 00 	lds	r24, 0x00C9
     ba2:	8f 7d       	andi	r24, 0xDF	; 223
     ba4:	80 93 c9 00 	sts	0x00C9, r24
     ba8:	14 c0       	rjmp	.+40     	; 0xbd2 <__vector_37+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
     baa:	e0 91 ba 03 	lds	r30, 0x03BA
     bae:	f0 91 bb 03 	lds	r31, 0x03BB
     bb2:	e8 58       	subi	r30, 0x88	; 136
     bb4:	fc 4f       	sbci	r31, 0xFC	; 252
     bb6:	20 81       	ld	r18, Z
    tx_buffer1.tail = (tx_buffer1.tail + 1) % SERIAL_BUFFER_SIZE;
     bb8:	80 91 ba 03 	lds	r24, 0x03BA
     bbc:	90 91 bb 03 	lds	r25, 0x03BB
     bc0:	01 96       	adiw	r24, 0x01	; 1
     bc2:	8f 73       	andi	r24, 0x3F	; 63
     bc4:	90 70       	andi	r25, 0x00	; 0
     bc6:	90 93 bb 03 	sts	0x03BB, r25
     bca:	80 93 ba 03 	sts	0x03BA, r24
	
    UDR1 = c;
     bce:	20 93 ce 00 	sts	0x00CE, r18
  }
}
     bd2:	ff 91       	pop	r31
     bd4:	ef 91       	pop	r30
     bd6:	9f 91       	pop	r25
     bd8:	8f 91       	pop	r24
     bda:	3f 91       	pop	r19
     bdc:	2f 91       	pop	r18
     bde:	0f 90       	pop	r0
     be0:	0b be       	out	0x3b, r0	; 59
     be2:	0f 90       	pop	r0
     be4:	0f be       	out	0x3f, r0	; 63
     be6:	0f 90       	pop	r0
     be8:	1f 90       	pop	r1
     bea:	18 95       	reti

00000bec <__vector_52>:
#endif

#ifdef USART2_UDRE_vect
ISR(USART2_UDRE_vect)
     bec:	1f 92       	push	r1
     bee:	0f 92       	push	r0
     bf0:	0f b6       	in	r0, 0x3f	; 63
     bf2:	0f 92       	push	r0
     bf4:	0b b6       	in	r0, 0x3b	; 59
     bf6:	0f 92       	push	r0
     bf8:	11 24       	eor	r1, r1
     bfa:	2f 93       	push	r18
     bfc:	3f 93       	push	r19
     bfe:	8f 93       	push	r24
     c00:	9f 93       	push	r25
     c02:	ef 93       	push	r30
     c04:	ff 93       	push	r31
{
  if (tx_buffer2.head == tx_buffer2.tail) {
     c06:	20 91 40 04 	lds	r18, 0x0440
     c0a:	30 91 41 04 	lds	r19, 0x0441
     c0e:	80 91 42 04 	lds	r24, 0x0442
     c12:	90 91 43 04 	lds	r25, 0x0443
     c16:	28 17       	cp	r18, r24
     c18:	39 07       	cpc	r19, r25
     c1a:	31 f4       	brne	.+12     	; 0xc28 <__vector_52+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR2B, UDRIE2);
     c1c:	80 91 d1 00 	lds	r24, 0x00D1
     c20:	8f 7d       	andi	r24, 0xDF	; 223
     c22:	80 93 d1 00 	sts	0x00D1, r24
     c26:	14 c0       	rjmp	.+40     	; 0xc50 <__vector_52+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
     c28:	e0 91 42 04 	lds	r30, 0x0442
     c2c:	f0 91 43 04 	lds	r31, 0x0443
     c30:	e0 50       	subi	r30, 0x00	; 0
     c32:	fc 4f       	sbci	r31, 0xFC	; 252
     c34:	20 81       	ld	r18, Z
    tx_buffer2.tail = (tx_buffer2.tail + 1) % SERIAL_BUFFER_SIZE;
     c36:	80 91 42 04 	lds	r24, 0x0442
     c3a:	90 91 43 04 	lds	r25, 0x0443
     c3e:	01 96       	adiw	r24, 0x01	; 1
     c40:	8f 73       	andi	r24, 0x3F	; 63
     c42:	90 70       	andi	r25, 0x00	; 0
     c44:	90 93 43 04 	sts	0x0443, r25
     c48:	80 93 42 04 	sts	0x0442, r24
	
    UDR2 = c;
     c4c:	20 93 d6 00 	sts	0x00D6, r18
  }
}
     c50:	ff 91       	pop	r31
     c52:	ef 91       	pop	r30
     c54:	9f 91       	pop	r25
     c56:	8f 91       	pop	r24
     c58:	3f 91       	pop	r19
     c5a:	2f 91       	pop	r18
     c5c:	0f 90       	pop	r0
     c5e:	0b be       	out	0x3b, r0	; 59
     c60:	0f 90       	pop	r0
     c62:	0f be       	out	0x3f, r0	; 63
     c64:	0f 90       	pop	r0
     c66:	1f 90       	pop	r1
     c68:	18 95       	reti

00000c6a <__vector_55>:
#endif

#ifdef USART3_UDRE_vect
ISR(USART3_UDRE_vect)
     c6a:	1f 92       	push	r1
     c6c:	0f 92       	push	r0
     c6e:	0f b6       	in	r0, 0x3f	; 63
     c70:	0f 92       	push	r0
     c72:	0b b6       	in	r0, 0x3b	; 59
     c74:	0f 92       	push	r0
     c76:	11 24       	eor	r1, r1
     c78:	2f 93       	push	r18
     c7a:	3f 93       	push	r19
     c7c:	8f 93       	push	r24
     c7e:	9f 93       	push	r25
     c80:	ef 93       	push	r30
     c82:	ff 93       	push	r31
{
  if (tx_buffer3.head == tx_buffer3.tail) {
     c84:	20 91 c8 04 	lds	r18, 0x04C8
     c88:	30 91 c9 04 	lds	r19, 0x04C9
     c8c:	80 91 ca 04 	lds	r24, 0x04CA
     c90:	90 91 cb 04 	lds	r25, 0x04CB
     c94:	28 17       	cp	r18, r24
     c96:	39 07       	cpc	r19, r25
     c98:	31 f4       	brne	.+12     	; 0xca6 <__vector_55+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR3B, UDRIE3);
     c9a:	80 91 31 01 	lds	r24, 0x0131
     c9e:	8f 7d       	andi	r24, 0xDF	; 223
     ca0:	80 93 31 01 	sts	0x0131, r24
     ca4:	14 c0       	rjmp	.+40     	; 0xcce <__vector_55+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer3.buffer[tx_buffer3.tail];
     ca6:	e0 91 ca 04 	lds	r30, 0x04CA
     caa:	f0 91 cb 04 	lds	r31, 0x04CB
     cae:	e8 57       	subi	r30, 0x78	; 120
     cb0:	fb 4f       	sbci	r31, 0xFB	; 251
     cb2:	20 81       	ld	r18, Z
    tx_buffer3.tail = (tx_buffer3.tail + 1) % SERIAL_BUFFER_SIZE;
     cb4:	80 91 ca 04 	lds	r24, 0x04CA
     cb8:	90 91 cb 04 	lds	r25, 0x04CB
     cbc:	01 96       	adiw	r24, 0x01	; 1
     cbe:	8f 73       	andi	r24, 0x3F	; 63
     cc0:	90 70       	andi	r25, 0x00	; 0
     cc2:	90 93 cb 04 	sts	0x04CB, r25
     cc6:	80 93 ca 04 	sts	0x04CA, r24
	
    UDR3 = c;
     cca:	20 93 36 01 	sts	0x0136, r18
  }
}
     cce:	ff 91       	pop	r31
     cd0:	ef 91       	pop	r30
     cd2:	9f 91       	pop	r25
     cd4:	8f 91       	pop	r24
     cd6:	3f 91       	pop	r19
     cd8:	2f 91       	pop	r18
     cda:	0f 90       	pop	r0
     cdc:	0b be       	out	0x3b, r0	; 59
     cde:	0f 90       	pop	r0
     ce0:	0f be       	out	0x3f, r0	; 63
     ce2:	0f 90       	pop	r0
     ce4:	1f 90       	pop	r1
     ce6:	18 95       	reti

00000ce8 <_ZN14HardwareSerial5beginEm>:
  _u2x = u2x;
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud)
     ce8:	af 92       	push	r10
     cea:	bf 92       	push	r11
     cec:	df 92       	push	r13
     cee:	ef 92       	push	r14
     cf0:	ff 92       	push	r15
     cf2:	0f 93       	push	r16
     cf4:	1f 93       	push	r17
     cf6:	cf 93       	push	r28
     cf8:	df 93       	push	r29
     cfa:	ec 01       	movw	r28, r24
     cfc:	7a 01       	movw	r14, r20
     cfe:	8b 01       	movw	r16, r22
     d00:	dd 24       	eor	r13, r13
     d02:	40 30       	cpi	r20, 0x00	; 0
     d04:	81 ee       	ldi	r24, 0xE1	; 225
     d06:	58 07       	cpc	r21, r24
     d08:	80 e0       	ldi	r24, 0x00	; 0
     d0a:	68 07       	cpc	r22, r24
     d0c:	80 e0       	ldi	r24, 0x00	; 0
     d0e:	78 07       	cpc	r23, r24
     d10:	11 f0       	breq	.+4      	; 0xd16 <_ZN14HardwareSerial5beginEm+0x2e>
     d12:	dd 24       	eor	r13, r13
     d14:	d3 94       	inc	r13
#endif

try_again:
  
  if (use_u2x) {
    *_ucsra = 1 << _u2x;
     d16:	91 e0       	ldi	r25, 0x01	; 1
     d18:	a9 2e       	mov	r10, r25
     d1a:	b1 2c       	mov	r11, r1
     d1c:	ec 89       	ldd	r30, Y+20	; 0x14
     d1e:	fd 89       	ldd	r31, Y+21	; 0x15
  }
#endif

try_again:
  
  if (use_u2x) {
     d20:	dd 20       	and	r13, r13
     d22:	69 f0       	breq	.+26     	; 0xd3e <_ZN14HardwareSerial5beginEm+0x56>
    *_ucsra = 1 << _u2x;
     d24:	c5 01       	movw	r24, r10
     d26:	08 a0       	ldd	r0, Y+32	; 0x20
     d28:	02 c0       	rjmp	.+4      	; 0xd2e <_ZN14HardwareSerial5beginEm+0x46>
     d2a:	88 0f       	add	r24, r24
     d2c:	99 1f       	adc	r25, r25
     d2e:	0a 94       	dec	r0
     d30:	e2 f7       	brpl	.-8      	; 0xd2a <_ZN14HardwareSerial5beginEm+0x42>
     d32:	80 83       	st	Z, r24
    baud_setting = (F_CPU / 4 / baud - 1) / 2;
     d34:	60 e0       	ldi	r22, 0x00	; 0
     d36:	79 e0       	ldi	r23, 0x09	; 9
     d38:	8d e3       	ldi	r24, 0x3D	; 61
     d3a:	90 e0       	ldi	r25, 0x00	; 0
     d3c:	05 c0       	rjmp	.+10     	; 0xd48 <_ZN14HardwareSerial5beginEm+0x60>
  } else {
    *_ucsra = 0;
     d3e:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
     d40:	60 e8       	ldi	r22, 0x80	; 128
     d42:	74 e8       	ldi	r23, 0x84	; 132
     d44:	8e e1       	ldi	r24, 0x1E	; 30
     d46:	90 e0       	ldi	r25, 0x00	; 0
     d48:	a8 01       	movw	r20, r16
     d4a:	97 01       	movw	r18, r14
     d4c:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
     d50:	21 50       	subi	r18, 0x01	; 1
     d52:	30 40       	sbci	r19, 0x00	; 0
     d54:	40 40       	sbci	r20, 0x00	; 0
     d56:	50 40       	sbci	r21, 0x00	; 0
     d58:	56 95       	lsr	r21
     d5a:	47 95       	ror	r20
     d5c:	37 95       	ror	r19
     d5e:	27 95       	ror	r18
  }
  
  if ((baud_setting > 4095) && use_u2x)
     d60:	80 e1       	ldi	r24, 0x10	; 16
     d62:	20 30       	cpi	r18, 0x00	; 0
     d64:	38 07       	cpc	r19, r24
     d66:	20 f0       	brcs	.+8      	; 0xd70 <_ZN14HardwareSerial5beginEm+0x88>
     d68:	dd 20       	and	r13, r13
     d6a:	11 f0       	breq	.+4      	; 0xd70 <_ZN14HardwareSerial5beginEm+0x88>
     d6c:	dd 24       	eor	r13, r13
     d6e:	d6 cf       	rjmp	.-84     	; 0xd1c <_ZN14HardwareSerial5beginEm+0x34>
    use_u2x = false;
    goto try_again;
  }

  // assign the baud_setting, a.k.a. ubbr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
     d70:	e8 89       	ldd	r30, Y+16	; 0x10
     d72:	f9 89       	ldd	r31, Y+17	; 0x11
     d74:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
     d76:	ea 89       	ldd	r30, Y+18	; 0x12
     d78:	fb 89       	ldd	r31, Y+19	; 0x13
     d7a:	20 83       	st	Z, r18

  transmitting = false;
     d7c:	19 a2       	std	Y+33, r1	; 0x21

  sbi(*_ucsrb, _rxen);
     d7e:	ee 89       	ldd	r30, Y+22	; 0x16
     d80:	ff 89       	ldd	r31, Y+23	; 0x17
     d82:	40 81       	ld	r20, Z
     d84:	21 e0       	ldi	r18, 0x01	; 1
     d86:	30 e0       	ldi	r19, 0x00	; 0
     d88:	c9 01       	movw	r24, r18
     d8a:	0c 8c       	ldd	r0, Y+28	; 0x1c
     d8c:	02 c0       	rjmp	.+4      	; 0xd92 <_ZN14HardwareSerial5beginEm+0xaa>
     d8e:	88 0f       	add	r24, r24
     d90:	99 1f       	adc	r25, r25
     d92:	0a 94       	dec	r0
     d94:	e2 f7       	brpl	.-8      	; 0xd8e <_ZN14HardwareSerial5beginEm+0xa6>
     d96:	48 2b       	or	r20, r24
     d98:	40 83       	st	Z, r20
  sbi(*_ucsrb, _txen);
     d9a:	ee 89       	ldd	r30, Y+22	; 0x16
     d9c:	ff 89       	ldd	r31, Y+23	; 0x17
     d9e:	40 81       	ld	r20, Z
     da0:	c9 01       	movw	r24, r18
     da2:	0d 8c       	ldd	r0, Y+29	; 0x1d
     da4:	02 c0       	rjmp	.+4      	; 0xdaa <_ZN14HardwareSerial5beginEm+0xc2>
     da6:	88 0f       	add	r24, r24
     da8:	99 1f       	adc	r25, r25
     daa:	0a 94       	dec	r0
     dac:	e2 f7       	brpl	.-8      	; 0xda6 <_ZN14HardwareSerial5beginEm+0xbe>
     dae:	48 2b       	or	r20, r24
     db0:	40 83       	st	Z, r20
  sbi(*_ucsrb, _rxcie);
     db2:	ee 89       	ldd	r30, Y+22	; 0x16
     db4:	ff 89       	ldd	r31, Y+23	; 0x17
     db6:	40 81       	ld	r20, Z
     db8:	c9 01       	movw	r24, r18
     dba:	0e 8c       	ldd	r0, Y+30	; 0x1e
     dbc:	02 c0       	rjmp	.+4      	; 0xdc2 <_ZN14HardwareSerial5beginEm+0xda>
     dbe:	88 0f       	add	r24, r24
     dc0:	99 1f       	adc	r25, r25
     dc2:	0a 94       	dec	r0
     dc4:	e2 f7       	brpl	.-8      	; 0xdbe <_ZN14HardwareSerial5beginEm+0xd6>
     dc6:	48 2b       	or	r20, r24
     dc8:	40 83       	st	Z, r20
  cbi(*_ucsrb, _udrie);
     dca:	ee 89       	ldd	r30, Y+22	; 0x16
     dcc:	ff 89       	ldd	r31, Y+23	; 0x17
     dce:	80 81       	ld	r24, Z
     dd0:	0f 8c       	ldd	r0, Y+31	; 0x1f
     dd2:	02 c0       	rjmp	.+4      	; 0xdd8 <_ZN14HardwareSerial5beginEm+0xf0>
     dd4:	22 0f       	add	r18, r18
     dd6:	33 1f       	adc	r19, r19
     dd8:	0a 94       	dec	r0
     dda:	e2 f7       	brpl	.-8      	; 0xdd4 <_ZN14HardwareSerial5beginEm+0xec>
     ddc:	20 95       	com	r18
     dde:	28 23       	and	r18, r24
     de0:	20 83       	st	Z, r18
}
     de2:	df 91       	pop	r29
     de4:	cf 91       	pop	r28
     de6:	1f 91       	pop	r17
     de8:	0f 91       	pop	r16
     dea:	ff 90       	pop	r15
     dec:	ef 90       	pop	r14
     dee:	df 90       	pop	r13
     df0:	bf 90       	pop	r11
     df2:	af 90       	pop	r10
     df4:	08 95       	ret

00000df6 <_ZN14HardwareSerial9availableEv>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
     df6:	dc 01       	movw	r26, r24
     df8:	1c 96       	adiw	r26, 0x0c	; 12
     dfa:	ed 91       	ld	r30, X+
     dfc:	fc 91       	ld	r31, X
     dfe:	1d 97       	sbiw	r26, 0x0d	; 13
     e00:	e0 5c       	subi	r30, 0xC0	; 192
     e02:	ff 4f       	sbci	r31, 0xFF	; 255
     e04:	21 91       	ld	r18, Z+
     e06:	31 91       	ld	r19, Z+
     e08:	80 81       	ld	r24, Z
     e0a:	91 81       	ldd	r25, Z+1	; 0x01
     e0c:	28 1b       	sub	r18, r24
     e0e:	39 0b       	sbc	r19, r25
     e10:	2f 73       	andi	r18, 0x3F	; 63
     e12:	30 70       	andi	r19, 0x00	; 0
}
     e14:	c9 01       	movw	r24, r18
     e16:	08 95       	ret

00000e18 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
  if (_rx_buffer->head == _rx_buffer->tail) {
     e18:	dc 01       	movw	r26, r24
     e1a:	1c 96       	adiw	r26, 0x0c	; 12
     e1c:	ed 91       	ld	r30, X+
     e1e:	fc 91       	ld	r31, X
     e20:	1d 97       	sbiw	r26, 0x0d	; 13
     e22:	e0 5c       	subi	r30, 0xC0	; 192
     e24:	ff 4f       	sbci	r31, 0xFF	; 255
     e26:	20 81       	ld	r18, Z
     e28:	31 81       	ldd	r19, Z+1	; 0x01
     e2a:	e0 54       	subi	r30, 0x40	; 64
     e2c:	f0 40       	sbci	r31, 0x00	; 0
     e2e:	df 01       	movw	r26, r30
     e30:	ae 5b       	subi	r26, 0xBE	; 190
     e32:	bf 4f       	sbci	r27, 0xFF	; 255
     e34:	8d 91       	ld	r24, X+
     e36:	9c 91       	ld	r25, X
     e38:	11 97       	sbiw	r26, 0x01	; 1
     e3a:	28 17       	cp	r18, r24
     e3c:	39 07       	cpc	r19, r25
     e3e:	19 f4       	brne	.+6      	; 0xe46 <_ZN14HardwareSerial4peekEv+0x2e>
     e40:	2f ef       	ldi	r18, 0xFF	; 255
     e42:	3f ef       	ldi	r19, 0xFF	; 255
     e44:	07 c0       	rjmp	.+14     	; 0xe54 <_ZN14HardwareSerial4peekEv+0x3c>
    return -1;
  } else {
    return _rx_buffer->buffer[_rx_buffer->tail];
     e46:	8d 91       	ld	r24, X+
     e48:	9c 91       	ld	r25, X
     e4a:	e8 0f       	add	r30, r24
     e4c:	f9 1f       	adc	r31, r25
     e4e:	80 81       	ld	r24, Z
     e50:	28 2f       	mov	r18, r24
     e52:	30 e0       	ldi	r19, 0x00	; 0
  }
}
     e54:	c9 01       	movw	r24, r18
     e56:	08 95       	ret

00000e58 <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer->head == _rx_buffer->tail) {
     e58:	dc 01       	movw	r26, r24
     e5a:	1c 96       	adiw	r26, 0x0c	; 12
     e5c:	ed 91       	ld	r30, X+
     e5e:	fc 91       	ld	r31, X
     e60:	1d 97       	sbiw	r26, 0x0d	; 13
     e62:	e0 5c       	subi	r30, 0xC0	; 192
     e64:	ff 4f       	sbci	r31, 0xFF	; 255
     e66:	20 81       	ld	r18, Z
     e68:	31 81       	ldd	r19, Z+1	; 0x01
     e6a:	e0 54       	subi	r30, 0x40	; 64
     e6c:	f0 40       	sbci	r31, 0x00	; 0
     e6e:	df 01       	movw	r26, r30
     e70:	ae 5b       	subi	r26, 0xBE	; 190
     e72:	bf 4f       	sbci	r27, 0xFF	; 255
     e74:	8d 91       	ld	r24, X+
     e76:	9c 91       	ld	r25, X
     e78:	11 97       	sbiw	r26, 0x01	; 1
     e7a:	28 17       	cp	r18, r24
     e7c:	39 07       	cpc	r19, r25
     e7e:	19 f4       	brne	.+6      	; 0xe86 <_ZN14HardwareSerial4readEv+0x2e>
     e80:	2f ef       	ldi	r18, 0xFF	; 255
     e82:	3f ef       	ldi	r19, 0xFF	; 255
     e84:	10 c0       	rjmp	.+32     	; 0xea6 <_ZN14HardwareSerial4readEv+0x4e>
    return -1;
  } else {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
     e86:	8d 91       	ld	r24, X+
     e88:	9c 91       	ld	r25, X
     e8a:	11 97       	sbiw	r26, 0x01	; 1
     e8c:	e8 0f       	add	r30, r24
     e8e:	f9 1f       	adc	r31, r25
     e90:	20 81       	ld	r18, Z
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % SERIAL_BUFFER_SIZE;
     e92:	8d 91       	ld	r24, X+
     e94:	9c 91       	ld	r25, X
     e96:	11 97       	sbiw	r26, 0x01	; 1
     e98:	01 96       	adiw	r24, 0x01	; 1
     e9a:	8f 73       	andi	r24, 0x3F	; 63
     e9c:	90 70       	andi	r25, 0x00	; 0
     e9e:	11 96       	adiw	r26, 0x01	; 1
     ea0:	9c 93       	st	X, r25
     ea2:	8e 93       	st	-X, r24
    return c;
     ea4:	30 e0       	ldi	r19, 0x00	; 0
  }
}
     ea6:	c9 01       	movw	r24, r18
     ea8:	08 95       	ret

00000eaa <_ZN14HardwareSerial5flushEv>:

void HardwareSerial::flush()
     eaa:	dc 01       	movw	r26, r24
{
  // UDR is kept full while the buffer is not empty, so TXC triggers when EMPTY && SENT
  while (transmitting && ! (*_ucsra & _BV(TXC0)));
     eac:	91 96       	adiw	r26, 0x21	; 33
     eae:	8c 91       	ld	r24, X
     eb0:	91 97       	sbiw	r26, 0x21	; 33
     eb2:	88 23       	and	r24, r24
     eb4:	39 f0       	breq	.+14     	; 0xec4 <_ZN14HardwareSerial5flushEv+0x1a>
     eb6:	54 96       	adiw	r26, 0x14	; 20
     eb8:	ed 91       	ld	r30, X+
     eba:	fc 91       	ld	r31, X
     ebc:	55 97       	sbiw	r26, 0x15	; 21
     ebe:	80 81       	ld	r24, Z
     ec0:	86 ff       	sbrs	r24, 6
     ec2:	f9 cf       	rjmp	.-14     	; 0xeb6 <_ZN14HardwareSerial5flushEv+0xc>
  transmitting = false;
     ec4:	91 96       	adiw	r26, 0x21	; 33
     ec6:	1c 92       	st	X, r1
}
     ec8:	08 95       	ret

00000eca <_ZN14HardwareSerial5writeEh>:

size_t HardwareSerial::write(uint8_t c)
     eca:	cf 93       	push	r28
     ecc:	df 93       	push	r29
     ece:	ec 01       	movw	r28, r24
{
  int i = (_tx_buffer->head + 1) % SERIAL_BUFFER_SIZE;
     ed0:	ee 85       	ldd	r30, Y+14	; 0x0e
     ed2:	ff 85       	ldd	r31, Y+15	; 0x0f
     ed4:	e0 5c       	subi	r30, 0xC0	; 192
     ed6:	ff 4f       	sbci	r31, 0xFF	; 255
     ed8:	20 81       	ld	r18, Z
     eda:	31 81       	ldd	r19, Z+1	; 0x01
     edc:	e0 54       	subi	r30, 0x40	; 64
     ede:	f0 40       	sbci	r31, 0x00	; 0
     ee0:	2f 5f       	subi	r18, 0xFF	; 255
     ee2:	3f 4f       	sbci	r19, 0xFF	; 255
     ee4:	2f 73       	andi	r18, 0x3F	; 63
     ee6:	30 70       	andi	r19, 0x00	; 0
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  // ???: return 0 here instead?
  while (i == _tx_buffer->tail)
     ee8:	df 01       	movw	r26, r30
     eea:	ae 5b       	subi	r26, 0xBE	; 190
     eec:	bf 4f       	sbci	r27, 0xFF	; 255
     eee:	8d 91       	ld	r24, X+
     ef0:	9c 91       	ld	r25, X
     ef2:	11 97       	sbiw	r26, 0x01	; 1
     ef4:	28 17       	cp	r18, r24
     ef6:	39 07       	cpc	r19, r25
     ef8:	d1 f3       	breq	.-12     	; 0xeee <_ZN14HardwareSerial5writeEh+0x24>
    ;
	
  _tx_buffer->buffer[_tx_buffer->head] = c;
     efa:	e0 5c       	subi	r30, 0xC0	; 192
     efc:	ff 4f       	sbci	r31, 0xFF	; 255
     efe:	80 81       	ld	r24, Z
     f00:	91 81       	ldd	r25, Z+1	; 0x01
     f02:	e0 54       	subi	r30, 0x40	; 64
     f04:	f0 40       	sbci	r31, 0x00	; 0
     f06:	e8 0f       	add	r30, r24
     f08:	f9 1f       	adc	r31, r25
     f0a:	60 83       	st	Z, r22
  _tx_buffer->head = i;
     f0c:	ee 85       	ldd	r30, Y+14	; 0x0e
     f0e:	ff 85       	ldd	r31, Y+15	; 0x0f
     f10:	e0 5c       	subi	r30, 0xC0	; 192
     f12:	ff 4f       	sbci	r31, 0xFF	; 255
     f14:	31 83       	std	Z+1, r19	; 0x01
     f16:	20 83       	st	Z, r18
	
  sbi(*_ucsrb, _udrie);
     f18:	ee 89       	ldd	r30, Y+22	; 0x16
     f1a:	ff 89       	ldd	r31, Y+23	; 0x17
     f1c:	20 81       	ld	r18, Z
     f1e:	81 e0       	ldi	r24, 0x01	; 1
     f20:	90 e0       	ldi	r25, 0x00	; 0
     f22:	0f 8c       	ldd	r0, Y+31	; 0x1f
     f24:	02 c0       	rjmp	.+4      	; 0xf2a <_ZN14HardwareSerial5writeEh+0x60>
     f26:	88 0f       	add	r24, r24
     f28:	99 1f       	adc	r25, r25
     f2a:	0a 94       	dec	r0
     f2c:	e2 f7       	brpl	.-8      	; 0xf26 <_ZN14HardwareSerial5writeEh+0x5c>
     f2e:	28 2b       	or	r18, r24
     f30:	20 83       	st	Z, r18
  // clear the TXC bit -- "can be cleared by writing a one to its bit location"
  transmitting = true;
     f32:	81 e0       	ldi	r24, 0x01	; 1
     f34:	89 a3       	std	Y+33, r24	; 0x21
  sbi(*_ucsra, TXC0);
     f36:	ec 89       	ldd	r30, Y+20	; 0x14
     f38:	fd 89       	ldd	r31, Y+21	; 0x15
     f3a:	80 81       	ld	r24, Z
     f3c:	80 64       	ori	r24, 0x40	; 64
     f3e:	80 83       	st	Z, r24
  
  return 1;
}
     f40:	81 e0       	ldi	r24, 0x01	; 1
     f42:	90 e0       	ldi	r25, 0x00	; 0
     f44:	df 91       	pop	r29
     f46:	cf 91       	pop	r28
     f48:	08 95       	ret

00000f4a <_GLOBAL__I_rx_buffer>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UCSR2C, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UCSR3C, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
     f4a:	1f 93       	push	r17
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     f4c:	10 92 cf 04 	sts	0x04CF, r1
     f50:	10 92 ce 04 	sts	0x04CE, r1
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
     f54:	28 ee       	ldi	r18, 0xE8	; 232
     f56:	33 e0       	ldi	r19, 0x03	; 3
     f58:	40 e0       	ldi	r20, 0x00	; 0
     f5a:	50 e0       	ldi	r21, 0x00	; 0
     f5c:	20 93 d0 04 	sts	0x04D0, r18
     f60:	30 93 d1 04 	sts	0x04D1, r19
     f64:	40 93 d2 04 	sts	0x04D2, r20
     f68:	50 93 d3 04 	sts	0x04D3, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
     f6c:	6a e4       	ldi	r22, 0x4A	; 74
     f6e:	72 e0       	ldi	r23, 0x02	; 2
     f70:	70 93 cd 04 	sts	0x04CD, r23
     f74:	60 93 cc 04 	sts	0x04CC, r22
{
  _rx_buffer = rx_buffer;
     f78:	8c ea       	ldi	r24, 0xAC	; 172
     f7a:	92 e0       	ldi	r25, 0x02	; 2
     f7c:	90 93 d9 04 	sts	0x04D9, r25
     f80:	80 93 d8 04 	sts	0x04D8, r24
  _tx_buffer = tx_buffer;
     f84:	80 ef       	ldi	r24, 0xF0	; 240
     f86:	92 e0       	ldi	r25, 0x02	; 2
     f88:	90 93 db 04 	sts	0x04DB, r25
     f8c:	80 93 da 04 	sts	0x04DA, r24
  _ubrrh = ubrrh;
     f90:	85 ec       	ldi	r24, 0xC5	; 197
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	90 93 dd 04 	sts	0x04DD, r25
     f98:	80 93 dc 04 	sts	0x04DC, r24
  _ubrrl = ubrrl;
     f9c:	84 ec       	ldi	r24, 0xC4	; 196
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	90 93 df 04 	sts	0x04DF, r25
     fa4:	80 93 de 04 	sts	0x04DE, r24
  _ucsra = ucsra;
     fa8:	80 ec       	ldi	r24, 0xC0	; 192
     faa:	90 e0       	ldi	r25, 0x00	; 0
     fac:	90 93 e1 04 	sts	0x04E1, r25
     fb0:	80 93 e0 04 	sts	0x04E0, r24
  _ucsrb = ucsrb;
     fb4:	81 ec       	ldi	r24, 0xC1	; 193
     fb6:	90 e0       	ldi	r25, 0x00	; 0
     fb8:	90 93 e3 04 	sts	0x04E3, r25
     fbc:	80 93 e2 04 	sts	0x04E2, r24
  _ucsrc = ucsrc;
     fc0:	82 ec       	ldi	r24, 0xC2	; 194
     fc2:	90 e0       	ldi	r25, 0x00	; 0
     fc4:	90 93 e5 04 	sts	0x04E5, r25
     fc8:	80 93 e4 04 	sts	0x04E4, r24
  _udr = udr;
     fcc:	86 ec       	ldi	r24, 0xC6	; 198
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	90 93 e7 04 	sts	0x04E7, r25
     fd4:	80 93 e6 04 	sts	0x04E6, r24
  _rxen = rxen;
     fd8:	14 e0       	ldi	r17, 0x04	; 4
     fda:	10 93 e8 04 	sts	0x04E8, r17
  _txen = txen;
     fde:	b3 e0       	ldi	r27, 0x03	; 3
     fe0:	b0 93 e9 04 	sts	0x04E9, r27
  _rxcie = rxcie;
     fe4:	a7 e0       	ldi	r26, 0x07	; 7
     fe6:	a0 93 ea 04 	sts	0x04EA, r26
  _udrie = udrie;
     fea:	f5 e0       	ldi	r31, 0x05	; 5
     fec:	f0 93 eb 04 	sts	0x04EB, r31
  _u2x = u2x;
     ff0:	e1 e0       	ldi	r30, 0x01	; 1
     ff2:	e0 93 ec 04 	sts	0x04EC, r30
     ff6:	10 92 f1 04 	sts	0x04F1, r1
     ffa:	10 92 f0 04 	sts	0x04F0, r1
     ffe:	20 93 f2 04 	sts	0x04F2, r18
    1002:	30 93 f3 04 	sts	0x04F3, r19
    1006:	40 93 f4 04 	sts	0x04F4, r20
    100a:	50 93 f5 04 	sts	0x04F5, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    100e:	70 93 ef 04 	sts	0x04EF, r23
    1012:	60 93 ee 04 	sts	0x04EE, r22
{
  _rx_buffer = rx_buffer;
    1016:	84 e3       	ldi	r24, 0x34	; 52
    1018:	93 e0       	ldi	r25, 0x03	; 3
    101a:	90 93 fb 04 	sts	0x04FB, r25
    101e:	80 93 fa 04 	sts	0x04FA, r24
  _tx_buffer = tx_buffer;
    1022:	88 e7       	ldi	r24, 0x78	; 120
    1024:	93 e0       	ldi	r25, 0x03	; 3
    1026:	90 93 fd 04 	sts	0x04FD, r25
    102a:	80 93 fc 04 	sts	0x04FC, r24
  _ubrrh = ubrrh;
    102e:	8d ec       	ldi	r24, 0xCD	; 205
    1030:	90 e0       	ldi	r25, 0x00	; 0
    1032:	90 93 ff 04 	sts	0x04FF, r25
    1036:	80 93 fe 04 	sts	0x04FE, r24
  _ubrrl = ubrrl;
    103a:	8c ec       	ldi	r24, 0xCC	; 204
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	90 93 01 05 	sts	0x0501, r25
    1042:	80 93 00 05 	sts	0x0500, r24
  _ucsra = ucsra;
    1046:	88 ec       	ldi	r24, 0xC8	; 200
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	90 93 03 05 	sts	0x0503, r25
    104e:	80 93 02 05 	sts	0x0502, r24
  _ucsrb = ucsrb;
    1052:	89 ec       	ldi	r24, 0xC9	; 201
    1054:	90 e0       	ldi	r25, 0x00	; 0
    1056:	90 93 05 05 	sts	0x0505, r25
    105a:	80 93 04 05 	sts	0x0504, r24
  _ucsrc = ucsrc;
    105e:	8a ec       	ldi	r24, 0xCA	; 202
    1060:	90 e0       	ldi	r25, 0x00	; 0
    1062:	90 93 07 05 	sts	0x0507, r25
    1066:	80 93 06 05 	sts	0x0506, r24
  _udr = udr;
    106a:	8e ec       	ldi	r24, 0xCE	; 206
    106c:	90 e0       	ldi	r25, 0x00	; 0
    106e:	90 93 09 05 	sts	0x0509, r25
    1072:	80 93 08 05 	sts	0x0508, r24
  _rxen = rxen;
    1076:	10 93 0a 05 	sts	0x050A, r17
  _txen = txen;
    107a:	b0 93 0b 05 	sts	0x050B, r27
  _rxcie = rxcie;
    107e:	a0 93 0c 05 	sts	0x050C, r26
  _udrie = udrie;
    1082:	f0 93 0d 05 	sts	0x050D, r31
  _u2x = u2x;
    1086:	e0 93 0e 05 	sts	0x050E, r30
    108a:	10 92 13 05 	sts	0x0513, r1
    108e:	10 92 12 05 	sts	0x0512, r1
    1092:	20 93 14 05 	sts	0x0514, r18
    1096:	30 93 15 05 	sts	0x0515, r19
    109a:	40 93 16 05 	sts	0x0516, r20
    109e:	50 93 17 05 	sts	0x0517, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    10a2:	70 93 11 05 	sts	0x0511, r23
    10a6:	60 93 10 05 	sts	0x0510, r22
{
  _rx_buffer = rx_buffer;
    10aa:	8c eb       	ldi	r24, 0xBC	; 188
    10ac:	93 e0       	ldi	r25, 0x03	; 3
    10ae:	90 93 1d 05 	sts	0x051D, r25
    10b2:	80 93 1c 05 	sts	0x051C, r24
  _tx_buffer = tx_buffer;
    10b6:	80 e0       	ldi	r24, 0x00	; 0
    10b8:	94 e0       	ldi	r25, 0x04	; 4
    10ba:	90 93 1f 05 	sts	0x051F, r25
    10be:	80 93 1e 05 	sts	0x051E, r24
  _ubrrh = ubrrh;
    10c2:	85 ed       	ldi	r24, 0xD5	; 213
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	90 93 21 05 	sts	0x0521, r25
    10ca:	80 93 20 05 	sts	0x0520, r24
  _ubrrl = ubrrl;
    10ce:	84 ed       	ldi	r24, 0xD4	; 212
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	90 93 23 05 	sts	0x0523, r25
    10d6:	80 93 22 05 	sts	0x0522, r24
  _ucsra = ucsra;
    10da:	80 ed       	ldi	r24, 0xD0	; 208
    10dc:	90 e0       	ldi	r25, 0x00	; 0
    10de:	90 93 25 05 	sts	0x0525, r25
    10e2:	80 93 24 05 	sts	0x0524, r24
  _ucsrb = ucsrb;
    10e6:	81 ed       	ldi	r24, 0xD1	; 209
    10e8:	90 e0       	ldi	r25, 0x00	; 0
    10ea:	90 93 27 05 	sts	0x0527, r25
    10ee:	80 93 26 05 	sts	0x0526, r24
  _ucsrc = ucsrc;
    10f2:	82 ed       	ldi	r24, 0xD2	; 210
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	90 93 29 05 	sts	0x0529, r25
    10fa:	80 93 28 05 	sts	0x0528, r24
  _udr = udr;
    10fe:	86 ed       	ldi	r24, 0xD6	; 214
    1100:	90 e0       	ldi	r25, 0x00	; 0
    1102:	90 93 2b 05 	sts	0x052B, r25
    1106:	80 93 2a 05 	sts	0x052A, r24
  _rxen = rxen;
    110a:	10 93 2c 05 	sts	0x052C, r17
  _txen = txen;
    110e:	b0 93 2d 05 	sts	0x052D, r27
  _rxcie = rxcie;
    1112:	a0 93 2e 05 	sts	0x052E, r26
  _udrie = udrie;
    1116:	f0 93 2f 05 	sts	0x052F, r31
  _u2x = u2x;
    111a:	e0 93 30 05 	sts	0x0530, r30
    111e:	10 92 35 05 	sts	0x0535, r1
    1122:	10 92 34 05 	sts	0x0534, r1
    1126:	20 93 36 05 	sts	0x0536, r18
    112a:	30 93 37 05 	sts	0x0537, r19
    112e:	40 93 38 05 	sts	0x0538, r20
    1132:	50 93 39 05 	sts	0x0539, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    1136:	70 93 33 05 	sts	0x0533, r23
    113a:	60 93 32 05 	sts	0x0532, r22
{
  _rx_buffer = rx_buffer;
    113e:	84 e4       	ldi	r24, 0x44	; 68
    1140:	94 e0       	ldi	r25, 0x04	; 4
    1142:	90 93 3f 05 	sts	0x053F, r25
    1146:	80 93 3e 05 	sts	0x053E, r24
  _tx_buffer = tx_buffer;
    114a:	88 e8       	ldi	r24, 0x88	; 136
    114c:	94 e0       	ldi	r25, 0x04	; 4
    114e:	90 93 41 05 	sts	0x0541, r25
    1152:	80 93 40 05 	sts	0x0540, r24
  _ubrrh = ubrrh;
    1156:	85 e3       	ldi	r24, 0x35	; 53
    1158:	91 e0       	ldi	r25, 0x01	; 1
    115a:	90 93 43 05 	sts	0x0543, r25
    115e:	80 93 42 05 	sts	0x0542, r24
  _ubrrl = ubrrl;
    1162:	84 e3       	ldi	r24, 0x34	; 52
    1164:	91 e0       	ldi	r25, 0x01	; 1
    1166:	90 93 45 05 	sts	0x0545, r25
    116a:	80 93 44 05 	sts	0x0544, r24
  _ucsra = ucsra;
    116e:	80 e3       	ldi	r24, 0x30	; 48
    1170:	91 e0       	ldi	r25, 0x01	; 1
    1172:	90 93 47 05 	sts	0x0547, r25
    1176:	80 93 46 05 	sts	0x0546, r24
  _ucsrb = ucsrb;
    117a:	81 e3       	ldi	r24, 0x31	; 49
    117c:	91 e0       	ldi	r25, 0x01	; 1
    117e:	90 93 49 05 	sts	0x0549, r25
    1182:	80 93 48 05 	sts	0x0548, r24
  _ucsrc = ucsrc;
    1186:	82 e3       	ldi	r24, 0x32	; 50
    1188:	91 e0       	ldi	r25, 0x01	; 1
    118a:	90 93 4b 05 	sts	0x054B, r25
    118e:	80 93 4a 05 	sts	0x054A, r24
  _udr = udr;
    1192:	86 e3       	ldi	r24, 0x36	; 54
    1194:	91 e0       	ldi	r25, 0x01	; 1
    1196:	90 93 4d 05 	sts	0x054D, r25
    119a:	80 93 4c 05 	sts	0x054C, r24
  _rxen = rxen;
    119e:	10 93 4e 05 	sts	0x054E, r17
  _txen = txen;
    11a2:	b0 93 4f 05 	sts	0x054F, r27
  _rxcie = rxcie;
    11a6:	a0 93 50 05 	sts	0x0550, r26
  _udrie = udrie;
    11aa:	f0 93 51 05 	sts	0x0551, r31
  _u2x = u2x;
    11ae:	e0 93 52 05 	sts	0x0552, r30
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UCSR2C, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UCSR3C, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
    11b2:	1f 91       	pop	r17
    11b4:	08 95       	ret

000011b6 <_ZN7MPU6050C1Ev>:
#include "MPU6050.h"

/** Default constructor, uses default I2C address.
 * @see MPU6050_DEFAULT_ADDRESS
 */
MPU6050::MPU6050() {
    11b6:	fc 01       	movw	r30, r24
    devAddr = MPU6050_DEFAULT_ADDRESS;
    11b8:	88 e6       	ldi	r24, 0x68	; 104
    11ba:	80 83       	st	Z, r24
}
    11bc:	08 95       	ret

000011be <_ZN7MPU605010getMotion6EPiS0_S0_S0_S0_S0_>:
 * @param gz 16-bit signed integer container for gyroscope Z-axis value
 * @see getAcceleration()
 * @see getRotation()
 * @see MPU6050_RA_ACCEL_XOUT_H
 */
void MPU6050::getMotion6(int16_t* ax, int16_t* ay, int16_t* az, int16_t* gx, int16_t* gy, int16_t* gz) {
    11be:	2f 92       	push	r2
    11c0:	3f 92       	push	r3
    11c2:	4f 92       	push	r4
    11c4:	5f 92       	push	r5
    11c6:	6f 92       	push	r6
    11c8:	7f 92       	push	r7
    11ca:	8f 92       	push	r8
    11cc:	9f 92       	push	r9
    11ce:	af 92       	push	r10
    11d0:	bf 92       	push	r11
    11d2:	cf 92       	push	r12
    11d4:	df 92       	push	r13
    11d6:	ef 92       	push	r14
    11d8:	ff 92       	push	r15
    11da:	0f 93       	push	r16
    11dc:	1f 93       	push	r17
    11de:	5c 01       	movw	r10, r24
    11e0:	4b 01       	movw	r8, r22
    11e2:	3a 01       	movw	r6, r20
    11e4:	29 01       	movw	r4, r18
    11e6:	18 01       	movw	r2, r16
    I2Cdev::readBytes(devAddr, MPU6050_RA_ACCEL_XOUT_H, 14, buffer);
    11e8:	9c 01       	movw	r18, r24
    11ea:	2f 5f       	subi	r18, 0xFF	; 255
    11ec:	3f 4f       	sbci	r19, 0xFF	; 255
    11ee:	00 91 44 02 	lds	r16, 0x0244
    11f2:	10 91 45 02 	lds	r17, 0x0245
    11f6:	fc 01       	movw	r30, r24
    11f8:	80 81       	ld	r24, Z
    11fa:	6b e3       	ldi	r22, 0x3B	; 59
    11fc:	4e e0       	ldi	r20, 0x0E	; 14
    11fe:	0e 94 21 15 	call	0x2a42	; 0x2a42 <_ZN6I2Cdev9readBytesEhhhPhj>
    *ax = (((int16_t)buffer[0]) << 8) | buffer[1];
    1202:	f5 01       	movw	r30, r10
    1204:	91 81       	ldd	r25, Z+1	; 0x01
    1206:	80 e0       	ldi	r24, 0x00	; 0
    1208:	22 81       	ldd	r18, Z+2	; 0x02
    120a:	30 e0       	ldi	r19, 0x00	; 0
    120c:	82 2b       	or	r24, r18
    120e:	93 2b       	or	r25, r19
    1210:	f4 01       	movw	r30, r8
    1212:	91 83       	std	Z+1, r25	; 0x01
    1214:	80 83       	st	Z, r24
    *ay = (((int16_t)buffer[2]) << 8) | buffer[3];
    1216:	f5 01       	movw	r30, r10
    1218:	93 81       	ldd	r25, Z+3	; 0x03
    121a:	80 e0       	ldi	r24, 0x00	; 0
    121c:	24 81       	ldd	r18, Z+4	; 0x04
    121e:	30 e0       	ldi	r19, 0x00	; 0
    1220:	82 2b       	or	r24, r18
    1222:	93 2b       	or	r25, r19
    1224:	f3 01       	movw	r30, r6
    1226:	91 83       	std	Z+1, r25	; 0x01
    1228:	80 83       	st	Z, r24
    *az = (((int16_t)buffer[4]) << 8) | buffer[5];
    122a:	f5 01       	movw	r30, r10
    122c:	95 81       	ldd	r25, Z+5	; 0x05
    122e:	80 e0       	ldi	r24, 0x00	; 0
    1230:	26 81       	ldd	r18, Z+6	; 0x06
    1232:	30 e0       	ldi	r19, 0x00	; 0
    1234:	82 2b       	or	r24, r18
    1236:	93 2b       	or	r25, r19
    1238:	f2 01       	movw	r30, r4
    123a:	91 83       	std	Z+1, r25	; 0x01
    123c:	80 83       	st	Z, r24
    *gx = (((int16_t)buffer[8]) << 8) | buffer[9];
    123e:	f5 01       	movw	r30, r10
    1240:	91 85       	ldd	r25, Z+9	; 0x09
    1242:	80 e0       	ldi	r24, 0x00	; 0
    1244:	22 85       	ldd	r18, Z+10	; 0x0a
    1246:	30 e0       	ldi	r19, 0x00	; 0
    1248:	82 2b       	or	r24, r18
    124a:	93 2b       	or	r25, r19
    124c:	f1 01       	movw	r30, r2
    124e:	91 83       	std	Z+1, r25	; 0x01
    1250:	80 83       	st	Z, r24
    *gy = (((int16_t)buffer[10]) << 8) | buffer[11];
    1252:	f5 01       	movw	r30, r10
    1254:	93 85       	ldd	r25, Z+11	; 0x0b
    1256:	80 e0       	ldi	r24, 0x00	; 0
    1258:	24 85       	ldd	r18, Z+12	; 0x0c
    125a:	30 e0       	ldi	r19, 0x00	; 0
    125c:	82 2b       	or	r24, r18
    125e:	93 2b       	or	r25, r19
    1260:	f7 01       	movw	r30, r14
    1262:	91 83       	std	Z+1, r25	; 0x01
    1264:	80 83       	st	Z, r24
    *gz = (((int16_t)buffer[12]) << 8) | buffer[13];
    1266:	f5 01       	movw	r30, r10
    1268:	95 85       	ldd	r25, Z+13	; 0x0d
    126a:	80 e0       	ldi	r24, 0x00	; 0
    126c:	26 85       	ldd	r18, Z+14	; 0x0e
    126e:	30 e0       	ldi	r19, 0x00	; 0
    1270:	82 2b       	or	r24, r18
    1272:	93 2b       	or	r25, r19
    1274:	f6 01       	movw	r30, r12
    1276:	91 83       	std	Z+1, r25	; 0x01
    1278:	80 83       	st	Z, r24
}
    127a:	1f 91       	pop	r17
    127c:	0f 91       	pop	r16
    127e:	ff 90       	pop	r15
    1280:	ef 90       	pop	r14
    1282:	df 90       	pop	r13
    1284:	cf 90       	pop	r12
    1286:	bf 90       	pop	r11
    1288:	af 90       	pop	r10
    128a:	9f 90       	pop	r9
    128c:	8f 90       	pop	r8
    128e:	7f 90       	pop	r7
    1290:	6f 90       	pop	r6
    1292:	5f 90       	pop	r5
    1294:	4f 90       	pop	r4
    1296:	3f 90       	pop	r3
    1298:	2f 90       	pop	r2
    129a:	08 95       	ret

0000129c <_ZN7MPU605015setSleepEnabledEb>:
 * @param enabled New sleep mode enabled status
 * @see getSleepEnabled()
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_SLEEP_BIT
 */
void MPU6050::setSleepEnabled(bool enabled) {
    129c:	fc 01       	movw	r30, r24
    129e:	26 2f       	mov	r18, r22
    I2Cdev::writeBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, enabled);
    12a0:	80 81       	ld	r24, Z
    12a2:	6b e6       	ldi	r22, 0x6B	; 107
    12a4:	46 e0       	ldi	r20, 0x06	; 6
    12a6:	0e 94 2c 16 	call	0x2c58	; 0x2c58 <_ZN6I2Cdev8writeBitEhhhh>
}
    12aa:	08 95       	ret

000012ac <_ZN7MPU605014setClockSourceEh>:
 * @see getClockSource()
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_CLKSEL_BIT
 * @see MPU6050_PWR1_CLKSEL_LENGTH
 */
void MPU6050::setClockSource(uint8_t source) {
    12ac:	0f 93       	push	r16
    12ae:	fc 01       	movw	r30, r24
    12b0:	06 2f       	mov	r16, r22
    I2Cdev::writeBits(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
    12b2:	80 81       	ld	r24, Z
    12b4:	6b e6       	ldi	r22, 0x6B	; 107
    12b6:	42 e0       	ldi	r20, 0x02	; 2
    12b8:	23 e0       	ldi	r18, 0x03	; 3
    12ba:	0e 94 e2 15 	call	0x2bc4	; 0x2bc4 <_ZN6I2Cdev9writeBitsEhhhhh>
}
    12be:	0f 91       	pop	r16
    12c0:	08 95       	ret

000012c2 <_ZN7MPU605022setFullScaleAccelRangeEh>:
}
/** Set full-scale accelerometer range.
 * @param range New full-scale accelerometer range setting
 * @see getFullScaleAccelRange()
 */
void MPU6050::setFullScaleAccelRange(uint8_t range) {
    12c2:	0f 93       	push	r16
    12c4:	fc 01       	movw	r30, r24
    12c6:	06 2f       	mov	r16, r22
    I2Cdev::writeBits(devAddr, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
    12c8:	80 81       	ld	r24, Z
    12ca:	6c e1       	ldi	r22, 0x1C	; 28
    12cc:	44 e0       	ldi	r20, 0x04	; 4
    12ce:	22 e0       	ldi	r18, 0x02	; 2
    12d0:	0e 94 e2 15 	call	0x2bc4	; 0x2bc4 <_ZN6I2Cdev9writeBitsEhhhhh>
}
    12d4:	0f 91       	pop	r16
    12d6:	08 95       	ret

000012d8 <_ZN7MPU605021setFullScaleGyroRangeEh>:
 * @see MPU6050_GYRO_FS_250
 * @see MPU6050_RA_GYRO_CONFIG
 * @see MPU6050_GCONFIG_FS_SEL_BIT
 * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 */
void MPU6050::setFullScaleGyroRange(uint8_t range) {
    12d8:	0f 93       	push	r16
    12da:	fc 01       	movw	r30, r24
    12dc:	06 2f       	mov	r16, r22
    I2Cdev::writeBits(devAddr, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
    12de:	80 81       	ld	r24, Z
    12e0:	6b e1       	ldi	r22, 0x1B	; 27
    12e2:	44 e0       	ldi	r20, 0x04	; 4
    12e4:	22 e0       	ldi	r18, 0x02	; 2
    12e6:	0e 94 e2 15 	call	0x2bc4	; 0x2bc4 <_ZN6I2Cdev9writeBitsEhhhhh>
}
    12ea:	0f 91       	pop	r16
    12ec:	08 95       	ret

000012ee <_ZN7MPU605010initializeEv>:
 * after start-up). This function also sets both the accelerometer and the gyroscope
 * to their most sensitive settings, namely +/- 2g and +/- 250 degrees/sec, and sets
 * the clock source to use the X Gyro for reference, which is slightly better than
 * the default internal clock source.
 */
void MPU6050::initialize() {
    12ee:	0f 93       	push	r16
    12f0:	1f 93       	push	r17
    12f2:	8c 01       	movw	r16, r24
    setClockSource(MPU6050_CLOCK_PLL_XGYRO);	//PLL with X Gyro reference
    12f4:	61 e0       	ldi	r22, 0x01	; 1
    12f6:	0e 94 56 09 	call	0x12ac	; 0x12ac <_ZN7MPU605014setClockSourceEh>
    setFullScaleGyroRange(MPU6050_GYRO_FS_250);		// 250 /s
    12fa:	c8 01       	movw	r24, r16
    12fc:	60 e0       	ldi	r22, 0x00	; 0
    12fe:	0e 94 6c 09 	call	0x12d8	; 0x12d8 <_ZN7MPU605021setFullScaleGyroRangeEh>
    setFullScaleAccelRange(MPU6050_ACCEL_FS_2);		// 2g
    1302:	c8 01       	movw	r24, r16
    1304:	60 e0       	ldi	r22, 0x00	; 0
    1306:	0e 94 61 09 	call	0x12c2	; 0x12c2 <_ZN7MPU605022setFullScaleAccelRangeEh>
    setSleepEnabled(false); //Not Sleep mode // thanks to Jack Elston for pointing this one out!
    130a:	c8 01       	movw	r24, r16
    130c:	60 e0       	ldi	r22, 0x00	; 0
    130e:	0e 94 4e 09 	call	0x129c	; 0x129c <_ZN7MPU605015setSleepEnabledEb>
}
    1312:	1f 91       	pop	r17
    1314:	0f 91       	pop	r16
    1316:	08 95       	ret

00001318 <_ZN5Print5writeEPKhj>:
#include "Print.h"

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
    1318:	cf 92       	push	r12
    131a:	df 92       	push	r13
    131c:	ef 92       	push	r14
    131e:	ff 92       	push	r15
    1320:	0f 93       	push	r16
    1322:	1f 93       	push	r17
    1324:	cf 93       	push	r28
    1326:	df 93       	push	r29
    1328:	7c 01       	movw	r14, r24
    132a:	6b 01       	movw	r12, r22
    132c:	8a 01       	movw	r16, r20
    132e:	c0 e0       	ldi	r28, 0x00	; 0
    1330:	d0 e0       	ldi	r29, 0x00	; 0
    1332:	0f c0       	rjmp	.+30     	; 0x1352 <_ZN5Print5writeEPKhj+0x3a>
{
  size_t n = 0;
  while (size--) {
    n += write(*buffer++);
    1334:	d6 01       	movw	r26, r12
    1336:	6d 91       	ld	r22, X+
    1338:	6d 01       	movw	r12, r26
    133a:	d7 01       	movw	r26, r14
    133c:	ed 91       	ld	r30, X+
    133e:	fc 91       	ld	r31, X
    1340:	01 90       	ld	r0, Z+
    1342:	f0 81       	ld	r31, Z
    1344:	e0 2d       	mov	r30, r0
    1346:	c7 01       	movw	r24, r14
    1348:	19 95       	eicall
    134a:	c8 0f       	add	r28, r24
    134c:	d9 1f       	adc	r29, r25
    134e:	01 50       	subi	r16, 0x01	; 1
    1350:	10 40       	sbci	r17, 0x00	; 0

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
  while (size--) {
    1352:	01 15       	cp	r16, r1
    1354:	11 05       	cpc	r17, r1
    1356:	71 f7       	brne	.-36     	; 0x1334 <_ZN5Print5writeEPKhj+0x1c>
    n += write(*buffer++);
  }
  return n;
}
    1358:	ce 01       	movw	r24, r28
    135a:	df 91       	pop	r29
    135c:	cf 91       	pop	r28
    135e:	1f 91       	pop	r17
    1360:	0f 91       	pop	r16
    1362:	ff 90       	pop	r15
    1364:	ef 90       	pop	r14
    1366:	df 90       	pop	r13
    1368:	cf 90       	pop	r12
    136a:	08 95       	ret

0000136c <_ZN6Stream9timedReadEv>:

#define PARSE_TIMEOUT 1000  // default number of milli-seconds to wait
#define NO_SKIP_CHAR  1  // a magic char not found in a valid ASCII numeric field

// private method to read stream with timeout
int Stream::timedRead()
    136c:	cf 93       	push	r28
    136e:	df 93       	push	r29
    1370:	ec 01       	movw	r28, r24
{
  int c;
  _startMillis = millis();
    1372:	0e 94 4f 12 	call	0x249e	; 0x249e <millis>
    1376:	68 87       	std	Y+8, r22	; 0x08
    1378:	79 87       	std	Y+9, r23	; 0x09
    137a:	8a 87       	std	Y+10, r24	; 0x0a
    137c:	9b 87       	std	Y+11, r25	; 0x0b
  do {
    c = read();
    137e:	e8 81       	ld	r30, Y
    1380:	f9 81       	ldd	r31, Y+1	; 0x01
    1382:	06 80       	ldd	r0, Z+6	; 0x06
    1384:	f7 81       	ldd	r31, Z+7	; 0x07
    1386:	e0 2d       	mov	r30, r0
    1388:	ce 01       	movw	r24, r28
    138a:	19 95       	eicall
    138c:	9c 01       	movw	r18, r24
    if (c >= 0) return c;
    138e:	97 ff       	sbrs	r25, 7
    1390:	15 c0       	rjmp	.+42     	; 0x13bc <_ZN6Stream9timedReadEv+0x50>
// private method to read stream with timeout
int Stream::timedRead()
{
  int c;
  _startMillis = millis();
  do {
    1392:	0e 94 4f 12 	call	0x249e	; 0x249e <millis>
    1396:	28 85       	ldd	r18, Y+8	; 0x08
    1398:	39 85       	ldd	r19, Y+9	; 0x09
    139a:	4a 85       	ldd	r20, Y+10	; 0x0a
    139c:	5b 85       	ldd	r21, Y+11	; 0x0b
    139e:	62 1b       	sub	r22, r18
    13a0:	73 0b       	sbc	r23, r19
    13a2:	84 0b       	sbc	r24, r20
    13a4:	95 0b       	sbc	r25, r21
    13a6:	2c 81       	ldd	r18, Y+4	; 0x04
    13a8:	3d 81       	ldd	r19, Y+5	; 0x05
    13aa:	4e 81       	ldd	r20, Y+6	; 0x06
    13ac:	5f 81       	ldd	r21, Y+7	; 0x07
    13ae:	62 17       	cp	r22, r18
    13b0:	73 07       	cpc	r23, r19
    13b2:	84 07       	cpc	r24, r20
    13b4:	95 07       	cpc	r25, r21
    13b6:	18 f3       	brcs	.-58     	; 0x137e <_ZN6Stream9timedReadEv+0x12>
    13b8:	2f ef       	ldi	r18, 0xFF	; 255
    13ba:	3f ef       	ldi	r19, 0xFF	; 255
    c = read();
    if (c >= 0) return c;
  } while(millis() - _startMillis < _timeout);
  return -1;     // -1 indicates timeout
}
    13bc:	c9 01       	movw	r24, r18
    13be:	df 91       	pop	r29
    13c0:	cf 91       	pop	r28
    13c2:	08 95       	ret

000013c4 <_ZN6Stream9readBytesEPcj>:
// read characters from stream into buffer
// terminates if length characters have been read, or timeout (see setTimeout)
// returns the number of characters placed in the buffer
// the buffer is NOT null terminated.
//
size_t Stream::readBytes(char *buffer, size_t length)
    13c4:	cf 92       	push	r12
    13c6:	df 92       	push	r13
    13c8:	ef 92       	push	r14
    13ca:	ff 92       	push	r15
    13cc:	0f 93       	push	r16
    13ce:	1f 93       	push	r17
    13d0:	cf 93       	push	r28
    13d2:	df 93       	push	r29
    13d4:	6c 01       	movw	r12, r24
    13d6:	8b 01       	movw	r16, r22
    13d8:	7a 01       	movw	r14, r20
    13da:	c0 e0       	ldi	r28, 0x00	; 0
    13dc:	d0 e0       	ldi	r29, 0x00	; 0
    13de:	09 c0       	rjmp	.+18     	; 0x13f2 <_ZN6Stream9readBytesEPcj+0x2e>
{
  size_t count = 0;
  while (count < length) {
    int c = timedRead();
    13e0:	c6 01       	movw	r24, r12
    13e2:	0e 94 b6 09 	call	0x136c	; 0x136c <_ZN6Stream9timedReadEv>
    if (c < 0) break;
    13e6:	97 fd       	sbrc	r25, 7
    13e8:	07 c0       	rjmp	.+14     	; 0x13f8 <_ZN6Stream9readBytesEPcj+0x34>
    *buffer++ = (char)c;
    13ea:	f8 01       	movw	r30, r16
    13ec:	81 93       	st	Z+, r24
    13ee:	8f 01       	movw	r16, r30
    count++;
    13f0:	21 96       	adiw	r28, 0x01	; 1
// the buffer is NOT null terminated.
//
size_t Stream::readBytes(char *buffer, size_t length)
{
  size_t count = 0;
  while (count < length) {
    13f2:	ce 15       	cp	r28, r14
    13f4:	df 05       	cpc	r29, r15
    13f6:	a0 f3       	brcs	.-24     	; 0x13e0 <_ZN6Stream9readBytesEPcj+0x1c>
    if (c < 0) break;
    *buffer++ = (char)c;
    count++;
  }
  return count;
}
    13f8:	ce 01       	movw	r24, r28
    13fa:	df 91       	pop	r29
    13fc:	cf 91       	pop	r28
    13fe:	1f 91       	pop	r17
    1400:	0f 91       	pop	r16
    1402:	ff 90       	pop	r15
    1404:	ef 90       	pop	r14
    1406:	df 90       	pop	r13
    1408:	cf 90       	pop	r12
    140a:	08 95       	ret

0000140c <_ZN6Timer13setEmPFvvE>:
void (*Timer1::func1)();
volatile unsigned long Timer1::count1;
volatile char Timer1::overflowing1;
volatile unsigned int Timer1::tcnt1;

void Timer1::set(unsigned long us, void (*f)()) {
    140c:	ef 92       	push	r14
    140e:	ff 92       	push	r15
    1410:	0f 93       	push	r16
    1412:	1f 93       	push	r17
    1414:	cf 93       	push	r28
    1416:	df 93       	push	r29
    1418:	7b 01       	movw	r14, r22
    141a:	8c 01       	movw	r16, r24
    141c:	ea 01       	movw	r28, r20
	float prescaler1 = 0.0;
	
	TIMSK1 &= ~(1<<TOIE1);
    141e:	80 91 6f 00 	lds	r24, 0x006F
    1422:	8e 7f       	andi	r24, 0xFE	; 254
    1424:	80 93 6f 00 	sts	0x006F, r24
	TCCR1A &= ~(1<<WGM11);
    1428:	80 91 80 00 	lds	r24, 0x0080
    142c:	8d 7f       	andi	r24, 0xFD	; 253
    142e:	80 93 80 00 	sts	0x0080, r24
	TCCR1A &= ~(1<<WGM10);
    1432:	80 91 80 00 	lds	r24, 0x0080
    1436:	8e 7f       	andi	r24, 0xFE	; 254
    1438:	80 93 80 00 	sts	0x0080, r24
	TCCR1B &= ~(1<<WGM12);
    143c:	80 91 81 00 	lds	r24, 0x0081
    1440:	87 7f       	andi	r24, 0xF7	; 247
    1442:	80 93 81 00 	sts	0x0081, r24
	TCCR1B &= ~(1<<WGM13);
    1446:	80 91 81 00 	lds	r24, 0x0081
    144a:	8f 7e       	andi	r24, 0xEF	; 239
    144c:	80 93 81 00 	sts	0x0081, r24
	
	TCCR1B &= ~0x07;
    1450:	80 91 81 00 	lds	r24, 0x0081
    1454:	88 7f       	andi	r24, 0xF8	; 248
    1456:	80 93 81 00 	sts	0x0081, r24
	
	if(us<10){
    145a:	8a e0       	ldi	r24, 0x0A	; 10
    145c:	e8 16       	cp	r14, r24
    145e:	f1 04       	cpc	r15, r1
    1460:	01 05       	cpc	r16, r1
    1462:	11 05       	cpc	r17, r1
    1464:	60 f4       	brcc	.+24     	; 0x147e <_ZN6Timer13setEmPFvvE+0x72>
		prescaler1 = 1.0;
		TCCR1B |=0x01;
    1466:	80 91 81 00 	lds	r24, 0x0081
    146a:	81 60       	ori	r24, 0x01	; 1
    146c:	80 93 81 00 	sts	0x0081, r24
		tcnt1 =  0xffff - (int)((float)F_CPU * 0.000001);
    1470:	8f ee       	ldi	r24, 0xEF	; 239
    1472:	9f ef       	ldi	r25, 0xFF	; 255
    1474:	90 93 60 05 	sts	0x0560, r25
    1478:	80 93 5f 05 	sts	0x055F, r24
    147c:	84 c1       	rjmp	.+776    	; 0x1786 <_ZN6Timer13setEmPFvvE+0x37a>
	}
	else if(us<500){
    147e:	84 ef       	ldi	r24, 0xF4	; 244
    1480:	e8 16       	cp	r14, r24
    1482:	81 e0       	ldi	r24, 0x01	; 1
    1484:	f8 06       	cpc	r15, r24
    1486:	80 e0       	ldi	r24, 0x00	; 0
    1488:	08 07       	cpc	r16, r24
    148a:	80 e0       	ldi	r24, 0x00	; 0
    148c:	18 07       	cpc	r17, r24
    148e:	08 f0       	brcs	.+2      	; 0x1492 <_ZN6Timer13setEmPFvvE+0x86>
    1490:	70 c0       	rjmp	.+224    	; 0x1572 <_ZN6Timer13setEmPFvvE+0x166>
		prescaler1 = 8.0;
		TCCR1B |=0x02;
    1492:	80 91 81 00 	lds	r24, 0x0081
    1496:	82 60       	ori	r24, 0x02	; 2
    1498:	80 93 81 00 	sts	0x0081, r24
		if(us%100 == 0)
    149c:	c8 01       	movw	r24, r16
    149e:	b7 01       	movw	r22, r14
    14a0:	24 e6       	ldi	r18, 0x64	; 100
    14a2:	30 e0       	ldi	r19, 0x00	; 0
    14a4:	40 e0       	ldi	r20, 0x00	; 0
    14a6:	50 e0       	ldi	r21, 0x00	; 0
    14a8:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    14ac:	61 15       	cp	r22, r1
    14ae:	71 05       	cpc	r23, r1
    14b0:	81 05       	cpc	r24, r1
    14b2:	91 05       	cpc	r25, r1
    14b4:	69 f4       	brne	.+26     	; 0x14d0 <_ZN6Timer13setEmPFvvE+0xc4>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.0001/prescaler1);
    14b6:	87 e3       	ldi	r24, 0x37	; 55
    14b8:	9f ef       	ldi	r25, 0xFF	; 255
    14ba:	90 93 60 05 	sts	0x0560, r25
    14be:	80 93 5f 05 	sts	0x055F, r24
			us /=100;
    14c2:	c8 01       	movw	r24, r16
    14c4:	b7 01       	movw	r22, r14
    14c6:	24 e6       	ldi	r18, 0x64	; 100
    14c8:	30 e0       	ldi	r19, 0x00	; 0
    14ca:	40 e0       	ldi	r20, 0x00	; 0
    14cc:	50 e0       	ldi	r21, 0x00	; 0
    14ce:	33 c0       	rjmp	.+102    	; 0x1536 <_ZN6Timer13setEmPFvvE+0x12a>
		}
		else if(us%50 == 0)
    14d0:	c8 01       	movw	r24, r16
    14d2:	b7 01       	movw	r22, r14
    14d4:	22 e3       	ldi	r18, 0x32	; 50
    14d6:	30 e0       	ldi	r19, 0x00	; 0
    14d8:	40 e0       	ldi	r20, 0x00	; 0
    14da:	50 e0       	ldi	r21, 0x00	; 0
    14dc:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    14e0:	61 15       	cp	r22, r1
    14e2:	71 05       	cpc	r23, r1
    14e4:	81 05       	cpc	r24, r1
    14e6:	91 05       	cpc	r25, r1
    14e8:	69 f4       	brne	.+26     	; 0x1504 <_ZN6Timer13setEmPFvvE+0xf8>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.00005/prescaler1);
    14ea:	8b e9       	ldi	r24, 0x9B	; 155
    14ec:	9f ef       	ldi	r25, 0xFF	; 255
    14ee:	90 93 60 05 	sts	0x0560, r25
    14f2:	80 93 5f 05 	sts	0x055F, r24
			us /=50;
    14f6:	c8 01       	movw	r24, r16
    14f8:	b7 01       	movw	r22, r14
    14fa:	22 e3       	ldi	r18, 0x32	; 50
    14fc:	30 e0       	ldi	r19, 0x00	; 0
    14fe:	40 e0       	ldi	r20, 0x00	; 0
    1500:	50 e0       	ldi	r21, 0x00	; 0
    1502:	19 c0       	rjmp	.+50     	; 0x1536 <_ZN6Timer13setEmPFvvE+0x12a>
		}
		else if(us%20 == 0)
    1504:	c8 01       	movw	r24, r16
    1506:	b7 01       	movw	r22, r14
    1508:	24 e1       	ldi	r18, 0x14	; 20
    150a:	30 e0       	ldi	r19, 0x00	; 0
    150c:	40 e0       	ldi	r20, 0x00	; 0
    150e:	50 e0       	ldi	r21, 0x00	; 0
    1510:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    1514:	61 15       	cp	r22, r1
    1516:	71 05       	cpc	r23, r1
    1518:	81 05       	cpc	r24, r1
    151a:	91 05       	cpc	r25, r1
    151c:	99 f4       	brne	.+38     	; 0x1544 <_ZN6Timer13setEmPFvvE+0x138>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.00002/prescaler1);
    151e:	87 ed       	ldi	r24, 0xD7	; 215
    1520:	9f ef       	ldi	r25, 0xFF	; 255
    1522:	90 93 60 05 	sts	0x0560, r25
    1526:	80 93 5f 05 	sts	0x055F, r24
			us /=20;
    152a:	c8 01       	movw	r24, r16
    152c:	b7 01       	movw	r22, r14
    152e:	24 e1       	ldi	r18, 0x14	; 20
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	40 e0       	ldi	r20, 0x00	; 0
    1534:	50 e0       	ldi	r21, 0x00	; 0
    1536:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    153a:	c9 01       	movw	r24, r18
    153c:	da 01       	movw	r26, r20
    153e:	7c 01       	movw	r14, r24
    1540:	8d 01       	movw	r16, r26
    1542:	21 c1       	rjmp	.+578    	; 0x1786 <_ZN6Timer13setEmPFvvE+0x37a>
		}
		else if(us%10 == 0)
    1544:	c8 01       	movw	r24, r16
    1546:	b7 01       	movw	r22, r14
    1548:	2a e0       	ldi	r18, 0x0A	; 10
    154a:	30 e0       	ldi	r19, 0x00	; 0
    154c:	40 e0       	ldi	r20, 0x00	; 0
    154e:	50 e0       	ldi	r21, 0x00	; 0
    1550:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    1554:	61 15       	cp	r22, r1
    1556:	71 05       	cpc	r23, r1
    1558:	81 05       	cpc	r24, r1
    155a:	91 05       	cpc	r25, r1
    155c:	19 f4       	brne	.+6      	; 0x1564 <_ZN6Timer13setEmPFvvE+0x158>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.00001/prescaler1);
    155e:	8b ee       	ldi	r24, 0xEB	; 235
    1560:	9f ef       	ldi	r25, 0xFF	; 255
    1562:	7c c0       	rjmp	.+248    	; 0x165c <_ZN6Timer13setEmPFvvE+0x250>
			us /=10;
		}
		else
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.000001/prescaler1);
    1564:	8d ef       	ldi	r24, 0xFD	; 253
    1566:	9f ef       	ldi	r25, 0xFF	; 255
    1568:	90 93 60 05 	sts	0x0560, r25
    156c:	80 93 5f 05 	sts	0x055F, r24
    1570:	1c c1       	rjmp	.+568    	; 0x17aa <_ZN6Timer13setEmPFvvE+0x39e>
		}
	}
	else if(us<2000){
    1572:	80 ed       	ldi	r24, 0xD0	; 208
    1574:	e8 16       	cp	r14, r24
    1576:	87 e0       	ldi	r24, 0x07	; 7
    1578:	f8 06       	cpc	r15, r24
    157a:	80 e0       	ldi	r24, 0x00	; 0
    157c:	08 07       	cpc	r16, r24
    157e:	80 e0       	ldi	r24, 0x00	; 0
    1580:	18 07       	cpc	r17, r24
    1582:	08 f0       	brcs	.+2      	; 0x1586 <_ZN6Timer13setEmPFvvE+0x17a>
    1584:	76 c0       	rjmp	.+236    	; 0x1672 <_ZN6Timer13setEmPFvvE+0x266>
		prescaler1 = 64.0;
		TCCR1B |=0x03;
    1586:	80 91 81 00 	lds	r24, 0x0081
    158a:	83 60       	ori	r24, 0x03	; 3
    158c:	80 93 81 00 	sts	0x0081, r24
		if(us%200 == 0)
    1590:	c8 01       	movw	r24, r16
    1592:	b7 01       	movw	r22, r14
    1594:	28 ec       	ldi	r18, 0xC8	; 200
    1596:	30 e0       	ldi	r19, 0x00	; 0
    1598:	40 e0       	ldi	r20, 0x00	; 0
    159a:	50 e0       	ldi	r21, 0x00	; 0
    159c:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    15a0:	61 15       	cp	r22, r1
    15a2:	71 05       	cpc	r23, r1
    15a4:	81 05       	cpc	r24, r1
    15a6:	91 05       	cpc	r25, r1
    15a8:	99 f4       	brne	.+38     	; 0x15d0 <_ZN6Timer13setEmPFvvE+0x1c4>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.0002/prescaler1);
    15aa:	8d ec       	ldi	r24, 0xCD	; 205
    15ac:	9f ef       	ldi	r25, 0xFF	; 255
    15ae:	90 93 60 05 	sts	0x0560, r25
    15b2:	80 93 5f 05 	sts	0x055F, r24
			us /=200;
    15b6:	c8 01       	movw	r24, r16
    15b8:	b7 01       	movw	r22, r14
    15ba:	28 ec       	ldi	r18, 0xC8	; 200
    15bc:	30 e0       	ldi	r19, 0x00	; 0
    15be:	40 e0       	ldi	r20, 0x00	; 0
    15c0:	50 e0       	ldi	r21, 0x00	; 0
    15c2:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    15c6:	c9 01       	movw	r24, r18
    15c8:	da 01       	movw	r26, r20
    15ca:	7c 01       	movw	r14, r24
    15cc:	8d 01       	movw	r16, r26
    15ce:	ed c0       	rjmp	.+474    	; 0x17aa <_ZN6Timer13setEmPFvvE+0x39e>
		}
		else if(us%100 == 0)
    15d0:	c8 01       	movw	r24, r16
    15d2:	b7 01       	movw	r22, r14
    15d4:	24 e6       	ldi	r18, 0x64	; 100
    15d6:	30 e0       	ldi	r19, 0x00	; 0
    15d8:	40 e0       	ldi	r20, 0x00	; 0
    15da:	50 e0       	ldi	r21, 0x00	; 0
    15dc:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    15e0:	61 15       	cp	r22, r1
    15e2:	71 05       	cpc	r23, r1
    15e4:	81 05       	cpc	r24, r1
    15e6:	91 05       	cpc	r25, r1
    15e8:	19 f4       	brne	.+6      	; 0x15f0 <_ZN6Timer13setEmPFvvE+0x1e4>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.0001/prescaler1);
    15ea:	86 ee       	ldi	r24, 0xE6	; 230
    15ec:	9f ef       	ldi	r25, 0xFF	; 255
    15ee:	c0 c0       	rjmp	.+384    	; 0x1770 <_ZN6Timer13setEmPFvvE+0x364>
			us /=100;
		}
		else if(us%50 == 0)
    15f0:	c8 01       	movw	r24, r16
    15f2:	b7 01       	movw	r22, r14
    15f4:	22 e3       	ldi	r18, 0x32	; 50
    15f6:	30 e0       	ldi	r19, 0x00	; 0
    15f8:	40 e0       	ldi	r20, 0x00	; 0
    15fa:	50 e0       	ldi	r21, 0x00	; 0
    15fc:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    1600:	61 15       	cp	r22, r1
    1602:	71 05       	cpc	r23, r1
    1604:	81 05       	cpc	r24, r1
    1606:	91 05       	cpc	r25, r1
    1608:	69 f4       	brne	.+26     	; 0x1624 <_ZN6Timer13setEmPFvvE+0x218>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.00005/prescaler1);
    160a:	83 ef       	ldi	r24, 0xF3	; 243
    160c:	9f ef       	ldi	r25, 0xFF	; 255
    160e:	90 93 60 05 	sts	0x0560, r25
    1612:	80 93 5f 05 	sts	0x055F, r24
			us /=50;
    1616:	c8 01       	movw	r24, r16
    1618:	b7 01       	movw	r22, r14
    161a:	22 e3       	ldi	r18, 0x32	; 50
    161c:	30 e0       	ldi	r19, 0x00	; 0
    161e:	40 e0       	ldi	r20, 0x00	; 0
    1620:	50 e0       	ldi	r21, 0x00	; 0
    1622:	cf cf       	rjmp	.-98     	; 0x15c2 <_ZN6Timer13setEmPFvvE+0x1b6>
		}
		else if(us%20 == 0)
    1624:	c8 01       	movw	r24, r16
    1626:	b7 01       	movw	r22, r14
    1628:	24 e1       	ldi	r18, 0x14	; 20
    162a:	30 e0       	ldi	r19, 0x00	; 0
    162c:	40 e0       	ldi	r20, 0x00	; 0
    162e:	50 e0       	ldi	r21, 0x00	; 0
    1630:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    1634:	61 15       	cp	r22, r1
    1636:	71 05       	cpc	r23, r1
    1638:	81 05       	cpc	r24, r1
    163a:	91 05       	cpc	r25, r1
    163c:	69 f4       	brne	.+26     	; 0x1658 <_ZN6Timer13setEmPFvvE+0x24c>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.00002/prescaler1);
    163e:	8a ef       	ldi	r24, 0xFA	; 250
    1640:	9f ef       	ldi	r25, 0xFF	; 255
    1642:	90 93 60 05 	sts	0x0560, r25
    1646:	80 93 5f 05 	sts	0x055F, r24
			us /=20;
    164a:	c8 01       	movw	r24, r16
    164c:	b7 01       	movw	r22, r14
    164e:	24 e1       	ldi	r18, 0x14	; 20
    1650:	30 e0       	ldi	r19, 0x00	; 0
    1652:	40 e0       	ldi	r20, 0x00	; 0
    1654:	50 e0       	ldi	r21, 0x00	; 0
    1656:	b5 cf       	rjmp	.-150    	; 0x15c2 <_ZN6Timer13setEmPFvvE+0x1b6>
		}
		else
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.00001/prescaler1);
    1658:	8d ef       	ldi	r24, 0xFD	; 253
    165a:	9f ef       	ldi	r25, 0xFF	; 255
    165c:	90 93 60 05 	sts	0x0560, r25
    1660:	80 93 5f 05 	sts	0x055F, r24
			us /=10;
    1664:	c8 01       	movw	r24, r16
    1666:	b7 01       	movw	r22, r14
    1668:	2a e0       	ldi	r18, 0x0A	; 10
    166a:	30 e0       	ldi	r19, 0x00	; 0
    166c:	40 e0       	ldi	r20, 0x00	; 0
    166e:	50 e0       	ldi	r21, 0x00	; 0
    1670:	a8 cf       	rjmp	.-176    	; 0x15c2 <_ZN6Timer13setEmPFvvE+0x1b6>
		}
	}
	else{
		prescaler1 = 256.0;
		TCCR1B |=0x04;
    1672:	80 91 81 00 	lds	r24, 0x0081
    1676:	84 60       	ori	r24, 0x04	; 4
    1678:	80 93 81 00 	sts	0x0081, r24
		if(us%4000 == 0)
    167c:	c8 01       	movw	r24, r16
    167e:	b7 01       	movw	r22, r14
    1680:	20 ea       	ldi	r18, 0xA0	; 160
    1682:	3f e0       	ldi	r19, 0x0F	; 15
    1684:	40 e0       	ldi	r20, 0x00	; 0
    1686:	50 e0       	ldi	r21, 0x00	; 0
    1688:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    168c:	61 15       	cp	r22, r1
    168e:	71 05       	cpc	r23, r1
    1690:	81 05       	cpc	r24, r1
    1692:	91 05       	cpc	r25, r1
    1694:	69 f4       	brne	.+26     	; 0x16b0 <_ZN6Timer13setEmPFvvE+0x2a4>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.004/prescaler1);
    1696:	85 e0       	ldi	r24, 0x05	; 5
    1698:	9f ef       	ldi	r25, 0xFF	; 255
    169a:	90 93 60 05 	sts	0x0560, r25
    169e:	80 93 5f 05 	sts	0x055F, r24
			us /=4000;
    16a2:	c8 01       	movw	r24, r16
    16a4:	b7 01       	movw	r22, r14
    16a6:	20 ea       	ldi	r18, 0xA0	; 160
    16a8:	3f e0       	ldi	r19, 0x0F	; 15
    16aa:	40 e0       	ldi	r20, 0x00	; 0
    16ac:	50 e0       	ldi	r21, 0x00	; 0
    16ae:	43 cf       	rjmp	.-378    	; 0x1536 <_ZN6Timer13setEmPFvvE+0x12a>
		}
		else if(us%2000 == 0)
    16b0:	c8 01       	movw	r24, r16
    16b2:	b7 01       	movw	r22, r14
    16b4:	20 ed       	ldi	r18, 0xD0	; 208
    16b6:	37 e0       	ldi	r19, 0x07	; 7
    16b8:	40 e0       	ldi	r20, 0x00	; 0
    16ba:	50 e0       	ldi	r21, 0x00	; 0
    16bc:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    16c0:	61 15       	cp	r22, r1
    16c2:	71 05       	cpc	r23, r1
    16c4:	81 05       	cpc	r24, r1
    16c6:	91 05       	cpc	r25, r1
    16c8:	69 f4       	brne	.+26     	; 0x16e4 <_ZN6Timer13setEmPFvvE+0x2d8>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.002/prescaler1);
    16ca:	82 e8       	ldi	r24, 0x82	; 130
    16cc:	9f ef       	ldi	r25, 0xFF	; 255
    16ce:	90 93 60 05 	sts	0x0560, r25
    16d2:	80 93 5f 05 	sts	0x055F, r24
			us /=2000;
    16d6:	c8 01       	movw	r24, r16
    16d8:	b7 01       	movw	r22, r14
    16da:	20 ed       	ldi	r18, 0xD0	; 208
    16dc:	37 e0       	ldi	r19, 0x07	; 7
    16de:	40 e0       	ldi	r20, 0x00	; 0
    16e0:	50 e0       	ldi	r21, 0x00	; 0
    16e2:	6f cf       	rjmp	.-290    	; 0x15c2 <_ZN6Timer13setEmPFvvE+0x1b6>
		}
		else if(us%1000 == 0)
    16e4:	c8 01       	movw	r24, r16
    16e6:	b7 01       	movw	r22, r14
    16e8:	28 ee       	ldi	r18, 0xE8	; 232
    16ea:	33 e0       	ldi	r19, 0x03	; 3
    16ec:	40 e0       	ldi	r20, 0x00	; 0
    16ee:	50 e0       	ldi	r21, 0x00	; 0
    16f0:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    16f4:	61 15       	cp	r22, r1
    16f6:	71 05       	cpc	r23, r1
    16f8:	81 05       	cpc	r24, r1
    16fa:	91 05       	cpc	r25, r1
    16fc:	69 f4       	brne	.+26     	; 0x1718 <_ZN6Timer13setEmPFvvE+0x30c>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.001/prescaler1);
    16fe:	81 ec       	ldi	r24, 0xC1	; 193
    1700:	9f ef       	ldi	r25, 0xFF	; 255
    1702:	90 93 60 05 	sts	0x0560, r25
    1706:	80 93 5f 05 	sts	0x055F, r24
			us /=1000;
    170a:	c8 01       	movw	r24, r16
    170c:	b7 01       	movw	r22, r14
    170e:	28 ee       	ldi	r18, 0xE8	; 232
    1710:	33 e0       	ldi	r19, 0x03	; 3
    1712:	40 e0       	ldi	r20, 0x00	; 0
    1714:	50 e0       	ldi	r21, 0x00	; 0
    1716:	55 cf       	rjmp	.-342    	; 0x15c2 <_ZN6Timer13setEmPFvvE+0x1b6>
		}
		else if(us%500 == 0)
    1718:	c8 01       	movw	r24, r16
    171a:	b7 01       	movw	r22, r14
    171c:	24 ef       	ldi	r18, 0xF4	; 244
    171e:	31 e0       	ldi	r19, 0x01	; 1
    1720:	40 e0       	ldi	r20, 0x00	; 0
    1722:	50 e0       	ldi	r21, 0x00	; 0
    1724:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    1728:	61 15       	cp	r22, r1
    172a:	71 05       	cpc	r23, r1
    172c:	81 05       	cpc	r24, r1
    172e:	91 05       	cpc	r25, r1
    1730:	69 f4       	brne	.+26     	; 0x174c <_ZN6Timer13setEmPFvvE+0x340>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.0005/prescaler1);
    1732:	80 ee       	ldi	r24, 0xE0	; 224
    1734:	9f ef       	ldi	r25, 0xFF	; 255
    1736:	90 93 60 05 	sts	0x0560, r25
    173a:	80 93 5f 05 	sts	0x055F, r24
			us /=500;
    173e:	c8 01       	movw	r24, r16
    1740:	b7 01       	movw	r22, r14
    1742:	24 ef       	ldi	r18, 0xF4	; 244
    1744:	31 e0       	ldi	r19, 0x01	; 1
    1746:	40 e0       	ldi	r20, 0x00	; 0
    1748:	50 e0       	ldi	r21, 0x00	; 0
    174a:	3b cf       	rjmp	.-394    	; 0x15c2 <_ZN6Timer13setEmPFvvE+0x1b6>
		}
		else if(us%200 == 0)
    174c:	c8 01       	movw	r24, r16
    174e:	b7 01       	movw	r22, r14
    1750:	28 ec       	ldi	r18, 0xC8	; 200
    1752:	30 e0       	ldi	r19, 0x00	; 0
    1754:	40 e0       	ldi	r20, 0x00	; 0
    1756:	50 e0       	ldi	r21, 0x00	; 0
    1758:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <__udivmodsi4>
    175c:	61 15       	cp	r22, r1
    175e:	71 05       	cpc	r23, r1
    1760:	81 05       	cpc	r24, r1
    1762:	91 05       	cpc	r25, r1
    1764:	19 f4       	brne	.+6      	; 0x176c <_ZN6Timer13setEmPFvvE+0x360>
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.0002/prescaler1);
    1766:	83 ef       	ldi	r24, 0xF3	; 243
    1768:	9f ef       	ldi	r25, 0xFF	; 255
    176a:	21 cf       	rjmp	.-446    	; 0x15ae <_ZN6Timer13setEmPFvvE+0x1a2>
			us /=200;
		}
		else
		{
			tcnt1 =  0xffff - (int)((float)F_CPU * 0.0001/prescaler1);
    176c:	89 ef       	ldi	r24, 0xF9	; 249
    176e:	9f ef       	ldi	r25, 0xFF	; 255
    1770:	90 93 60 05 	sts	0x0560, r25
    1774:	80 93 5f 05 	sts	0x055F, r24
			us /=100;
    1778:	c8 01       	movw	r24, r16
    177a:	b7 01       	movw	r22, r14
    177c:	24 e6       	ldi	r18, 0x64	; 100
    177e:	30 e0       	ldi	r19, 0x00	; 0
    1780:	40 e0       	ldi	r20, 0x00	; 0
    1782:	50 e0       	ldi	r21, 0x00	; 0
    1784:	1e cf       	rjmp	.-452    	; 0x15c2 <_ZN6Timer13setEmPFvvE+0x1b6>
		}
	}
	
	if (us == 0)
    1786:	e1 14       	cp	r14, r1
    1788:	f1 04       	cpc	r15, r1
    178a:	01 05       	cpc	r16, r1
    178c:	11 05       	cpc	r17, r1
    178e:	69 f4       	brne	.+26     	; 0x17aa <_ZN6Timer13setEmPFvvE+0x39e>
		msecs1 = 1;
    1790:	81 e0       	ldi	r24, 0x01	; 1
    1792:	90 e0       	ldi	r25, 0x00	; 0
    1794:	a0 e0       	ldi	r26, 0x00	; 0
    1796:	b0 e0       	ldi	r27, 0x00	; 0
    1798:	80 93 54 05 	sts	0x0554, r24
    179c:	90 93 55 05 	sts	0x0555, r25
    17a0:	a0 93 56 05 	sts	0x0556, r26
    17a4:	b0 93 57 05 	sts	0x0557, r27
    17a8:	08 c0       	rjmp	.+16     	; 0x17ba <_ZN6Timer13setEmPFvvE+0x3ae>
	else
		msecs1 = us;
    17aa:	e0 92 54 05 	sts	0x0554, r14
    17ae:	f0 92 55 05 	sts	0x0555, r15
    17b2:	00 93 56 05 	sts	0x0556, r16
    17b6:	10 93 57 05 	sts	0x0557, r17
		
	func1 = f;
    17ba:	d0 93 59 05 	sts	0x0559, r29
    17be:	c0 93 58 05 	sts	0x0558, r28
}
    17c2:	df 91       	pop	r29
    17c4:	cf 91       	pop	r28
    17c6:	1f 91       	pop	r17
    17c8:	0f 91       	pop	r16
    17ca:	ff 90       	pop	r15
    17cc:	ef 90       	pop	r14
    17ce:	08 95       	ret

000017d0 <_ZN6Timer15startEv>:

void Timer1::start() {
	count1 = 0;
    17d0:	10 92 5a 05 	sts	0x055A, r1
    17d4:	10 92 5b 05 	sts	0x055B, r1
    17d8:	10 92 5c 05 	sts	0x055C, r1
    17dc:	10 92 5d 05 	sts	0x055D, r1
	overflowing1 = 0;
    17e0:	10 92 5e 05 	sts	0x055E, r1
	TCNT1L = Timer1::tcnt1 & 0xFF;
    17e4:	80 91 5f 05 	lds	r24, 0x055F
    17e8:	90 91 60 05 	lds	r25, 0x0560
    17ec:	80 93 84 00 	sts	0x0084, r24
	TCNT1H = Timer1::tcnt1 >> 8;
    17f0:	80 91 5f 05 	lds	r24, 0x055F
    17f4:	90 91 60 05 	lds	r25, 0x0560
    17f8:	90 93 85 00 	sts	0x0085, r25
	TIMSK1 |= (1<<TOIE1);
    17fc:	ef e6       	ldi	r30, 0x6F	; 111
    17fe:	f0 e0       	ldi	r31, 0x00	; 0
    1800:	80 81       	ld	r24, Z
    1802:	81 60       	ori	r24, 0x01	; 1
    1804:	80 83       	st	Z, r24
}
    1806:	08 95       	ret

00001808 <_ZN6Timer19_overflowEv>:
void Timer1::stop() {
	TIMSK1 &= ~(1<<TOIE1);
}

void Timer1::_overflow() {
	count1++;
    1808:	80 91 5a 05 	lds	r24, 0x055A
    180c:	90 91 5b 05 	lds	r25, 0x055B
    1810:	a0 91 5c 05 	lds	r26, 0x055C
    1814:	b0 91 5d 05 	lds	r27, 0x055D
    1818:	01 96       	adiw	r24, 0x01	; 1
    181a:	a1 1d       	adc	r26, r1
    181c:	b1 1d       	adc	r27, r1
    181e:	80 93 5a 05 	sts	0x055A, r24
    1822:	90 93 5b 05 	sts	0x055B, r25
    1826:	a0 93 5c 05 	sts	0x055C, r26
    182a:	b0 93 5d 05 	sts	0x055D, r27
	
	if (count1 >= msecs1 && !overflowing1) {
    182e:	20 91 5a 05 	lds	r18, 0x055A
    1832:	30 91 5b 05 	lds	r19, 0x055B
    1836:	40 91 5c 05 	lds	r20, 0x055C
    183a:	50 91 5d 05 	lds	r21, 0x055D
    183e:	80 91 54 05 	lds	r24, 0x0554
    1842:	90 91 55 05 	lds	r25, 0x0555
    1846:	a0 91 56 05 	lds	r26, 0x0556
    184a:	b0 91 57 05 	lds	r27, 0x0557
    184e:	28 17       	cp	r18, r24
    1850:	39 07       	cpc	r19, r25
    1852:	4a 07       	cpc	r20, r26
    1854:	5b 07       	cpc	r21, r27
    1856:	b0 f0       	brcs	.+44     	; 0x1884 <_ZN6Timer19_overflowEv+0x7c>
    1858:	80 91 5e 05 	lds	r24, 0x055E
    185c:	88 23       	and	r24, r24
    185e:	91 f4       	brne	.+36     	; 0x1884 <_ZN6Timer19_overflowEv+0x7c>
		overflowing1 = 1;
    1860:	81 e0       	ldi	r24, 0x01	; 1
    1862:	80 93 5e 05 	sts	0x055E, r24
		count1 = 0;
    1866:	10 92 5a 05 	sts	0x055A, r1
    186a:	10 92 5b 05 	sts	0x055B, r1
    186e:	10 92 5c 05 	sts	0x055C, r1
    1872:	10 92 5d 05 	sts	0x055D, r1
		(*func1)();
    1876:	e0 91 58 05 	lds	r30, 0x0558
    187a:	f0 91 59 05 	lds	r31, 0x0559
    187e:	19 95       	eicall
		overflowing1 = 0;
    1880:	10 92 5e 05 	sts	0x055E, r1
    1884:	08 95       	ret

00001886 <__vector_20>:
	}
}

ISR(TIMER1_OVF_vect) {
    1886:	1f 92       	push	r1
    1888:	0f 92       	push	r0
    188a:	0f b6       	in	r0, 0x3f	; 63
    188c:	0f 92       	push	r0
    188e:	0b b6       	in	r0, 0x3b	; 59
    1890:	0f 92       	push	r0
    1892:	11 24       	eor	r1, r1
    1894:	2f 93       	push	r18
    1896:	3f 93       	push	r19
    1898:	4f 93       	push	r20
    189a:	5f 93       	push	r21
    189c:	6f 93       	push	r22
    189e:	7f 93       	push	r23
    18a0:	8f 93       	push	r24
    18a2:	9f 93       	push	r25
    18a4:	af 93       	push	r26
    18a6:	bf 93       	push	r27
    18a8:	ef 93       	push	r30
    18aa:	ff 93       	push	r31
	TCNT1L = Timer1::tcnt1 & 0xFF;
    18ac:	80 91 5f 05 	lds	r24, 0x055F
    18b0:	90 91 60 05 	lds	r25, 0x0560
    18b4:	80 93 84 00 	sts	0x0084, r24
	TCNT1H = Timer1::tcnt1 >> 8;
    18b8:	80 91 5f 05 	lds	r24, 0x055F
    18bc:	90 91 60 05 	lds	r25, 0x0560
    18c0:	90 93 85 00 	sts	0x0085, r25
	Timer1::_overflow();
    18c4:	0e 94 04 0c 	call	0x1808	; 0x1808 <_ZN6Timer19_overflowEv>
}
    18c8:	ff 91       	pop	r31
    18ca:	ef 91       	pop	r30
    18cc:	bf 91       	pop	r27
    18ce:	af 91       	pop	r26
    18d0:	9f 91       	pop	r25
    18d2:	8f 91       	pop	r24
    18d4:	7f 91       	pop	r23
    18d6:	6f 91       	pop	r22
    18d8:	5f 91       	pop	r21
    18da:	4f 91       	pop	r20
    18dc:	3f 91       	pop	r19
    18de:	2f 91       	pop	r18
    18e0:	0f 90       	pop	r0
    18e2:	0b be       	out	0x3b, r0	; 59
    18e4:	0f 90       	pop	r0
    18e6:	0f be       	out	0x3f, r0	; 63
    18e8:	0f 90       	pop	r0
    18ea:	1f 90       	pop	r1
    18ec:	18 95       	reti

000018ee <attachInterrupt>:

static volatile voidFuncPtr intFunc[EXTERNAL_NUM_INTERRUPTS];
// volatile static voidFuncPtr twiIntFunc;

void attachInterrupt(uint8_t interruptNum, void (*userFunc)(void), int mode) {
  if(interruptNum < EXTERNAL_NUM_INTERRUPTS) {
    18ee:	88 30       	cpi	r24, 0x08	; 8
    18f0:	08 f0       	brcs	.+2      	; 0x18f4 <attachInterrupt+0x6>
    18f2:	78 c0       	rjmp	.+240    	; 0x19e4 <attachInterrupt+0xf6>
    intFunc[interruptNum] = userFunc;
    18f4:	e8 2f       	mov	r30, r24
    18f6:	f0 e0       	ldi	r31, 0x00	; 0
    18f8:	ee 0f       	add	r30, r30
    18fa:	ff 1f       	adc	r31, r31
    18fc:	ef 59       	subi	r30, 0x9F	; 159
    18fe:	fa 4f       	sbci	r31, 0xFA	; 250
    1900:	71 83       	std	Z+1, r23	; 0x01
    1902:	60 83       	st	Z, r22
    // to the configuration bits in the hardware register, so we simply shift
    // the mode into place.
      
    // Enable the interrupt.
      
    switch (interruptNum) {
    1904:	83 30       	cpi	r24, 0x03	; 3
    1906:	d9 f0       	breq	.+54     	; 0x193e <attachInterrupt+0x50>
    1908:	84 30       	cpi	r24, 0x04	; 4
    190a:	30 f4       	brcc	.+12     	; 0x1918 <attachInterrupt+0x2a>
    190c:	81 30       	cpi	r24, 0x01	; 1
    190e:	09 f4       	brne	.+2      	; 0x1912 <attachInterrupt+0x24>
    1910:	44 c0       	rjmp	.+136    	; 0x199a <attachInterrupt+0xac>
    1912:	82 30       	cpi	r24, 0x02	; 2
    1914:	60 f4       	brcc	.+24     	; 0x192e <attachInterrupt+0x40>
    1916:	39 c0       	rjmp	.+114    	; 0x198a <attachInterrupt+0x9c>
    1918:	85 30       	cpi	r24, 0x05	; 5
    191a:	51 f1       	breq	.+84     	; 0x1970 <attachInterrupt+0x82>
    191c:	85 30       	cpi	r24, 0x05	; 5
    191e:	d8 f0       	brcs	.+54     	; 0x1956 <attachInterrupt+0x68>
    1920:	86 30       	cpi	r24, 0x06	; 6
    1922:	09 f4       	brne	.+2      	; 0x1926 <attachInterrupt+0x38>
    1924:	46 c0       	rjmp	.+140    	; 0x19b2 <attachInterrupt+0xc4>
    1926:	87 30       	cpi	r24, 0x07	; 7
    1928:	09 f0       	breq	.+2      	; 0x192c <attachInterrupt+0x3e>
    192a:	5c c0       	rjmp	.+184    	; 0x19e4 <attachInterrupt+0xf6>
    192c:	4f c0       	rjmp	.+158    	; 0x19cc <attachInterrupt+0xde>
        EICRB = (EICRB & ~((1<<ISC60) | (1<<ISC61))) | (mode << ISC60);
        EIMSK |= (1<<INT6);
        break;
#elif defined(EICRA) && defined(EICRB) && defined(EIMSK)
    case 2:
      EICRA = (EICRA & ~((1 << ISC00) | (1 << ISC01))) | (mode << ISC00);
    192e:	80 91 69 00 	lds	r24, 0x0069
    1932:	8c 7f       	andi	r24, 0xFC	; 252
    1934:	84 2b       	or	r24, r20
    1936:	80 93 69 00 	sts	0x0069, r24
      EIMSK |= (1 << INT0);
    193a:	e8 9a       	sbi	0x1d, 0	; 29
    193c:	08 95       	ret
      break;
    case 3:
      EICRA = (EICRA & ~((1 << ISC10) | (1 << ISC11))) | (mode << ISC10);
    193e:	80 91 69 00 	lds	r24, 0x0069
    1942:	44 0f       	add	r20, r20
    1944:	55 1f       	adc	r21, r21
    1946:	44 0f       	add	r20, r20
    1948:	55 1f       	adc	r21, r21
    194a:	83 7f       	andi	r24, 0xF3	; 243
    194c:	84 2b       	or	r24, r20
    194e:	80 93 69 00 	sts	0x0069, r24
      EIMSK |= (1 << INT1);
    1952:	e9 9a       	sbi	0x1d, 1	; 29
    1954:	08 95       	ret
      break;
    case 4:
      EICRA = (EICRA & ~((1 << ISC20) | (1 << ISC21))) | (mode << ISC20);
    1956:	80 91 69 00 	lds	r24, 0x0069
    195a:	74 e0       	ldi	r23, 0x04	; 4
    195c:	44 0f       	add	r20, r20
    195e:	55 1f       	adc	r21, r21
    1960:	7a 95       	dec	r23
    1962:	e1 f7       	brne	.-8      	; 0x195c <attachInterrupt+0x6e>
    1964:	8f 7c       	andi	r24, 0xCF	; 207
    1966:	84 2b       	or	r24, r20
    1968:	80 93 69 00 	sts	0x0069, r24
      EIMSK |= (1 << INT2);
    196c:	ea 9a       	sbi	0x1d, 2	; 29
    196e:	08 95       	ret
      break;
    case 5:
      EICRA = (EICRA & ~((1 << ISC30) | (1 << ISC31))) | (mode << ISC30);
    1970:	80 91 69 00 	lds	r24, 0x0069
    1974:	66 e0       	ldi	r22, 0x06	; 6
    1976:	44 0f       	add	r20, r20
    1978:	55 1f       	adc	r21, r21
    197a:	6a 95       	dec	r22
    197c:	e1 f7       	brne	.-8      	; 0x1976 <attachInterrupt+0x88>
    197e:	8f 73       	andi	r24, 0x3F	; 63
    1980:	84 2b       	or	r24, r20
    1982:	80 93 69 00 	sts	0x0069, r24
      EIMSK |= (1 << INT3);
    1986:	eb 9a       	sbi	0x1d, 3	; 29
    1988:	08 95       	ret
      break;
    case 0:
      EICRB = (EICRB & ~((1 << ISC40) | (1 << ISC41))) | (mode << ISC40);
    198a:	80 91 6a 00 	lds	r24, 0x006A
    198e:	8c 7f       	andi	r24, 0xFC	; 252
    1990:	84 2b       	or	r24, r20
    1992:	80 93 6a 00 	sts	0x006A, r24
      EIMSK |= (1 << INT4);
    1996:	ec 9a       	sbi	0x1d, 4	; 29
    1998:	08 95       	ret
      break;
    case 1:
      EICRB = (EICRB & ~((1 << ISC50) | (1 << ISC51))) | (mode << ISC50);
    199a:	80 91 6a 00 	lds	r24, 0x006A
    199e:	44 0f       	add	r20, r20
    19a0:	55 1f       	adc	r21, r21
    19a2:	44 0f       	add	r20, r20
    19a4:	55 1f       	adc	r21, r21
    19a6:	83 7f       	andi	r24, 0xF3	; 243
    19a8:	84 2b       	or	r24, r20
    19aa:	80 93 6a 00 	sts	0x006A, r24
      EIMSK |= (1 << INT5);
    19ae:	ed 9a       	sbi	0x1d, 5	; 29
    19b0:	08 95       	ret
      break;
    case 6:
      EICRB = (EICRB & ~((1 << ISC60) | (1 << ISC61))) | (mode << ISC60);
    19b2:	80 91 6a 00 	lds	r24, 0x006A
    19b6:	24 e0       	ldi	r18, 0x04	; 4
    19b8:	44 0f       	add	r20, r20
    19ba:	55 1f       	adc	r21, r21
    19bc:	2a 95       	dec	r18
    19be:	e1 f7       	brne	.-8      	; 0x19b8 <attachInterrupt+0xca>
    19c0:	8f 7c       	andi	r24, 0xCF	; 207
    19c2:	84 2b       	or	r24, r20
    19c4:	80 93 6a 00 	sts	0x006A, r24
      EIMSK |= (1 << INT6);
    19c8:	ee 9a       	sbi	0x1d, 6	; 29
    19ca:	08 95       	ret
      break;
    case 7:
      EICRB = (EICRB & ~((1 << ISC70) | (1 << ISC71))) | (mode << ISC70);
    19cc:	80 91 6a 00 	lds	r24, 0x006A
    19d0:	96 e0       	ldi	r25, 0x06	; 6
    19d2:	44 0f       	add	r20, r20
    19d4:	55 1f       	adc	r21, r21
    19d6:	9a 95       	dec	r25
    19d8:	e1 f7       	brne	.-8      	; 0x19d2 <attachInterrupt+0xe4>
    19da:	8f 73       	andi	r24, 0x3F	; 63
    19dc:	84 2b       	or	r24, r20
    19de:	80 93 6a 00 	sts	0x006A, r24
      EIMSK |= (1 << INT7);
    19e2:	ef 9a       	sbi	0x1d, 7	; 29
    19e4:	08 95       	ret

000019e6 <detachInterrupt>:
    }
  }
}

void detachInterrupt(uint8_t interruptNum) {
  if(interruptNum < EXTERNAL_NUM_INTERRUPTS) {
    19e6:	88 30       	cpi	r24, 0x08	; 8
    19e8:	48 f5       	brcc	.+82     	; 0x1a3c <detachInterrupt+0x56>
    // Disable the interrupt.  (We can't assume that interruptNum is equal
    // to the number of the EIMSK bit to clear, as this isn't true on the 
    // ATmega8.  There, INT0 is 6 and INT1 is 7.)
    switch (interruptNum) {
    19ea:	83 30       	cpi	r24, 0x03	; 3
    19ec:	91 f0       	breq	.+36     	; 0x1a12 <detachInterrupt+0x2c>
    19ee:	84 30       	cpi	r24, 0x04	; 4
    19f0:	28 f4       	brcc	.+10     	; 0x19fc <detachInterrupt+0x16>
    19f2:	81 30       	cpi	r24, 0x01	; 1
    19f4:	b1 f0       	breq	.+44     	; 0x1a22 <detachInterrupt+0x3c>
    19f6:	82 30       	cpi	r24, 0x02	; 2
    19f8:	50 f4       	brcc	.+20     	; 0x1a0e <detachInterrupt+0x28>
    19fa:	11 c0       	rjmp	.+34     	; 0x1a1e <detachInterrupt+0x38>
    19fc:	85 30       	cpi	r24, 0x05	; 5
    19fe:	69 f0       	breq	.+26     	; 0x1a1a <detachInterrupt+0x34>
    1a00:	85 30       	cpi	r24, 0x05	; 5
    1a02:	48 f0       	brcs	.+18     	; 0x1a16 <detachInterrupt+0x30>
    1a04:	86 30       	cpi	r24, 0x06	; 6
    1a06:	79 f0       	breq	.+30     	; 0x1a26 <detachInterrupt+0x40>
    1a08:	87 30       	cpi	r24, 0x07	; 7
    1a0a:	81 f4       	brne	.+32     	; 0x1a2c <detachInterrupt+0x46>
    1a0c:	0e c0       	rjmp	.+28     	; 0x1a2a <detachInterrupt+0x44>
    case 4:
        EIMSK &= ~(1<<INT6);
        break;	
#elif defined(EICRA) && defined(EICRB) && defined(EIMSK)
    case 2:
      EIMSK &= ~(1 << INT0);
    1a0e:	e8 98       	cbi	0x1d, 0	; 29
    1a10:	0d c0       	rjmp	.+26     	; 0x1a2c <detachInterrupt+0x46>
      break;
    case 3:
      EIMSK &= ~(1 << INT1);
    1a12:	e9 98       	cbi	0x1d, 1	; 29
    1a14:	0b c0       	rjmp	.+22     	; 0x1a2c <detachInterrupt+0x46>
      break;
    case 4:
      EIMSK &= ~(1 << INT2);
    1a16:	ea 98       	cbi	0x1d, 2	; 29
    1a18:	09 c0       	rjmp	.+18     	; 0x1a2c <detachInterrupt+0x46>
      break;
    case 5:
      EIMSK &= ~(1 << INT3);
    1a1a:	eb 98       	cbi	0x1d, 3	; 29
    1a1c:	07 c0       	rjmp	.+14     	; 0x1a2c <detachInterrupt+0x46>
      break;
    case 0:
      EIMSK &= ~(1 << INT4);
    1a1e:	ec 98       	cbi	0x1d, 4	; 29
    1a20:	05 c0       	rjmp	.+10     	; 0x1a2c <detachInterrupt+0x46>
      break;
    case 1:
      EIMSK &= ~(1 << INT5);
    1a22:	ed 98       	cbi	0x1d, 5	; 29
    1a24:	03 c0       	rjmp	.+6      	; 0x1a2c <detachInterrupt+0x46>
      break;
    case 6:
      EIMSK &= ~(1 << INT6);
    1a26:	ee 98       	cbi	0x1d, 6	; 29
    1a28:	01 c0       	rjmp	.+2      	; 0x1a2c <detachInterrupt+0x46>
      break;
    case 7:
      EIMSK &= ~(1 << INT7);
    1a2a:	ef 98       	cbi	0x1d, 7	; 29
    #endif
      break;
#endif
    }
      
    intFunc[interruptNum] = 0;
    1a2c:	e8 2f       	mov	r30, r24
    1a2e:	f0 e0       	ldi	r31, 0x00	; 0
    1a30:	ee 0f       	add	r30, r30
    1a32:	ff 1f       	adc	r31, r31
    1a34:	ef 59       	subi	r30, 0x9F	; 159
    1a36:	fa 4f       	sbci	r31, 0xFA	; 250
    1a38:	11 82       	std	Z+1, r1	; 0x01
    1a3a:	10 82       	st	Z, r1
    1a3c:	08 95       	ret

00001a3e <__vector_1>:
		intFunc[EXTERNAL_INT_4]();
}

#elif defined(EICRA) && defined(EICRB)

ISR(INT0_vect) {
    1a3e:	1f 92       	push	r1
    1a40:	0f 92       	push	r0
    1a42:	0f b6       	in	r0, 0x3f	; 63
    1a44:	0f 92       	push	r0
    1a46:	0b b6       	in	r0, 0x3b	; 59
    1a48:	0f 92       	push	r0
    1a4a:	11 24       	eor	r1, r1
    1a4c:	2f 93       	push	r18
    1a4e:	3f 93       	push	r19
    1a50:	4f 93       	push	r20
    1a52:	5f 93       	push	r21
    1a54:	6f 93       	push	r22
    1a56:	7f 93       	push	r23
    1a58:	8f 93       	push	r24
    1a5a:	9f 93       	push	r25
    1a5c:	af 93       	push	r26
    1a5e:	bf 93       	push	r27
    1a60:	ef 93       	push	r30
    1a62:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_2])
    1a64:	80 91 65 05 	lds	r24, 0x0565
    1a68:	90 91 66 05 	lds	r25, 0x0566
    1a6c:	89 2b       	or	r24, r25
    1a6e:	29 f0       	breq	.+10     	; 0x1a7a <__vector_1+0x3c>
    intFunc[EXTERNAL_INT_2]();
    1a70:	e0 91 65 05 	lds	r30, 0x0565
    1a74:	f0 91 66 05 	lds	r31, 0x0566
    1a78:	19 95       	eicall
}
    1a7a:	ff 91       	pop	r31
    1a7c:	ef 91       	pop	r30
    1a7e:	bf 91       	pop	r27
    1a80:	af 91       	pop	r26
    1a82:	9f 91       	pop	r25
    1a84:	8f 91       	pop	r24
    1a86:	7f 91       	pop	r23
    1a88:	6f 91       	pop	r22
    1a8a:	5f 91       	pop	r21
    1a8c:	4f 91       	pop	r20
    1a8e:	3f 91       	pop	r19
    1a90:	2f 91       	pop	r18
    1a92:	0f 90       	pop	r0
    1a94:	0b be       	out	0x3b, r0	; 59
    1a96:	0f 90       	pop	r0
    1a98:	0f be       	out	0x3f, r0	; 63
    1a9a:	0f 90       	pop	r0
    1a9c:	1f 90       	pop	r1
    1a9e:	18 95       	reti

00001aa0 <__vector_2>:

ISR(INT1_vect) {
    1aa0:	1f 92       	push	r1
    1aa2:	0f 92       	push	r0
    1aa4:	0f b6       	in	r0, 0x3f	; 63
    1aa6:	0f 92       	push	r0
    1aa8:	0b b6       	in	r0, 0x3b	; 59
    1aaa:	0f 92       	push	r0
    1aac:	11 24       	eor	r1, r1
    1aae:	2f 93       	push	r18
    1ab0:	3f 93       	push	r19
    1ab2:	4f 93       	push	r20
    1ab4:	5f 93       	push	r21
    1ab6:	6f 93       	push	r22
    1ab8:	7f 93       	push	r23
    1aba:	8f 93       	push	r24
    1abc:	9f 93       	push	r25
    1abe:	af 93       	push	r26
    1ac0:	bf 93       	push	r27
    1ac2:	ef 93       	push	r30
    1ac4:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_3])
    1ac6:	80 91 67 05 	lds	r24, 0x0567
    1aca:	90 91 68 05 	lds	r25, 0x0568
    1ace:	89 2b       	or	r24, r25
    1ad0:	29 f0       	breq	.+10     	; 0x1adc <__vector_2+0x3c>
    intFunc[EXTERNAL_INT_3]();
    1ad2:	e0 91 67 05 	lds	r30, 0x0567
    1ad6:	f0 91 68 05 	lds	r31, 0x0568
    1ada:	19 95       	eicall
}
    1adc:	ff 91       	pop	r31
    1ade:	ef 91       	pop	r30
    1ae0:	bf 91       	pop	r27
    1ae2:	af 91       	pop	r26
    1ae4:	9f 91       	pop	r25
    1ae6:	8f 91       	pop	r24
    1ae8:	7f 91       	pop	r23
    1aea:	6f 91       	pop	r22
    1aec:	5f 91       	pop	r21
    1aee:	4f 91       	pop	r20
    1af0:	3f 91       	pop	r19
    1af2:	2f 91       	pop	r18
    1af4:	0f 90       	pop	r0
    1af6:	0b be       	out	0x3b, r0	; 59
    1af8:	0f 90       	pop	r0
    1afa:	0f be       	out	0x3f, r0	; 63
    1afc:	0f 90       	pop	r0
    1afe:	1f 90       	pop	r1
    1b00:	18 95       	reti

00001b02 <__vector_3>:

ISR(INT2_vect) {
    1b02:	1f 92       	push	r1
    1b04:	0f 92       	push	r0
    1b06:	0f b6       	in	r0, 0x3f	; 63
    1b08:	0f 92       	push	r0
    1b0a:	0b b6       	in	r0, 0x3b	; 59
    1b0c:	0f 92       	push	r0
    1b0e:	11 24       	eor	r1, r1
    1b10:	2f 93       	push	r18
    1b12:	3f 93       	push	r19
    1b14:	4f 93       	push	r20
    1b16:	5f 93       	push	r21
    1b18:	6f 93       	push	r22
    1b1a:	7f 93       	push	r23
    1b1c:	8f 93       	push	r24
    1b1e:	9f 93       	push	r25
    1b20:	af 93       	push	r26
    1b22:	bf 93       	push	r27
    1b24:	ef 93       	push	r30
    1b26:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_4])
    1b28:	80 91 69 05 	lds	r24, 0x0569
    1b2c:	90 91 6a 05 	lds	r25, 0x056A
    1b30:	89 2b       	or	r24, r25
    1b32:	29 f0       	breq	.+10     	; 0x1b3e <__vector_3+0x3c>
    intFunc[EXTERNAL_INT_4]();
    1b34:	e0 91 69 05 	lds	r30, 0x0569
    1b38:	f0 91 6a 05 	lds	r31, 0x056A
    1b3c:	19 95       	eicall
}
    1b3e:	ff 91       	pop	r31
    1b40:	ef 91       	pop	r30
    1b42:	bf 91       	pop	r27
    1b44:	af 91       	pop	r26
    1b46:	9f 91       	pop	r25
    1b48:	8f 91       	pop	r24
    1b4a:	7f 91       	pop	r23
    1b4c:	6f 91       	pop	r22
    1b4e:	5f 91       	pop	r21
    1b50:	4f 91       	pop	r20
    1b52:	3f 91       	pop	r19
    1b54:	2f 91       	pop	r18
    1b56:	0f 90       	pop	r0
    1b58:	0b be       	out	0x3b, r0	; 59
    1b5a:	0f 90       	pop	r0
    1b5c:	0f be       	out	0x3f, r0	; 63
    1b5e:	0f 90       	pop	r0
    1b60:	1f 90       	pop	r1
    1b62:	18 95       	reti

00001b64 <__vector_4>:

ISR(INT3_vect) {
    1b64:	1f 92       	push	r1
    1b66:	0f 92       	push	r0
    1b68:	0f b6       	in	r0, 0x3f	; 63
    1b6a:	0f 92       	push	r0
    1b6c:	0b b6       	in	r0, 0x3b	; 59
    1b6e:	0f 92       	push	r0
    1b70:	11 24       	eor	r1, r1
    1b72:	2f 93       	push	r18
    1b74:	3f 93       	push	r19
    1b76:	4f 93       	push	r20
    1b78:	5f 93       	push	r21
    1b7a:	6f 93       	push	r22
    1b7c:	7f 93       	push	r23
    1b7e:	8f 93       	push	r24
    1b80:	9f 93       	push	r25
    1b82:	af 93       	push	r26
    1b84:	bf 93       	push	r27
    1b86:	ef 93       	push	r30
    1b88:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_5])
    1b8a:	80 91 6b 05 	lds	r24, 0x056B
    1b8e:	90 91 6c 05 	lds	r25, 0x056C
    1b92:	89 2b       	or	r24, r25
    1b94:	29 f0       	breq	.+10     	; 0x1ba0 <__vector_4+0x3c>
    intFunc[EXTERNAL_INT_5]();
    1b96:	e0 91 6b 05 	lds	r30, 0x056B
    1b9a:	f0 91 6c 05 	lds	r31, 0x056C
    1b9e:	19 95       	eicall
}
    1ba0:	ff 91       	pop	r31
    1ba2:	ef 91       	pop	r30
    1ba4:	bf 91       	pop	r27
    1ba6:	af 91       	pop	r26
    1ba8:	9f 91       	pop	r25
    1baa:	8f 91       	pop	r24
    1bac:	7f 91       	pop	r23
    1bae:	6f 91       	pop	r22
    1bb0:	5f 91       	pop	r21
    1bb2:	4f 91       	pop	r20
    1bb4:	3f 91       	pop	r19
    1bb6:	2f 91       	pop	r18
    1bb8:	0f 90       	pop	r0
    1bba:	0b be       	out	0x3b, r0	; 59
    1bbc:	0f 90       	pop	r0
    1bbe:	0f be       	out	0x3f, r0	; 63
    1bc0:	0f 90       	pop	r0
    1bc2:	1f 90       	pop	r1
    1bc4:	18 95       	reti

00001bc6 <__vector_5>:

ISR(INT4_vect) {
    1bc6:	1f 92       	push	r1
    1bc8:	0f 92       	push	r0
    1bca:	0f b6       	in	r0, 0x3f	; 63
    1bcc:	0f 92       	push	r0
    1bce:	0b b6       	in	r0, 0x3b	; 59
    1bd0:	0f 92       	push	r0
    1bd2:	11 24       	eor	r1, r1
    1bd4:	2f 93       	push	r18
    1bd6:	3f 93       	push	r19
    1bd8:	4f 93       	push	r20
    1bda:	5f 93       	push	r21
    1bdc:	6f 93       	push	r22
    1bde:	7f 93       	push	r23
    1be0:	8f 93       	push	r24
    1be2:	9f 93       	push	r25
    1be4:	af 93       	push	r26
    1be6:	bf 93       	push	r27
    1be8:	ef 93       	push	r30
    1bea:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_0])
    1bec:	80 91 61 05 	lds	r24, 0x0561
    1bf0:	90 91 62 05 	lds	r25, 0x0562
    1bf4:	89 2b       	or	r24, r25
    1bf6:	29 f0       	breq	.+10     	; 0x1c02 <__vector_5+0x3c>
    intFunc[EXTERNAL_INT_0]();
    1bf8:	e0 91 61 05 	lds	r30, 0x0561
    1bfc:	f0 91 62 05 	lds	r31, 0x0562
    1c00:	19 95       	eicall
}
    1c02:	ff 91       	pop	r31
    1c04:	ef 91       	pop	r30
    1c06:	bf 91       	pop	r27
    1c08:	af 91       	pop	r26
    1c0a:	9f 91       	pop	r25
    1c0c:	8f 91       	pop	r24
    1c0e:	7f 91       	pop	r23
    1c10:	6f 91       	pop	r22
    1c12:	5f 91       	pop	r21
    1c14:	4f 91       	pop	r20
    1c16:	3f 91       	pop	r19
    1c18:	2f 91       	pop	r18
    1c1a:	0f 90       	pop	r0
    1c1c:	0b be       	out	0x3b, r0	; 59
    1c1e:	0f 90       	pop	r0
    1c20:	0f be       	out	0x3f, r0	; 63
    1c22:	0f 90       	pop	r0
    1c24:	1f 90       	pop	r1
    1c26:	18 95       	reti

00001c28 <__vector_6>:

ISR(INT5_vect) {
    1c28:	1f 92       	push	r1
    1c2a:	0f 92       	push	r0
    1c2c:	0f b6       	in	r0, 0x3f	; 63
    1c2e:	0f 92       	push	r0
    1c30:	0b b6       	in	r0, 0x3b	; 59
    1c32:	0f 92       	push	r0
    1c34:	11 24       	eor	r1, r1
    1c36:	2f 93       	push	r18
    1c38:	3f 93       	push	r19
    1c3a:	4f 93       	push	r20
    1c3c:	5f 93       	push	r21
    1c3e:	6f 93       	push	r22
    1c40:	7f 93       	push	r23
    1c42:	8f 93       	push	r24
    1c44:	9f 93       	push	r25
    1c46:	af 93       	push	r26
    1c48:	bf 93       	push	r27
    1c4a:	ef 93       	push	r30
    1c4c:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_1])
    1c4e:	80 91 63 05 	lds	r24, 0x0563
    1c52:	90 91 64 05 	lds	r25, 0x0564
    1c56:	89 2b       	or	r24, r25
    1c58:	29 f0       	breq	.+10     	; 0x1c64 <__vector_6+0x3c>
    intFunc[EXTERNAL_INT_1]();
    1c5a:	e0 91 63 05 	lds	r30, 0x0563
    1c5e:	f0 91 64 05 	lds	r31, 0x0564
    1c62:	19 95       	eicall
}
    1c64:	ff 91       	pop	r31
    1c66:	ef 91       	pop	r30
    1c68:	bf 91       	pop	r27
    1c6a:	af 91       	pop	r26
    1c6c:	9f 91       	pop	r25
    1c6e:	8f 91       	pop	r24
    1c70:	7f 91       	pop	r23
    1c72:	6f 91       	pop	r22
    1c74:	5f 91       	pop	r21
    1c76:	4f 91       	pop	r20
    1c78:	3f 91       	pop	r19
    1c7a:	2f 91       	pop	r18
    1c7c:	0f 90       	pop	r0
    1c7e:	0b be       	out	0x3b, r0	; 59
    1c80:	0f 90       	pop	r0
    1c82:	0f be       	out	0x3f, r0	; 63
    1c84:	0f 90       	pop	r0
    1c86:	1f 90       	pop	r1
    1c88:	18 95       	reti

00001c8a <__vector_7>:

ISR(INT6_vect) {
    1c8a:	1f 92       	push	r1
    1c8c:	0f 92       	push	r0
    1c8e:	0f b6       	in	r0, 0x3f	; 63
    1c90:	0f 92       	push	r0
    1c92:	0b b6       	in	r0, 0x3b	; 59
    1c94:	0f 92       	push	r0
    1c96:	11 24       	eor	r1, r1
    1c98:	2f 93       	push	r18
    1c9a:	3f 93       	push	r19
    1c9c:	4f 93       	push	r20
    1c9e:	5f 93       	push	r21
    1ca0:	6f 93       	push	r22
    1ca2:	7f 93       	push	r23
    1ca4:	8f 93       	push	r24
    1ca6:	9f 93       	push	r25
    1ca8:	af 93       	push	r26
    1caa:	bf 93       	push	r27
    1cac:	ef 93       	push	r30
    1cae:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_6])
    1cb0:	80 91 6d 05 	lds	r24, 0x056D
    1cb4:	90 91 6e 05 	lds	r25, 0x056E
    1cb8:	89 2b       	or	r24, r25
    1cba:	29 f0       	breq	.+10     	; 0x1cc6 <__vector_7+0x3c>
    intFunc[EXTERNAL_INT_6]();
    1cbc:	e0 91 6d 05 	lds	r30, 0x056D
    1cc0:	f0 91 6e 05 	lds	r31, 0x056E
    1cc4:	19 95       	eicall
}
    1cc6:	ff 91       	pop	r31
    1cc8:	ef 91       	pop	r30
    1cca:	bf 91       	pop	r27
    1ccc:	af 91       	pop	r26
    1cce:	9f 91       	pop	r25
    1cd0:	8f 91       	pop	r24
    1cd2:	7f 91       	pop	r23
    1cd4:	6f 91       	pop	r22
    1cd6:	5f 91       	pop	r21
    1cd8:	4f 91       	pop	r20
    1cda:	3f 91       	pop	r19
    1cdc:	2f 91       	pop	r18
    1cde:	0f 90       	pop	r0
    1ce0:	0b be       	out	0x3b, r0	; 59
    1ce2:	0f 90       	pop	r0
    1ce4:	0f be       	out	0x3f, r0	; 63
    1ce6:	0f 90       	pop	r0
    1ce8:	1f 90       	pop	r1
    1cea:	18 95       	reti

00001cec <__vector_8>:

ISR(INT7_vect) {
    1cec:	1f 92       	push	r1
    1cee:	0f 92       	push	r0
    1cf0:	0f b6       	in	r0, 0x3f	; 63
    1cf2:	0f 92       	push	r0
    1cf4:	0b b6       	in	r0, 0x3b	; 59
    1cf6:	0f 92       	push	r0
    1cf8:	11 24       	eor	r1, r1
    1cfa:	2f 93       	push	r18
    1cfc:	3f 93       	push	r19
    1cfe:	4f 93       	push	r20
    1d00:	5f 93       	push	r21
    1d02:	6f 93       	push	r22
    1d04:	7f 93       	push	r23
    1d06:	8f 93       	push	r24
    1d08:	9f 93       	push	r25
    1d0a:	af 93       	push	r26
    1d0c:	bf 93       	push	r27
    1d0e:	ef 93       	push	r30
    1d10:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_7])
    1d12:	80 91 6f 05 	lds	r24, 0x056F
    1d16:	90 91 70 05 	lds	r25, 0x0570
    1d1a:	89 2b       	or	r24, r25
    1d1c:	29 f0       	breq	.+10     	; 0x1d28 <__vector_8+0x3c>
    intFunc[EXTERNAL_INT_7]();
    1d1e:	e0 91 6f 05 	lds	r30, 0x056F
    1d22:	f0 91 70 05 	lds	r31, 0x0570
    1d26:	19 95       	eicall
}
    1d28:	ff 91       	pop	r31
    1d2a:	ef 91       	pop	r30
    1d2c:	bf 91       	pop	r27
    1d2e:	af 91       	pop	r26
    1d30:	9f 91       	pop	r25
    1d32:	8f 91       	pop	r24
    1d34:	7f 91       	pop	r23
    1d36:	6f 91       	pop	r22
    1d38:	5f 91       	pop	r21
    1d3a:	4f 91       	pop	r20
    1d3c:	3f 91       	pop	r19
    1d3e:	2f 91       	pop	r18
    1d40:	0f 90       	pop	r0
    1d42:	0b be       	out	0x3b, r0	; 59
    1d44:	0f 90       	pop	r0
    1d46:	0f be       	out	0x3f, r0	; 63
    1d48:	0f 90       	pop	r0
    1d4a:	1f 90       	pop	r1
    1d4c:	18 95       	reti

00001d4e <_ZN7TwoWire17beginTransmissionEh>:
}

void TwoWire::beginTransmission(uint8_t address)
{
  // indicate that we are transmitting
  transmitting = 1;
    1d4e:	81 e0       	ldi	r24, 0x01	; 1
    1d50:	80 93 b6 05 	sts	0x05B6, r24
  // set address of targeted slave
  txAddress = address;
    1d54:	60 93 93 05 	sts	0x0593, r22
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    1d58:	10 92 b4 05 	sts	0x05B4, r1
  txBufferLength = 0;
    1d5c:	10 92 b5 05 	sts	0x05B5, r1
}
    1d60:	08 95       	ret

00001d62 <_ZN7TwoWire9availableEv>:
}

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
    1d62:	20 91 92 05 	lds	r18, 0x0592
    1d66:	30 e0       	ldi	r19, 0x00	; 0
    1d68:	80 91 91 05 	lds	r24, 0x0591
    1d6c:	28 1b       	sub	r18, r24
    1d6e:	31 09       	sbc	r19, r1
{
  return rxBufferLength - rxBufferIndex;
}
    1d70:	c9 01       	movw	r24, r18
    1d72:	08 95       	ret

00001d74 <_ZN7TwoWire4readEv>:
int TwoWire::read(void)
{
  int value = -1;
  
  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
    1d74:	40 91 91 05 	lds	r20, 0x0591
    1d78:	80 91 92 05 	lds	r24, 0x0592
    1d7c:	48 17       	cp	r20, r24
    1d7e:	18 f0       	brcs	.+6      	; 0x1d86 <_ZN7TwoWire4readEv+0x12>
    1d80:	2f ef       	ldi	r18, 0xFF	; 255
    1d82:	3f ef       	ldi	r19, 0xFF	; 255
    1d84:	0a c0       	rjmp	.+20     	; 0x1d9a <_ZN7TwoWire4readEv+0x26>
    value = rxBuffer[rxBufferIndex];
    1d86:	e4 2f       	mov	r30, r20
    1d88:	f0 e0       	ldi	r31, 0x00	; 0
    1d8a:	ef 58       	subi	r30, 0x8F	; 143
    1d8c:	fa 4f       	sbci	r31, 0xFA	; 250
    1d8e:	80 81       	ld	r24, Z
    1d90:	28 2f       	mov	r18, r24
    1d92:	30 e0       	ldi	r19, 0x00	; 0
    ++rxBufferIndex;
    1d94:	4f 5f       	subi	r20, 0xFF	; 255
    1d96:	40 93 91 05 	sts	0x0591, r20
  }

  return value;
}
    1d9a:	c9 01       	movw	r24, r18
    1d9c:	08 95       	ret

00001d9e <_ZN7TwoWire4peekEv>:
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
  int value = -1;
  
  if(rxBufferIndex < rxBufferLength){
    1d9e:	e0 91 91 05 	lds	r30, 0x0591
    1da2:	80 91 92 05 	lds	r24, 0x0592
    1da6:	e8 17       	cp	r30, r24
    1da8:	18 f0       	brcs	.+6      	; 0x1db0 <_ZN7TwoWire4peekEv+0x12>
    1daa:	ef ef       	ldi	r30, 0xFF	; 255
    1dac:	ff ef       	ldi	r31, 0xFF	; 255
    1dae:	06 c0       	rjmp	.+12     	; 0x1dbc <_ZN7TwoWire4peekEv+0x1e>
    value = rxBuffer[rxBufferIndex];
    1db0:	f0 e0       	ldi	r31, 0x00	; 0
    1db2:	ef 58       	subi	r30, 0x8F	; 143
    1db4:	fa 4f       	sbci	r31, 0xFA	; 250
    1db6:	80 81       	ld	r24, Z
    1db8:	e8 2f       	mov	r30, r24
    1dba:	f0 e0       	ldi	r31, 0x00	; 0
  }

  return value;
}
    1dbc:	cf 01       	movw	r24, r30
    1dbe:	08 95       	ret

00001dc0 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
  // XXX: to be implemented.
}
    1dc0:	08 95       	ret

00001dc2 <_GLOBAL__I__ZN7TwoWire8rxBufferE>:
    1dc2:	10 92 ba 05 	sts	0x05BA, r1
    1dc6:	10 92 b9 05 	sts	0x05B9, r1
    1dca:	88 ee       	ldi	r24, 0xE8	; 232
    1dcc:	93 e0       	ldi	r25, 0x03	; 3
    1dce:	a0 e0       	ldi	r26, 0x00	; 0
    1dd0:	b0 e0       	ldi	r27, 0x00	; 0
    1dd2:	80 93 bb 05 	sts	0x05BB, r24
    1dd6:	90 93 bc 05 	sts	0x05BC, r25
    1dda:	a0 93 bd 05 	sts	0x05BD, r26
    1dde:	b0 93 be 05 	sts	0x05BE, r27
void (*TwoWire::user_onRequest)(void);
void (*TwoWire::user_onReceive)(int);

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire()
    1de2:	8a e5       	ldi	r24, 0x5A	; 90
    1de4:	92 e0       	ldi	r25, 0x02	; 2
    1de6:	90 93 b8 05 	sts	0x05B8, r25
    1dea:	80 93 b7 05 	sts	0x05B7, r24
  user_onRequest = function;
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
    1dee:	08 95       	ret

00001df0 <_ZN7TwoWire5writeEPKhj>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
    1df0:	cf 92       	push	r12
    1df2:	df 92       	push	r13
    1df4:	ef 92       	push	r14
    1df6:	ff 92       	push	r15
    1df8:	0f 93       	push	r16
    1dfa:	1f 93       	push	r17
    1dfc:	cf 93       	push	r28
    1dfe:	df 93       	push	r29
    1e00:	7c 01       	movw	r14, r24
    1e02:	6b 01       	movw	r12, r22
    1e04:	8a 01       	movw	r16, r20
{
  if(transmitting){
    1e06:	80 91 b6 05 	lds	r24, 0x05B6
    1e0a:	88 23       	and	r24, r24
    1e0c:	a1 f0       	breq	.+40     	; 0x1e36 <_ZN7TwoWire5writeEPKhj+0x46>
    1e0e:	c0 e0       	ldi	r28, 0x00	; 0
    1e10:	d0 e0       	ldi	r29, 0x00	; 0
    1e12:	0d c0       	rjmp	.+26     	; 0x1e2e <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
      write(data[i]);
    1e14:	d7 01       	movw	r26, r14
    1e16:	ed 91       	ld	r30, X+
    1e18:	fc 91       	ld	r31, X
    1e1a:	d6 01       	movw	r26, r12
    1e1c:	ac 0f       	add	r26, r28
    1e1e:	bd 1f       	adc	r27, r29
    1e20:	01 90       	ld	r0, Z+
    1e22:	f0 81       	ld	r31, Z
    1e24:	e0 2d       	mov	r30, r0
    1e26:	c7 01       	movw	r24, r14
    1e28:	6c 91       	ld	r22, X
    1e2a:	19 95       	eicall
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
  if(transmitting){
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
    1e2c:	21 96       	adiw	r28, 0x01	; 1
    1e2e:	c0 17       	cp	r28, r16
    1e30:	d1 07       	cpc	r29, r17
    1e32:	80 f3       	brcs	.-32     	; 0x1e14 <_ZN7TwoWire5writeEPKhj+0x24>
    1e34:	04 c0       	rjmp	.+8      	; 0x1e3e <_ZN7TwoWire5writeEPKhj+0x4e>
      write(data[i]);
    }
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(data, quantity);
    1e36:	cb 01       	movw	r24, r22
    1e38:	64 2f       	mov	r22, r20
    1e3a:	0e 94 39 10 	call	0x2072	; 0x2072 <twi_transmit>
  }
  return quantity;
}
    1e3e:	c8 01       	movw	r24, r16
    1e40:	df 91       	pop	r29
    1e42:	cf 91       	pop	r28
    1e44:	1f 91       	pop	r17
    1e46:	0f 91       	pop	r16
    1e48:	ff 90       	pop	r15
    1e4a:	ef 90       	pop	r14
    1e4c:	df 90       	pop	r13
    1e4e:	cf 90       	pop	r12
    1e50:	08 95       	ret

00001e52 <_ZN7TwoWire5writeEh>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
    1e52:	df 93       	push	r29
    1e54:	cf 93       	push	r28
    1e56:	0f 92       	push	r0
    1e58:	cd b7       	in	r28, 0x3d	; 61
    1e5a:	de b7       	in	r29, 0x3e	; 62
    1e5c:	fc 01       	movw	r30, r24
    1e5e:	69 83       	std	Y+1, r22	; 0x01
{
  if(transmitting){
    1e60:	80 91 b6 05 	lds	r24, 0x05B6
    1e64:	88 23       	and	r24, r24
    1e66:	c9 f0       	breq	.+50     	; 0x1e9a <_ZN7TwoWire5writeEh+0x48>
  // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
    1e68:	80 91 b5 05 	lds	r24, 0x05B5
    1e6c:	80 32       	cpi	r24, 0x20	; 32
    1e6e:	38 f0       	brcs	.+14     	; 0x1e7e <_ZN7TwoWire5writeEh+0x2c>
  private:
    int write_error;
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
    1e70:	81 e0       	ldi	r24, 0x01	; 1
    1e72:	90 e0       	ldi	r25, 0x00	; 0
    1e74:	93 83       	std	Z+3, r25	; 0x03
    1e76:	82 83       	std	Z+2, r24	; 0x02
    1e78:	20 e0       	ldi	r18, 0x00	; 0
    1e7a:	30 e0       	ldi	r19, 0x00	; 0
    1e7c:	15 c0       	rjmp	.+42     	; 0x1ea8 <_ZN7TwoWire5writeEh+0x56>
      setWriteError();
      return 0;
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
    1e7e:	80 91 b4 05 	lds	r24, 0x05B4
    1e82:	e8 2f       	mov	r30, r24
    1e84:	f0 e0       	ldi	r31, 0x00	; 0
    1e86:	ec 56       	subi	r30, 0x6C	; 108
    1e88:	fa 4f       	sbci	r31, 0xFA	; 250
    1e8a:	99 81       	ldd	r25, Y+1	; 0x01
    1e8c:	90 83       	st	Z, r25
    ++txBufferIndex;
    1e8e:	8f 5f       	subi	r24, 0xFF	; 255
    1e90:	80 93 b4 05 	sts	0x05B4, r24
    // update amount in buffer   
    txBufferLength = txBufferIndex;
    1e94:	80 93 b5 05 	sts	0x05B5, r24
    1e98:	05 c0       	rjmp	.+10     	; 0x1ea4 <_ZN7TwoWire5writeEh+0x52>
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(&data, 1);
    1e9a:	ce 01       	movw	r24, r28
    1e9c:	01 96       	adiw	r24, 0x01	; 1
    1e9e:	61 e0       	ldi	r22, 0x01	; 1
    1ea0:	0e 94 39 10 	call	0x2072	; 0x2072 <twi_transmit>
    1ea4:	21 e0       	ldi	r18, 0x01	; 1
    1ea6:	30 e0       	ldi	r19, 0x00	; 0
  }
  return 1;
}
    1ea8:	c9 01       	movw	r24, r18
    1eaa:	0f 90       	pop	r0
    1eac:	cf 91       	pop	r28
    1eae:	df 91       	pop	r29
    1eb0:	08 95       	ret

00001eb2 <_ZN7TwoWire15endTransmissionEh>:
//	the bus tenure has been properly ended with a STOP. It
//	is very possible to leave the bus in a hung state if
//	no call to endTransmission(true) is made. Some I2C
//	devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
    1eb2:	0f 93       	push	r16
    1eb4:	06 2f       	mov	r16, r22
{
  // transmit buffer (blocking)
  int8_t ret = twi_writeTo(txAddress, txBuffer, txBufferLength, 1, sendStop);
    1eb6:	80 91 93 05 	lds	r24, 0x0593
    1eba:	64 e9       	ldi	r22, 0x94	; 148
    1ebc:	75 e0       	ldi	r23, 0x05	; 5
    1ebe:	40 91 b5 05 	lds	r20, 0x05B5
    1ec2:	21 e0       	ldi	r18, 0x01	; 1
    1ec4:	0e 94 e4 0f 	call	0x1fc8	; 0x1fc8 <twi_writeTo>
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    1ec8:	10 92 b4 05 	sts	0x05B4, r1
  txBufferLength = 0;
    1ecc:	10 92 b5 05 	sts	0x05B5, r1
  // indicate that we are done transmitting
  transmitting = 0;
    1ed0:	10 92 b6 05 	sts	0x05B6, r1
  return ret;
}
    1ed4:	0f 91       	pop	r16
    1ed6:	08 95       	ret

00001ed8 <_ZN7TwoWire15endTransmissionEv>:
//	This provides backwards compatibility with the original
//	definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
  return endTransmission(true);
    1ed8:	61 e0       	ldi	r22, 0x01	; 1
    1eda:	0e 94 59 0f 	call	0x1eb2	; 0x1eb2 <_ZN7TwoWire15endTransmissionEh>
}
    1ede:	08 95       	ret

00001ee0 <_ZN7TwoWire11requestFromEhhh>:
  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
    quantity = BUFFER_LENGTH;
  }
  // perform blocking read into buffer
  uint8_t read = twi_readFrom(address, rxBuffer, quantity, sendStop);
    1ee0:	41 32       	cpi	r20, 0x21	; 33
    1ee2:	08 f0       	brcs	.+2      	; 0x1ee6 <_ZN7TwoWire11requestFromEhhh+0x6>
    1ee4:	40 e2       	ldi	r20, 0x20	; 32
    1ee6:	86 2f       	mov	r24, r22
    1ee8:	61 e7       	ldi	r22, 0x71	; 113
    1eea:	75 e0       	ldi	r23, 0x05	; 5
    1eec:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <twi_readFrom>
  // set rx buffer iterator vars
  rxBufferIndex = 0;
    1ef0:	10 92 91 05 	sts	0x0591, r1
  rxBufferLength = read;
    1ef4:	80 93 92 05 	sts	0x0592, r24

  return read;
}
    1ef8:	08 95       	ret

00001efa <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
    1efa:	21 e0       	ldi	r18, 0x01	; 1
    1efc:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <_ZN7TwoWire11requestFromEhhh>
}
    1f00:	08 95       	ret

00001f02 <_ZN7TwoWire5beginEv>:

// Public Methods //////////////////////////////////////////////////////////////

void TwoWire::begin(void)
{
  rxBufferIndex = 0;
    1f02:	10 92 91 05 	sts	0x0591, r1
  rxBufferLength = 0;
    1f06:	10 92 92 05 	sts	0x0592, r1

  txBufferIndex = 0;
    1f0a:	10 92 b4 05 	sts	0x05B4, r1
  txBufferLength = 0;
    1f0e:	10 92 b5 05 	sts	0x05B5, r1

  twi_init();
    1f12:	0e 94 e9 11 	call	0x23d2	; 0x23d2 <twi_init>
}
    1f16:	08 95       	ret

00001f18 <main>:
#include <Arduino.h>

int main(void)
    1f18:	cf 93       	push	r28
    1f1a:	df 93       	push	r29
{
	init();
    1f1c:	0e 94 b6 12 	call	0x256c	; 0x256c <init>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    1f20:	0e 94 fb 03 	call	0x7f6	; 0x7f6 <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    1f24:	cf e2       	ldi	r28, 0x2F	; 47
    1f26:	d5 e0       	ldi	r29, 0x05	; 5
#endif
	
	setup();
    
	for (;;) {
		loop();
    1f28:	0e 94 7c 02 	call	0x4f8	; 0x4f8 <loop>
		if (serialEventRun) serialEventRun();
    1f2c:	20 97       	sbiw	r28, 0x00	; 0
    1f2e:	e1 f3       	breq	.-8      	; 0x1f28 <main+0x10>
    1f30:	0e 94 2f 05 	call	0xa5e	; 0xa5e <_Z14serialEventRunv>
    1f34:	f9 cf       	rjmp	.-14     	; 0x1f28 <main+0x10>

00001f36 <twi_readFrom>:
 *          length: number of bytes to read into array
 *          sendStop: Boolean indicating whether to send a stop at the end
 * Output   number of bytes read
 */
uint8_t twi_readFrom(uint8_t address, uint8_t* data, uint8_t length, uint8_t sendStop)
{
    1f36:	38 2f       	mov	r19, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    1f38:	41 32       	cpi	r20, 0x21	; 33
    1f3a:	10 f0       	brcs	.+4      	; 0x1f40 <twi_readFrom+0xa>
    1f3c:	40 e0       	ldi	r20, 0x00	; 0
    1f3e:	42 c0       	rjmp	.+132    	; 0x1fc4 <twi_readFrom+0x8e>
    return 0;
  }

  // wait until twi is ready, become master receiver
  while(TWI_READY != twi_state){
    1f40:	80 91 c3 05 	lds	r24, 0x05C3
    1f44:	88 23       	and	r24, r24
    1f46:	e1 f7       	brne	.-8      	; 0x1f40 <twi_readFrom+0xa>
    continue;
  }
  twi_state = TWI_MRX;
    1f48:	91 e0       	ldi	r25, 0x01	; 1
    1f4a:	90 93 c3 05 	sts	0x05C3, r25
  twi_sendStop = sendStop;
    1f4e:	20 93 c5 05 	sts	0x05C5, r18
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    1f52:	8f ef       	ldi	r24, 0xFF	; 255
    1f54:	80 93 30 06 	sts	0x0630, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    1f58:	10 92 eb 05 	sts	0x05EB, r1
  twi_masterBufferLength = length-1;  // This is not intuitive, read on...
    1f5c:	41 50       	subi	r20, 0x01	; 1
    1f5e:	40 93 ec 05 	sts	0x05EC, r20
    1f62:	4f 5f       	subi	r20, 0xFF	; 255
  // Therefor we must actually set NACK when the _next_ to last byte is
  // received, causing that NACK to be sent in response to receiving the last
  // expected byte of data.

  // build sla+w, slave device address + w bit
  twi_slarw = TW_READ;
    1f64:	90 93 c4 05 	sts	0x05C4, r25
  twi_slarw |= address << 1;
    1f68:	80 91 c4 05 	lds	r24, 0x05C4
    1f6c:	33 0f       	add	r19, r19
    1f6e:	83 2b       	or	r24, r19
    1f70:	80 93 c4 05 	sts	0x05C4, r24

  if (true == twi_inRepStart) {
    1f74:	80 91 c6 05 	lds	r24, 0x05C6
    1f78:	81 30       	cpi	r24, 0x01	; 1
    1f7a:	41 f4       	brne	.+16     	; 0x1f8c <twi_readFrom+0x56>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    1f7c:	10 92 c6 05 	sts	0x05C6, r1
    TWDR = twi_slarw;
    1f80:	80 91 c4 05 	lds	r24, 0x05C4
    1f84:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    1f88:	85 ec       	ldi	r24, 0xC5	; 197
    1f8a:	01 c0       	rjmp	.+2      	; 0x1f8e <twi_readFrom+0x58>
  }
  else
    // send start condition
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTA);
    1f8c:	85 ee       	ldi	r24, 0xE5	; 229
    1f8e:	80 93 bc 00 	sts	0x00BC, r24

  // wait for read operation to complete
  while(TWI_MRX == twi_state){
    1f92:	80 91 c3 05 	lds	r24, 0x05C3
    1f96:	81 30       	cpi	r24, 0x01	; 1
    1f98:	e1 f3       	breq	.-8      	; 0x1f92 <twi_readFrom+0x5c>
    continue;
  }

  if (twi_masterBufferIndex < length)
    1f9a:	80 91 eb 05 	lds	r24, 0x05EB
    1f9e:	84 17       	cp	r24, r20
    1fa0:	10 f4       	brcc	.+4      	; 0x1fa6 <twi_readFrom+0x70>
    length = twi_masterBufferIndex;
    1fa2:	40 91 eb 05 	lds	r20, 0x05EB
    1fa6:	20 e0       	ldi	r18, 0x00	; 0
    1fa8:	30 e0       	ldi	r19, 0x00	; 0
    1faa:	0a c0       	rjmp	.+20     	; 0x1fc0 <twi_readFrom+0x8a>

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    data[i] = twi_masterBuffer[i];
    1fac:	fb 01       	movw	r30, r22
    1fae:	e2 0f       	add	r30, r18
    1fb0:	f3 1f       	adc	r31, r19
    1fb2:	d9 01       	movw	r26, r18
    1fb4:	a5 53       	subi	r26, 0x35	; 53
    1fb6:	ba 4f       	sbci	r27, 0xFA	; 250
    1fb8:	8c 91       	ld	r24, X
    1fba:	80 83       	st	Z, r24
    1fbc:	2f 5f       	subi	r18, 0xFF	; 255
    1fbe:	3f 4f       	sbci	r19, 0xFF	; 255

  if (twi_masterBufferIndex < length)
    length = twi_masterBufferIndex;

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    1fc0:	24 17       	cp	r18, r20
    1fc2:	a0 f3       	brcs	.-24     	; 0x1fac <twi_readFrom+0x76>
    data[i] = twi_masterBuffer[i];
  }
	
  return length;
}
    1fc4:	84 2f       	mov	r24, r20
    1fc6:	08 95       	ret

00001fc8 <twi_writeTo>:
 *          2 .. address send, NACK received
 *          3 .. data send, NACK received
 *          4 .. other twi error (lost bus arbitration, bus error, ..)
 */
uint8_t twi_writeTo(uint8_t address, uint8_t* data, uint8_t length, uint8_t wait, uint8_t sendStop)
{
    1fc8:	0f 93       	push	r16
    1fca:	1f 93       	push	r17
    1fcc:	58 2f       	mov	r21, r24
    1fce:	12 2f       	mov	r17, r18
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    1fd0:	41 32       	cpi	r20, 0x21	; 33
    1fd2:	10 f0       	brcs	.+4      	; 0x1fd8 <twi_writeTo+0x10>
    1fd4:	81 e0       	ldi	r24, 0x01	; 1
    1fd6:	4a c0       	rjmp	.+148    	; 0x206c <twi_writeTo+0xa4>
    return 1;
  }

  // wait until twi is ready, become master transmitter
  while(TWI_READY != twi_state){
    1fd8:	80 91 c3 05 	lds	r24, 0x05C3
    1fdc:	88 23       	and	r24, r24
    1fde:	e1 f7       	brne	.-8      	; 0x1fd8 <twi_writeTo+0x10>
    continue;
  }
  twi_state = TWI_MTX;
    1fe0:	82 e0       	ldi	r24, 0x02	; 2
    1fe2:	80 93 c3 05 	sts	0x05C3, r24
  twi_sendStop = sendStop;
    1fe6:	00 93 c5 05 	sts	0x05C5, r16
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    1fea:	8f ef       	ldi	r24, 0xFF	; 255
    1fec:	80 93 30 06 	sts	0x0630, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    1ff0:	10 92 eb 05 	sts	0x05EB, r1
  twi_masterBufferLength = length;
    1ff4:	40 93 ec 05 	sts	0x05EC, r20
    1ff8:	ab ec       	ldi	r26, 0xCB	; 203
    1ffa:	b5 e0       	ldi	r27, 0x05	; 5
    1ffc:	fb 01       	movw	r30, r22
    1ffe:	02 c0       	rjmp	.+4      	; 0x2004 <twi_writeTo+0x3c>
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    twi_masterBuffer[i] = data[i];
    2000:	81 91       	ld	r24, Z+
    2002:	8d 93       	st	X+, r24
  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
  twi_masterBufferLength = length;
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    2004:	8e 2f       	mov	r24, r30
    2006:	86 1b       	sub	r24, r22
    2008:	84 17       	cp	r24, r20
    200a:	d0 f3       	brcs	.-12     	; 0x2000 <twi_writeTo+0x38>
    twi_masterBuffer[i] = data[i];
  }
  
  // build sla+w, slave device address + w bit
  twi_slarw = TW_WRITE;
    200c:	10 92 c4 05 	sts	0x05C4, r1
  twi_slarw |= address << 1;
    2010:	80 91 c4 05 	lds	r24, 0x05C4
    2014:	55 0f       	add	r21, r21
    2016:	85 2b       	or	r24, r21
    2018:	80 93 c4 05 	sts	0x05C4, r24
  
  // if we're in a repeated start, then we've already sent the START
  // in the ISR. Don't do it again.
  //
  if (true == twi_inRepStart) {
    201c:	80 91 c6 05 	lds	r24, 0x05C6
    2020:	81 30       	cpi	r24, 0x01	; 1
    2022:	41 f4       	brne	.+16     	; 0x2034 <twi_writeTo+0x6c>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    2024:	10 92 c6 05 	sts	0x05C6, r1
    TWDR = twi_slarw;				
    2028:	80 91 c4 05 	lds	r24, 0x05C4
    202c:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    2030:	85 ec       	ldi	r24, 0xC5	; 197
    2032:	01 c0       	rjmp	.+2      	; 0x2036 <twi_writeTo+0x6e>
  }
  else
    // send start condition
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE) | _BV(TWSTA);	// enable INTs
    2034:	85 ee       	ldi	r24, 0xE5	; 229
    2036:	80 93 bc 00 	sts	0x00BC, r24

  // wait for write operation to complete
  while(wait && (TWI_MTX == twi_state)){
    203a:	11 23       	and	r17, r17
    203c:	21 f0       	breq	.+8      	; 0x2046 <twi_writeTo+0x7e>
    203e:	80 91 c3 05 	lds	r24, 0x05C3
    2042:	82 30       	cpi	r24, 0x02	; 2
    2044:	e1 f3       	breq	.-8      	; 0x203e <twi_writeTo+0x76>
    continue;
  }
  
  if (twi_error == 0xFF)
    2046:	80 91 30 06 	lds	r24, 0x0630
    204a:	8f 3f       	cpi	r24, 0xFF	; 255
    204c:	11 f4       	brne	.+4      	; 0x2052 <twi_writeTo+0x8a>
    204e:	80 e0       	ldi	r24, 0x00	; 0
    2050:	0d c0       	rjmp	.+26     	; 0x206c <twi_writeTo+0xa4>
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
    2052:	80 91 30 06 	lds	r24, 0x0630
    2056:	80 32       	cpi	r24, 0x20	; 32
    2058:	11 f4       	brne	.+4      	; 0x205e <twi_writeTo+0x96>
    205a:	82 e0       	ldi	r24, 0x02	; 2
    205c:	07 c0       	rjmp	.+14     	; 0x206c <twi_writeTo+0xa4>
    return 2;	// error: address send, nack received
  else if (twi_error == TW_MT_DATA_NACK)
    205e:	80 91 30 06 	lds	r24, 0x0630
    2062:	80 33       	cpi	r24, 0x30	; 48
    2064:	11 f0       	breq	.+4      	; 0x206a <twi_writeTo+0xa2>
    2066:	84 e0       	ldi	r24, 0x04	; 4
    2068:	01 c0       	rjmp	.+2      	; 0x206c <twi_writeTo+0xa4>
    206a:	83 e0       	ldi	r24, 0x03	; 3
    return 3;	// error: data send, nack received
  else
    return 4;	// other twi error
}
    206c:	1f 91       	pop	r17
    206e:	0f 91       	pop	r16
    2070:	08 95       	ret

00002072 <twi_transmit>:
 * Output   1 length too long for buffer
 *          2 not slave transmitter
 *          0 ok
 */
uint8_t twi_transmit(const uint8_t* data, uint8_t length)
{
    2072:	48 2f       	mov	r20, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    2074:	61 32       	cpi	r22, 0x21	; 33
    2076:	10 f0       	brcs	.+4      	; 0x207c <twi_transmit+0xa>
    2078:	81 e0       	ldi	r24, 0x01	; 1
    207a:	08 95       	ret
    return 1;
  }
  
  // ensure we are currently a slave transmitter
  if(TWI_STX != twi_state){
    207c:	80 91 c3 05 	lds	r24, 0x05C3
    2080:	84 30       	cpi	r24, 0x04	; 4
    2082:	11 f0       	breq	.+4      	; 0x2088 <twi_transmit+0x16>
    2084:	82 e0       	ldi	r24, 0x02	; 2
    2086:	08 95       	ret
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
    2088:	60 93 0e 06 	sts	0x060E, r22
    208c:	ad ee       	ldi	r26, 0xED	; 237
    208e:	b5 e0       	ldi	r27, 0x05	; 5
    2090:	84 2f       	mov	r24, r20
    2092:	9c 01       	movw	r18, r24
    2094:	f9 01       	movw	r30, r18
    2096:	02 c0       	rjmp	.+4      	; 0x209c <twi_transmit+0x2a>
  for(i = 0; i < length; ++i){
    twi_txBuffer[i] = data[i];
    2098:	81 91       	ld	r24, Z+
    209a:	8d 93       	st	X+, r24
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
  for(i = 0; i < length; ++i){
    209c:	8e 2f       	mov	r24, r30
    209e:	84 1b       	sub	r24, r20
    20a0:	86 17       	cp	r24, r22
    20a2:	d0 f3       	brcs	.-12     	; 0x2098 <twi_transmit+0x26>
    20a4:	80 e0       	ldi	r24, 0x00	; 0
    twi_txBuffer[i] = data[i];
  }
  
  return 0;
}
    20a6:	08 95       	ret

000020a8 <__vector_39>:
  // update twi state
  twi_state = TWI_READY;
}

ISR(TWI_vect)
{
    20a8:	1f 92       	push	r1
    20aa:	0f 92       	push	r0
    20ac:	0f b6       	in	r0, 0x3f	; 63
    20ae:	0f 92       	push	r0
    20b0:	0b b6       	in	r0, 0x3b	; 59
    20b2:	0f 92       	push	r0
    20b4:	11 24       	eor	r1, r1
    20b6:	2f 93       	push	r18
    20b8:	3f 93       	push	r19
    20ba:	4f 93       	push	r20
    20bc:	5f 93       	push	r21
    20be:	6f 93       	push	r22
    20c0:	7f 93       	push	r23
    20c2:	8f 93       	push	r24
    20c4:	9f 93       	push	r25
    20c6:	af 93       	push	r26
    20c8:	bf 93       	push	r27
    20ca:	ef 93       	push	r30
    20cc:	ff 93       	push	r31
  switch(TW_STATUS){
    20ce:	80 91 b9 00 	lds	r24, 0x00B9
    20d2:	90 e0       	ldi	r25, 0x00	; 0
    20d4:	88 7f       	andi	r24, 0xF8	; 248
    20d6:	90 70       	andi	r25, 0x00	; 0
    20d8:	80 36       	cpi	r24, 0x60	; 96
    20da:	91 05       	cpc	r25, r1
    20dc:	09 f4       	brne	.+2      	; 0x20e0 <__vector_39+0x38>
    20de:	f2 c0       	rjmp	.+484    	; 0x22c4 <__stack+0xc5>
    20e0:	81 36       	cpi	r24, 0x61	; 97
    20e2:	91 05       	cpc	r25, r1
    20e4:	cc f5       	brge	.+114    	; 0x2158 <__vector_39+0xb0>
    20e6:	88 32       	cpi	r24, 0x28	; 40
    20e8:	91 05       	cpc	r25, r1
    20ea:	09 f4       	brne	.+2      	; 0x20ee <__vector_39+0x46>
    20ec:	7b c0       	rjmp	.+246    	; 0x21e4 <__vector_39+0x13c>
    20ee:	89 32       	cpi	r24, 0x29	; 41
    20f0:	91 05       	cpc	r25, r1
    20f2:	b4 f4       	brge	.+44     	; 0x2120 <__vector_39+0x78>
    20f4:	80 31       	cpi	r24, 0x10	; 16
    20f6:	91 05       	cpc	r25, r1
    20f8:	09 f4       	brne	.+2      	; 0x20fc <__vector_39+0x54>
    20fa:	6f c0       	rjmp	.+222    	; 0x21da <__vector_39+0x132>
    20fc:	81 31       	cpi	r24, 0x11	; 17
    20fe:	91 05       	cpc	r25, r1
    2100:	3c f4       	brge	.+14     	; 0x2110 <__vector_39+0x68>
    2102:	00 97       	sbiw	r24, 0x00	; 0
    2104:	09 f4       	brne	.+2      	; 0x2108 <__vector_39+0x60>
    2106:	47 c1       	rjmp	.+654    	; 0x2396 <__stack+0x197>
    2108:	08 97       	sbiw	r24, 0x08	; 8
    210a:	09 f0       	breq	.+2      	; 0x210e <__vector_39+0x66>
    210c:	4f c1       	rjmp	.+670    	; 0x23ac <__stack+0x1ad>
    210e:	65 c0       	rjmp	.+202    	; 0x21da <__vector_39+0x132>
    2110:	88 31       	cpi	r24, 0x18	; 24
    2112:	91 05       	cpc	r25, r1
    2114:	09 f4       	brne	.+2      	; 0x2118 <__vector_39+0x70>
    2116:	66 c0       	rjmp	.+204    	; 0x21e4 <__vector_39+0x13c>
    2118:	80 97       	sbiw	r24, 0x20	; 32
    211a:	09 f0       	breq	.+2      	; 0x211e <__vector_39+0x76>
    211c:	47 c1       	rjmp	.+654    	; 0x23ac <__stack+0x1ad>
    211e:	82 c0       	rjmp	.+260    	; 0x2224 <__stack+0x25>
    2120:	80 34       	cpi	r24, 0x40	; 64
    2122:	91 05       	cpc	r25, r1
    2124:	09 f4       	brne	.+2      	; 0x2128 <__vector_39+0x80>
    2126:	a4 c0       	rjmp	.+328    	; 0x2270 <__stack+0x71>
    2128:	81 34       	cpi	r24, 0x41	; 65
    212a:	91 05       	cpc	r25, r1
    212c:	44 f4       	brge	.+16     	; 0x213e <__vector_39+0x96>
    212e:	80 33       	cpi	r24, 0x30	; 48
    2130:	91 05       	cpc	r25, r1
    2132:	09 f4       	brne	.+2      	; 0x2136 <__vector_39+0x8e>
    2134:	82 c0       	rjmp	.+260    	; 0x223a <__stack+0x3b>
    2136:	c8 97       	sbiw	r24, 0x38	; 56
    2138:	09 f0       	breq	.+2      	; 0x213c <__vector_39+0x94>
    213a:	38 c1       	rjmp	.+624    	; 0x23ac <__stack+0x1ad>
    213c:	89 c0       	rjmp	.+274    	; 0x2250 <__stack+0x51>
    213e:	80 35       	cpi	r24, 0x50	; 80
    2140:	91 05       	cpc	r25, r1
    2142:	09 f4       	brne	.+2      	; 0x2146 <__vector_39+0x9e>
    2144:	89 c0       	rjmp	.+274    	; 0x2258 <__stack+0x59>
    2146:	88 35       	cpi	r24, 0x58	; 88
    2148:	91 05       	cpc	r25, r1
    214a:	09 f4       	brne	.+2      	; 0x214e <__vector_39+0xa6>
    214c:	96 c0       	rjmp	.+300    	; 0x227a <__stack+0x7b>
    214e:	88 34       	cpi	r24, 0x48	; 72
    2150:	91 05       	cpc	r25, r1
    2152:	09 f0       	breq	.+2      	; 0x2156 <__vector_39+0xae>
    2154:	2b c1       	rjmp	.+598    	; 0x23ac <__stack+0x1ad>
    2156:	ae c0       	rjmp	.+348    	; 0x22b4 <__stack+0xb5>
    2158:	88 39       	cpi	r24, 0x98	; 152
    215a:	91 05       	cpc	r25, r1
    215c:	09 f4       	brne	.+2      	; 0x2160 <__vector_39+0xb8>
    215e:	13 c1       	rjmp	.+550    	; 0x2386 <__stack+0x187>
    2160:	89 39       	cpi	r24, 0x99	; 153
    2162:	91 05       	cpc	r25, r1
    2164:	ec f4       	brge	.+58     	; 0x21a0 <__vector_39+0xf8>
    2166:	88 37       	cpi	r24, 0x78	; 120
    2168:	91 05       	cpc	r25, r1
    216a:	09 f4       	brne	.+2      	; 0x216e <__vector_39+0xc6>
    216c:	ab c0       	rjmp	.+342    	; 0x22c4 <__stack+0xc5>
    216e:	89 37       	cpi	r24, 0x79	; 121
    2170:	91 05       	cpc	r25, r1
    2172:	4c f4       	brge	.+18     	; 0x2186 <__vector_39+0xde>
    2174:	88 36       	cpi	r24, 0x68	; 104
    2176:	91 05       	cpc	r25, r1
    2178:	09 f4       	brne	.+2      	; 0x217c <__vector_39+0xd4>
    217a:	a4 c0       	rjmp	.+328    	; 0x22c4 <__stack+0xc5>
    217c:	80 37       	cpi	r24, 0x70	; 112
    217e:	91 05       	cpc	r25, r1
    2180:	09 f0       	breq	.+2      	; 0x2184 <__vector_39+0xdc>
    2182:	14 c1       	rjmp	.+552    	; 0x23ac <__stack+0x1ad>
    2184:	9f c0       	rjmp	.+318    	; 0x22c4 <__stack+0xc5>
    2186:	88 38       	cpi	r24, 0x88	; 136
    2188:	91 05       	cpc	r25, r1
    218a:	09 f4       	brne	.+2      	; 0x218e <__vector_39+0xe6>
    218c:	fc c0       	rjmp	.+504    	; 0x2386 <__stack+0x187>
    218e:	80 39       	cpi	r24, 0x90	; 144
    2190:	91 05       	cpc	r25, r1
    2192:	09 f4       	brne	.+2      	; 0x2196 <__vector_39+0xee>
    2194:	9d c0       	rjmp	.+314    	; 0x22d0 <__stack+0xd1>
    2196:	80 38       	cpi	r24, 0x80	; 128
    2198:	91 05       	cpc	r25, r1
    219a:	09 f0       	breq	.+2      	; 0x219e <__vector_39+0xf6>
    219c:	07 c1       	rjmp	.+526    	; 0x23ac <__stack+0x1ad>
    219e:	98 c0       	rjmp	.+304    	; 0x22d0 <__stack+0xd1>
    21a0:	80 3b       	cpi	r24, 0xB0	; 176
    21a2:	91 05       	cpc	r25, r1
    21a4:	09 f4       	brne	.+2      	; 0x21a8 <__vector_39+0x100>
    21a6:	c6 c0       	rjmp	.+396    	; 0x2334 <__stack+0x135>
    21a8:	81 3b       	cpi	r24, 0xB1	; 177
    21aa:	91 05       	cpc	r25, r1
    21ac:	4c f4       	brge	.+18     	; 0x21c0 <__vector_39+0x118>
    21ae:	80 3a       	cpi	r24, 0xA0	; 160
    21b0:	91 05       	cpc	r25, r1
    21b2:	09 f4       	brne	.+2      	; 0x21b6 <__vector_39+0x10e>
    21b4:	9f c0       	rjmp	.+318    	; 0x22f4 <__stack+0xf5>
    21b6:	88 3a       	cpi	r24, 0xA8	; 168
    21b8:	91 05       	cpc	r25, r1
    21ba:	09 f0       	breq	.+2      	; 0x21be <__vector_39+0x116>
    21bc:	f7 c0       	rjmp	.+494    	; 0x23ac <__stack+0x1ad>
    21be:	ba c0       	rjmp	.+372    	; 0x2334 <__stack+0x135>
    21c0:	80 3c       	cpi	r24, 0xC0	; 192
    21c2:	91 05       	cpc	r25, r1
    21c4:	09 f4       	brne	.+2      	; 0x21c8 <__vector_39+0x120>
    21c6:	e3 c0       	rjmp	.+454    	; 0x238e <__stack+0x18f>
    21c8:	88 3c       	cpi	r24, 0xC8	; 200
    21ca:	91 05       	cpc	r25, r1
    21cc:	09 f4       	brne	.+2      	; 0x21d0 <__vector_39+0x128>
    21ce:	df c0       	rjmp	.+446    	; 0x238e <__stack+0x18f>
    21d0:	88 3b       	cpi	r24, 0xB8	; 184
    21d2:	91 05       	cpc	r25, r1
    21d4:	09 f0       	breq	.+2      	; 0x21d8 <__vector_39+0x130>
    21d6:	ea c0       	rjmp	.+468    	; 0x23ac <__stack+0x1ad>
    21d8:	c2 c0       	rjmp	.+388    	; 0x235e <__stack+0x15f>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
    21da:	80 91 c4 05 	lds	r24, 0x05C4
    21de:	80 93 bb 00 	sts	0x00BB, r24
    21e2:	cf c0       	rjmp	.+414    	; 0x2382 <__stack+0x183>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
    21e4:	90 91 eb 05 	lds	r25, 0x05EB
    21e8:	80 91 ec 05 	lds	r24, 0x05EC
    21ec:	98 17       	cp	r25, r24
    21ee:	68 f4       	brcc	.+26     	; 0x220a <__stack+0xb>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
    21f0:	90 91 eb 05 	lds	r25, 0x05EB
    21f4:	e9 2f       	mov	r30, r25
    21f6:	f0 e0       	ldi	r31, 0x00	; 0
    21f8:	e5 53       	subi	r30, 0x35	; 53
    21fa:	fa 4f       	sbci	r31, 0xFA	; 250
    21fc:	80 81       	ld	r24, Z
    21fe:	80 93 bb 00 	sts	0x00BB, r24
    2202:	9f 5f       	subi	r25, 0xFF	; 255
    2204:	90 93 eb 05 	sts	0x05EB, r25
    2208:	bc c0       	rjmp	.+376    	; 0x2382 <__stack+0x183>
        twi_reply(1);
      }else{
	if (twi_sendStop)
    220a:	80 91 c5 05 	lds	r24, 0x05C5
    220e:	88 23       	and	r24, r24
    2210:	09 f4       	brne	.+2      	; 0x2214 <__stack+0x15>
    2212:	4b c0       	rjmp	.+150    	; 0x22aa <__stack+0xab>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    2214:	85 ed       	ldi	r24, 0xD5	; 213
    2216:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    221a:	80 91 bc 00 	lds	r24, 0x00BC
    221e:	84 fd       	sbrc	r24, 4
    2220:	fc cf       	rjmp	.-8      	; 0x221a <__stack+0x1b>
    2222:	c2 c0       	rjmp	.+388    	; 0x23a8 <__stack+0x1a9>
	  twi_state = TWI_READY;
	}
      }
      break;
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
    2224:	80 e2       	ldi	r24, 0x20	; 32
    2226:	80 93 30 06 	sts	0x0630, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    222a:	85 ed       	ldi	r24, 0xD5	; 213
    222c:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    2230:	80 91 bc 00 	lds	r24, 0x00BC
    2234:	84 fd       	sbrc	r24, 4
    2236:	fc cf       	rjmp	.-8      	; 0x2230 <__stack+0x31>
    2238:	b7 c0       	rjmp	.+366    	; 0x23a8 <__stack+0x1a9>
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
      twi_stop();
      break;
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
    223a:	80 e3       	ldi	r24, 0x30	; 48
    223c:	80 93 30 06 	sts	0x0630, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    2240:	85 ed       	ldi	r24, 0xD5	; 213
    2242:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    2246:	80 91 bc 00 	lds	r24, 0x00BC
    224a:	84 fd       	sbrc	r24, 4
    224c:	fc cf       	rjmp	.-8      	; 0x2246 <__stack+0x47>
    224e:	ac c0       	rjmp	.+344    	; 0x23a8 <__stack+0x1a9>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
      twi_stop();
      break;
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
    2250:	88 e3       	ldi	r24, 0x38	; 56
    2252:	80 93 30 06 	sts	0x0630, r24
    2256:	9b c0       	rjmp	.+310    	; 0x238e <__stack+0x18f>
      break;

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    2258:	80 91 eb 05 	lds	r24, 0x05EB
    225c:	90 91 bb 00 	lds	r25, 0x00BB
    2260:	e8 2f       	mov	r30, r24
    2262:	f0 e0       	ldi	r31, 0x00	; 0
    2264:	e5 53       	subi	r30, 0x35	; 53
    2266:	fa 4f       	sbci	r31, 0xFA	; 250
    2268:	90 83       	st	Z, r25
    226a:	8f 5f       	subi	r24, 0xFF	; 255
    226c:	80 93 eb 05 	sts	0x05EB, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
    2270:	90 91 eb 05 	lds	r25, 0x05EB
    2274:	80 91 ec 05 	lds	r24, 0x05EC
    2278:	82 c0       	rjmp	.+260    	; 0x237e <__stack+0x17f>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    227a:	80 91 eb 05 	lds	r24, 0x05EB
    227e:	90 91 bb 00 	lds	r25, 0x00BB
    2282:	e8 2f       	mov	r30, r24
    2284:	f0 e0       	ldi	r31, 0x00	; 0
    2286:	e5 53       	subi	r30, 0x35	; 53
    2288:	fa 4f       	sbci	r31, 0xFA	; 250
    228a:	90 83       	st	Z, r25
    228c:	8f 5f       	subi	r24, 0xFF	; 255
    228e:	80 93 eb 05 	sts	0x05EB, r24
	if (twi_sendStop)
    2292:	80 91 c5 05 	lds	r24, 0x05C5
    2296:	88 23       	and	r24, r24
    2298:	41 f0       	breq	.+16     	; 0x22aa <__stack+0xab>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    229a:	85 ed       	ldi	r24, 0xD5	; 213
    229c:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    22a0:	80 91 bc 00 	lds	r24, 0x00BC
    22a4:	84 fd       	sbrc	r24, 4
    22a6:	fc cf       	rjmp	.-8      	; 0x22a0 <__stack+0xa1>
    22a8:	7f c0       	rjmp	.+254    	; 0x23a8 <__stack+0x1a9>
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
	if (twi_sendStop)
          twi_stop();
	else {
	  twi_inRepStart = true;	// we're gonna send the START
    22aa:	81 e0       	ldi	r24, 0x01	; 1
    22ac:	80 93 c6 05 	sts	0x05C6, r24
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
    22b0:	84 ea       	ldi	r24, 0xA4	; 164
    22b2:	6e c0       	rjmp	.+220    	; 0x2390 <__stack+0x191>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    22b4:	85 ed       	ldi	r24, 0xD5	; 213
    22b6:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    22ba:	80 91 bc 00 	lds	r24, 0x00BC
    22be:	84 fd       	sbrc	r24, 4
    22c0:	fc cf       	rjmp	.-8      	; 0x22ba <__stack+0xbb>
    22c2:	72 c0       	rjmp	.+228    	; 0x23a8 <__stack+0x1a9>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
    22c4:	83 e0       	ldi	r24, 0x03	; 3
    22c6:	80 93 c3 05 	sts	0x05C3, r24
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
    22ca:	10 92 2f 06 	sts	0x062F, r1
    22ce:	59 c0       	rjmp	.+178    	; 0x2382 <__stack+0x183>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    22d0:	80 91 2f 06 	lds	r24, 0x062F
    22d4:	80 32       	cpi	r24, 0x20	; 32
    22d6:	08 f0       	brcs	.+2      	; 0x22da <__stack+0xdb>
    22d8:	56 c0       	rjmp	.+172    	; 0x2386 <__stack+0x187>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
    22da:	80 91 2f 06 	lds	r24, 0x062F
    22de:	90 91 bb 00 	lds	r25, 0x00BB
    22e2:	e8 2f       	mov	r30, r24
    22e4:	f0 e0       	ldi	r31, 0x00	; 0
    22e6:	e1 5f       	subi	r30, 0xF1	; 241
    22e8:	f9 4f       	sbci	r31, 0xF9	; 249
    22ea:	90 83       	st	Z, r25
    22ec:	8f 5f       	subi	r24, 0xFF	; 255
    22ee:	80 93 2f 06 	sts	0x062F, r24
    22f2:	47 c0       	rjmp	.+142    	; 0x2382 <__stack+0x183>
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    22f4:	80 91 2f 06 	lds	r24, 0x062F
    22f8:	80 32       	cpi	r24, 0x20	; 32
    22fa:	30 f4       	brcc	.+12     	; 0x2308 <__stack+0x109>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
    22fc:	e0 91 2f 06 	lds	r30, 0x062F
    2300:	f0 e0       	ldi	r31, 0x00	; 0
    2302:	e1 5f       	subi	r30, 0xF1	; 241
    2304:	f9 4f       	sbci	r31, 0xF9	; 249
    2306:	10 82       	st	Z, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    2308:	85 ed       	ldi	r24, 0xD5	; 213
    230a:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    230e:	80 91 bc 00 	lds	r24, 0x00BC
    2312:	84 fd       	sbrc	r24, 4
    2314:	fc cf       	rjmp	.-8      	; 0x230e <__stack+0x10f>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
    2316:	10 92 c3 05 	sts	0x05C3, r1
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
      }
      // sends ack and stops interface for clock stretching
      twi_stop();
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
    231a:	60 91 2f 06 	lds	r22, 0x062F
    231e:	e0 91 c9 05 	lds	r30, 0x05C9
    2322:	f0 91 ca 05 	lds	r31, 0x05CA
    2326:	8f e0       	ldi	r24, 0x0F	; 15
    2328:	96 e0       	ldi	r25, 0x06	; 6
    232a:	70 e0       	ldi	r23, 0x00	; 0
    232c:	19 95       	eicall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
    232e:	10 92 2f 06 	sts	0x062F, r1
    2332:	2d c0       	rjmp	.+90     	; 0x238e <__stack+0x18f>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
    2334:	84 e0       	ldi	r24, 0x04	; 4
    2336:	80 93 c3 05 	sts	0x05C3, r24
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
    233a:	10 92 0d 06 	sts	0x060D, r1
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
    233e:	10 92 0e 06 	sts	0x060E, r1
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
    2342:	e0 91 c7 05 	lds	r30, 0x05C7
    2346:	f0 91 c8 05 	lds	r31, 0x05C8
    234a:	19 95       	eicall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
    234c:	80 91 0e 06 	lds	r24, 0x060E
    2350:	88 23       	and	r24, r24
    2352:	29 f4       	brne	.+10     	; 0x235e <__stack+0x15f>
        twi_txBufferLength = 1;
    2354:	81 e0       	ldi	r24, 0x01	; 1
    2356:	80 93 0e 06 	sts	0x060E, r24
        twi_txBuffer[0] = 0x00;
    235a:	10 92 ed 05 	sts	0x05ED, r1
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
    235e:	90 91 0d 06 	lds	r25, 0x060D
    2362:	e9 2f       	mov	r30, r25
    2364:	f0 e0       	ldi	r31, 0x00	; 0
    2366:	e3 51       	subi	r30, 0x13	; 19
    2368:	fa 4f       	sbci	r31, 0xFA	; 250
    236a:	80 81       	ld	r24, Z
    236c:	80 93 bb 00 	sts	0x00BB, r24
    2370:	9f 5f       	subi	r25, 0xFF	; 255
    2372:	90 93 0d 06 	sts	0x060D, r25
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
    2376:	90 91 0d 06 	lds	r25, 0x060D
    237a:	80 91 0e 06 	lds	r24, 0x060E
    237e:	98 17       	cp	r25, r24
    2380:	10 f4       	brcc	.+4      	; 0x2386 <__stack+0x187>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    2382:	85 ec       	ldi	r24, 0xC5	; 197
    2384:	01 c0       	rjmp	.+2      	; 0x2388 <__stack+0x189>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    2386:	85 e8       	ldi	r24, 0x85	; 133
    2388:	80 93 bc 00 	sts	0x00BC, r24
    238c:	0f c0       	rjmp	.+30     	; 0x23ac <__stack+0x1ad>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    238e:	85 ec       	ldi	r24, 0xC5	; 197
    2390:	80 93 bc 00 	sts	0x00BC, r24
    2394:	09 c0       	rjmp	.+18     	; 0x23a8 <__stack+0x1a9>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
    2396:	10 92 30 06 	sts	0x0630, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    239a:	85 ed       	ldi	r24, 0xD5	; 213
    239c:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    23a0:	80 91 bc 00 	lds	r24, 0x00BC
    23a4:	84 fd       	sbrc	r24, 4
    23a6:	fc cf       	rjmp	.-8      	; 0x23a0 <__stack+0x1a1>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
    23a8:	10 92 c3 05 	sts	0x05C3, r1
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
      twi_stop();
      break;
  }
}
    23ac:	ff 91       	pop	r31
    23ae:	ef 91       	pop	r30
    23b0:	bf 91       	pop	r27
    23b2:	af 91       	pop	r26
    23b4:	9f 91       	pop	r25
    23b6:	8f 91       	pop	r24
    23b8:	7f 91       	pop	r23
    23ba:	6f 91       	pop	r22
    23bc:	5f 91       	pop	r21
    23be:	4f 91       	pop	r20
    23c0:	3f 91       	pop	r19
    23c2:	2f 91       	pop	r18
    23c4:	0f 90       	pop	r0
    23c6:	0b be       	out	0x3b, r0	; 59
    23c8:	0f 90       	pop	r0
    23ca:	0f be       	out	0x3f, r0	; 63
    23cc:	0f 90       	pop	r0
    23ce:	1f 90       	pop	r1
    23d0:	18 95       	reti

000023d2 <twi_init>:
 * Output   none
 */
void twi_init(void)
{
  // initialize state
  twi_state = TWI_READY;
    23d2:	10 92 c3 05 	sts	0x05C3, r1
  twi_sendStop = true;		// default value
    23d6:	81 e0       	ldi	r24, 0x01	; 1
    23d8:	80 93 c5 05 	sts	0x05C5, r24
  twi_inRepStart = false;
    23dc:	10 92 c6 05 	sts	0x05C6, r1
  
  // activate internal pullups for twi.
  digitalWrite(SDA, 1);
    23e0:	84 e1       	ldi	r24, 0x14	; 20
    23e2:	61 e0       	ldi	r22, 0x01	; 1
    23e4:	0e 94 ab 14 	call	0x2956	; 0x2956 <digitalWrite>
  digitalWrite(SCL, 1);
    23e8:	85 e1       	ldi	r24, 0x15	; 21
    23ea:	61 e0       	ldi	r22, 0x01	; 1
    23ec:	0e 94 ab 14 	call	0x2956	; 0x2956 <digitalWrite>

  // initialize twi prescaler and bit rate
  cbi(TWSR, TWPS0);
    23f0:	e9 eb       	ldi	r30, 0xB9	; 185
    23f2:	f0 e0       	ldi	r31, 0x00	; 0
    23f4:	80 81       	ld	r24, Z
    23f6:	8e 7f       	andi	r24, 0xFE	; 254
    23f8:	80 83       	st	Z, r24
  cbi(TWSR, TWPS1);
    23fa:	80 81       	ld	r24, Z
    23fc:	8d 7f       	andi	r24, 0xFD	; 253
    23fe:	80 83       	st	Z, r24
  TWBR = ((F_CPU / TWI_FREQ) - 16) / 2;
    2400:	88 e9       	ldi	r24, 0x98	; 152
    2402:	80 93 b8 00 	sts	0x00B8, r24
  SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR))
  note: TWBR should be 10 or higher for master mode
  It is 72 for a 16mhz Wiring board with 100kHz TWI */

  // enable twi module, acks, and twi interrupt
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA);
    2406:	85 e4       	ldi	r24, 0x45	; 69
    2408:	80 93 bc 00 	sts	0x00BC, r24
}
    240c:	08 95       	ret

0000240e <__vector_23>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
    240e:	1f 92       	push	r1
    2410:	0f 92       	push	r0
    2412:	0f b6       	in	r0, 0x3f	; 63
    2414:	0f 92       	push	r0
    2416:	11 24       	eor	r1, r1
    2418:	2f 93       	push	r18
    241a:	3f 93       	push	r19
    241c:	8f 93       	push	r24
    241e:	9f 93       	push	r25
    2420:	af 93       	push	r26
    2422:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    2424:	80 91 35 06 	lds	r24, 0x0635
    2428:	90 91 36 06 	lds	r25, 0x0636
    242c:	a0 91 37 06 	lds	r26, 0x0637
    2430:	b0 91 38 06 	lds	r27, 0x0638
	unsigned char f = timer0_fract;
    2434:	30 91 39 06 	lds	r19, 0x0639

	m += MILLIS_INC;
    2438:	01 96       	adiw	r24, 0x01	; 1
    243a:	a1 1d       	adc	r26, r1
    243c:	b1 1d       	adc	r27, r1
	f += FRACT_INC;
    243e:	23 2f       	mov	r18, r19
    2440:	2d 5f       	subi	r18, 0xFD	; 253
	if (f >= FRACT_MAX) {
    2442:	2d 37       	cpi	r18, 0x7D	; 125
    2444:	20 f0       	brcs	.+8      	; 0x244e <__vector_23+0x40>
		f -= FRACT_MAX;
    2446:	2d 57       	subi	r18, 0x7D	; 125
		m += 1;
    2448:	01 96       	adiw	r24, 0x01	; 1
    244a:	a1 1d       	adc	r26, r1
    244c:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    244e:	20 93 39 06 	sts	0x0639, r18
	timer0_millis = m;
    2452:	80 93 35 06 	sts	0x0635, r24
    2456:	90 93 36 06 	sts	0x0636, r25
    245a:	a0 93 37 06 	sts	0x0637, r26
    245e:	b0 93 38 06 	sts	0x0638, r27
	timer0_overflow_count++;
    2462:	80 91 31 06 	lds	r24, 0x0631
    2466:	90 91 32 06 	lds	r25, 0x0632
    246a:	a0 91 33 06 	lds	r26, 0x0633
    246e:	b0 91 34 06 	lds	r27, 0x0634
    2472:	01 96       	adiw	r24, 0x01	; 1
    2474:	a1 1d       	adc	r26, r1
    2476:	b1 1d       	adc	r27, r1
    2478:	80 93 31 06 	sts	0x0631, r24
    247c:	90 93 32 06 	sts	0x0632, r25
    2480:	a0 93 33 06 	sts	0x0633, r26
    2484:	b0 93 34 06 	sts	0x0634, r27
}
    2488:	bf 91       	pop	r27
    248a:	af 91       	pop	r26
    248c:	9f 91       	pop	r25
    248e:	8f 91       	pop	r24
    2490:	3f 91       	pop	r19
    2492:	2f 91       	pop	r18
    2494:	0f 90       	pop	r0
    2496:	0f be       	out	0x3f, r0	; 63
    2498:	0f 90       	pop	r0
    249a:	1f 90       	pop	r1
    249c:	18 95       	reti

0000249e <millis>:

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    249e:	8f b7       	in	r24, 0x3f	; 63

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    24a0:	f8 94       	cli
	m = timer0_millis;
    24a2:	20 91 35 06 	lds	r18, 0x0635
    24a6:	30 91 36 06 	lds	r19, 0x0636
    24aa:	40 91 37 06 	lds	r20, 0x0637
    24ae:	50 91 38 06 	lds	r21, 0x0638
	SREG = oldSREG;
    24b2:	8f bf       	out	0x3f, r24	; 63

	return m;
}
    24b4:	b9 01       	movw	r22, r18
    24b6:	ca 01       	movw	r24, r20
    24b8:	08 95       	ret

000024ba <delay>:
	
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
}

void delay(unsigned long ms)
{
    24ba:	9b 01       	movw	r18, r22
    24bc:	ac 01       	movw	r20, r24
	return m;
}

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    24be:	7f b7       	in	r23, 0x3f	; 63
	
	cli();
    24c0:	f8 94       	cli
	m = timer0_overflow_count;
    24c2:	80 91 31 06 	lds	r24, 0x0631
    24c6:	90 91 32 06 	lds	r25, 0x0632
    24ca:	a0 91 33 06 	lds	r26, 0x0633
    24ce:	b0 91 34 06 	lds	r27, 0x0634
#if defined(TCNT0)
	t = TCNT0;
    24d2:	66 b5       	in	r22, 0x26	; 38
	#error TIMER 0 not defined
#endif

  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    24d4:	a8 9b       	sbis	0x15, 0	; 21
    24d6:	05 c0       	rjmp	.+10     	; 0x24e2 <delay+0x28>
    24d8:	6f 3f       	cpi	r22, 0xFF	; 255
    24da:	19 f0       	breq	.+6      	; 0x24e2 <delay+0x28>
		m++;
    24dc:	01 96       	adiw	r24, 0x01	; 1
    24de:	a1 1d       	adc	r26, r1
    24e0:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    24e2:	7f bf       	out	0x3f, r23	; 63
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
}

void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();
    24e4:	ba 2f       	mov	r27, r26
    24e6:	a9 2f       	mov	r26, r25
    24e8:	98 2f       	mov	r25, r24
    24ea:	88 27       	eor	r24, r24
    24ec:	86 0f       	add	r24, r22
    24ee:	91 1d       	adc	r25, r1
    24f0:	a1 1d       	adc	r26, r1
    24f2:	b1 1d       	adc	r27, r1
    24f4:	62 e0       	ldi	r22, 0x02	; 2
    24f6:	88 0f       	add	r24, r24
    24f8:	99 1f       	adc	r25, r25
    24fa:	aa 1f       	adc	r26, r26
    24fc:	bb 1f       	adc	r27, r27
    24fe:	6a 95       	dec	r22
    2500:	d1 f7       	brne	.-12     	; 0x24f6 <delay+0x3c>
    2502:	bc 01       	movw	r22, r24
    2504:	2d c0       	rjmp	.+90     	; 0x2560 <delay+0xa6>
	return m;
}

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    2506:	ff b7       	in	r31, 0x3f	; 63
	
	cli();
    2508:	f8 94       	cli
	m = timer0_overflow_count;
    250a:	80 91 31 06 	lds	r24, 0x0631
    250e:	90 91 32 06 	lds	r25, 0x0632
    2512:	a0 91 33 06 	lds	r26, 0x0633
    2516:	b0 91 34 06 	lds	r27, 0x0634
#if defined(TCNT0)
	t = TCNT0;
    251a:	e6 b5       	in	r30, 0x26	; 38
	#error TIMER 0 not defined
#endif

  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    251c:	a8 9b       	sbis	0x15, 0	; 21
    251e:	05 c0       	rjmp	.+10     	; 0x252a <delay+0x70>
    2520:	ef 3f       	cpi	r30, 0xFF	; 255
    2522:	19 f0       	breq	.+6      	; 0x252a <delay+0x70>
		m++;
    2524:	01 96       	adiw	r24, 0x01	; 1
    2526:	a1 1d       	adc	r26, r1
    2528:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    252a:	ff bf       	out	0x3f, r31	; 63
void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();

	while (ms > 0) {
		if (((uint16_t)micros() - start) >= 1000) {
    252c:	ba 2f       	mov	r27, r26
    252e:	a9 2f       	mov	r26, r25
    2530:	98 2f       	mov	r25, r24
    2532:	88 27       	eor	r24, r24
    2534:	8e 0f       	add	r24, r30
    2536:	91 1d       	adc	r25, r1
    2538:	a1 1d       	adc	r26, r1
    253a:	b1 1d       	adc	r27, r1
    253c:	e2 e0       	ldi	r30, 0x02	; 2
    253e:	88 0f       	add	r24, r24
    2540:	99 1f       	adc	r25, r25
    2542:	aa 1f       	adc	r26, r26
    2544:	bb 1f       	adc	r27, r27
    2546:	ea 95       	dec	r30
    2548:	d1 f7       	brne	.-12     	; 0x253e <delay+0x84>
    254a:	86 1b       	sub	r24, r22
    254c:	97 0b       	sbc	r25, r23
    254e:	88 5e       	subi	r24, 0xE8	; 232
    2550:	93 40       	sbci	r25, 0x03	; 3
    2552:	c8 f2       	brcs	.-78     	; 0x2506 <delay+0x4c>
			ms--;
    2554:	21 50       	subi	r18, 0x01	; 1
    2556:	30 40       	sbci	r19, 0x00	; 0
    2558:	40 40       	sbci	r20, 0x00	; 0
    255a:	50 40       	sbci	r21, 0x00	; 0
			start += 1000;
    255c:	68 51       	subi	r22, 0x18	; 24
    255e:	7c 4f       	sbci	r23, 0xFC	; 252

void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();

	while (ms > 0) {
    2560:	21 15       	cp	r18, r1
    2562:	31 05       	cpc	r19, r1
    2564:	41 05       	cpc	r20, r1
    2566:	51 05       	cpc	r21, r1
    2568:	71 f6       	brne	.-100    	; 0x2506 <delay+0x4c>
		if (((uint16_t)micros() - start) >= 1000) {
			ms--;
			start += 1000;
		}
	}
}
    256a:	08 95       	ret

0000256c <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    256c:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    256e:	84 b5       	in	r24, 0x24	; 36
    2570:	82 60       	ori	r24, 0x02	; 2
    2572:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    2574:	84 b5       	in	r24, 0x24	; 36
    2576:	81 60       	ori	r24, 0x01	; 1
    2578:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    257a:	85 b5       	in	r24, 0x25	; 37
    257c:	82 60       	ori	r24, 0x02	; 2
    257e:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    2580:	85 b5       	in	r24, 0x25	; 37
    2582:	81 60       	ori	r24, 0x01	; 1
    2584:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    2586:	ee e6       	ldi	r30, 0x6E	; 110
    2588:	f0 e0       	ldi	r31, 0x00	; 0
    258a:	80 81       	ld	r24, Z
    258c:	81 60       	ori	r24, 0x01	; 1
    258e:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    2590:	e1 e8       	ldi	r30, 0x81	; 129
    2592:	f0 e0       	ldi	r31, 0x00	; 0
    2594:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    2596:	80 81       	ld	r24, Z
    2598:	82 60       	ori	r24, 0x02	; 2
    259a:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    259c:	80 81       	ld	r24, Z
    259e:	81 60       	ori	r24, 0x01	; 1
    25a0:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    25a2:	e0 e8       	ldi	r30, 0x80	; 128
    25a4:	f0 e0       	ldi	r31, 0x00	; 0
    25a6:	80 81       	ld	r24, Z
    25a8:	81 60       	ori	r24, 0x01	; 1
    25aa:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    25ac:	e1 eb       	ldi	r30, 0xB1	; 177
    25ae:	f0 e0       	ldi	r31, 0x00	; 0
    25b0:	80 81       	ld	r24, Z
    25b2:	84 60       	ori	r24, 0x04	; 4
    25b4:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    25b6:	e0 eb       	ldi	r30, 0xB0	; 176
    25b8:	f0 e0       	ldi	r31, 0x00	; 0
    25ba:	80 81       	ld	r24, Z
    25bc:	81 60       	ori	r24, 0x01	; 1
    25be:	80 83       	st	Z, r24
#else
	#warning Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
    25c0:	e1 e9       	ldi	r30, 0x91	; 145
    25c2:	f0 e0       	ldi	r31, 0x00	; 0
    25c4:	80 81       	ld	r24, Z
    25c6:	82 60       	ori	r24, 0x02	; 2
    25c8:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
    25ca:	80 81       	ld	r24, Z
    25cc:	81 60       	ori	r24, 0x01	; 1
    25ce:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    25d0:	e0 e9       	ldi	r30, 0x90	; 144
    25d2:	f0 e0       	ldi	r31, 0x00	; 0
    25d4:	80 81       	ld	r24, Z
    25d6:	81 60       	ori	r24, 0x01	; 1
    25d8:	80 83       	st	Z, r24
	sbi(TCCR4D, WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	sbi(TCCR4A, PWM4A);		// enable PWM mode for comparator OCR4A
	sbi(TCCR4C, PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
    25da:	e1 ea       	ldi	r30, 0xA1	; 161
    25dc:	f0 e0       	ldi	r31, 0x00	; 0
    25de:	80 81       	ld	r24, Z
    25e0:	82 60       	ori	r24, 0x02	; 2
    25e2:	80 83       	st	Z, r24
	sbi(TCCR4B, CS40);
    25e4:	80 81       	ld	r24, Z
    25e6:	81 60       	ori	r24, 0x01	; 1
    25e8:	80 83       	st	Z, r24
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    25ea:	e0 ea       	ldi	r30, 0xA0	; 160
    25ec:	f0 e0       	ldi	r31, 0x00	; 0
    25ee:	80 81       	ld	r24, Z
    25f0:	81 60       	ori	r24, 0x01	; 1
    25f2:	80 83       	st	Z, r24
#endif
#endif /* end timer4 block for ATMEGA1280/2560 and similar */	

#if defined(TCCR5B) && defined(CS51) && defined(WGM50)
	sbi(TCCR5B, CS51);		// set timer 5 prescale factor to 64
    25f4:	e1 e2       	ldi	r30, 0x21	; 33
    25f6:	f1 e0       	ldi	r31, 0x01	; 1
    25f8:	80 81       	ld	r24, Z
    25fa:	82 60       	ori	r24, 0x02	; 2
    25fc:	80 83       	st	Z, r24
	sbi(TCCR5B, CS50);
    25fe:	80 81       	ld	r24, Z
    2600:	81 60       	ori	r24, 0x01	; 1
    2602:	80 83       	st	Z, r24
	sbi(TCCR5A, WGM50);		// put timer 5 in 8-bit phase correct pwm mode
    2604:	e0 e2       	ldi	r30, 0x20	; 32
    2606:	f1 e0       	ldi	r31, 0x01	; 1
    2608:	80 81       	ld	r24, Z
    260a:	81 60       	ori	r24, 0x01	; 1
    260c:	80 83       	st	Z, r24
#if defined(ADCSRA)
	// set a2d prescale factor to 128
	// 16 MHz / 128 = 125 KHz, inside the desired 50-200 KHz range.
	// XXX: this will not work properly for other clock speeds, and
	// this code should use F_CPU to determine the prescale factor.
	sbi(ADCSRA, ADPS2);
    260e:	ea e7       	ldi	r30, 0x7A	; 122
    2610:	f0 e0       	ldi	r31, 0x00	; 0
    2612:	80 81       	ld	r24, Z
    2614:	84 60       	ori	r24, 0x04	; 4
    2616:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS1);
    2618:	80 81       	ld	r24, Z
    261a:	82 60       	ori	r24, 0x02	; 2
    261c:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS0);
    261e:	80 81       	ld	r24, Z
    2620:	81 60       	ori	r24, 0x01	; 1
    2622:	80 83       	st	Z, r24

	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    2624:	80 81       	ld	r24, Z
    2626:	80 68       	ori	r24, 0x80	; 128
    2628:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    262a:	10 92 c1 00 	sts	0x00C1, r1
#endif
}
    262e:	08 95       	ret

00002630 <analogWrite>:
// Right now, PWM output only works on the pins with
// hardware support.  These are defined in the appropriate
// pins_*.c file.  For the rest of the pins, we default
// to digital output.
void analogWrite(uint8_t pin, int val)
{
    2630:	1f 93       	push	r17
    2632:	cf 93       	push	r28
    2634:	df 93       	push	r29
    2636:	18 2f       	mov	r17, r24
    2638:	eb 01       	movw	r28, r22
	// We need to make sure the PWM output is enabled for those pins
	// that support it, as we turn it off when digitally reading or
	// writing with them.  Also, make sure the pin is in output mode
	// for consistenty with Wiring, which doesn't require a pinMode
	// call for the analog output pins.
	pinMode(pin, OUTPUT);
    263a:	61 e0       	ldi	r22, 0x01	; 1
    263c:	0e 94 f8 13 	call	0x27f0	; 0x27f0 <pinMode>
	if (val == 0)
    2640:	20 97       	sbiw	r28, 0x00	; 0
    2642:	09 f4       	brne	.+2      	; 0x2646 <analogWrite+0x16>
    2644:	ca c0       	rjmp	.+404    	; 0x27da <analogWrite+0x1aa>
	{
		digitalWrite(pin, LOW);
	}
	else if (val == 255)
    2646:	cf 3f       	cpi	r28, 0xFF	; 255
    2648:	d1 05       	cpc	r29, r1
    264a:	09 f4       	brne	.+2      	; 0x264e <analogWrite+0x1e>
    264c:	c9 c0       	rjmp	.+402    	; 0x27e0 <analogWrite+0x1b0>
	{
		digitalWrite(pin, HIGH);
	}
	else
	{
		switch(digitalPinToTimer(pin))
    264e:	e1 2f       	mov	r30, r17
    2650:	f0 e0       	ldi	r31, 0x00	; 0
    2652:	e2 54       	subi	r30, 0x42	; 66
    2654:	fe 4f       	sbci	r31, 0xFE	; 254
    2656:	84 91       	lpm	r24, Z+
    2658:	89 30       	cpi	r24, 0x09	; 9
    265a:	09 f4       	brne	.+2      	; 0x265e <analogWrite+0x2e>
    265c:	66 c0       	rjmp	.+204    	; 0x272a <analogWrite+0xfa>
    265e:	8a 30       	cpi	r24, 0x0A	; 10
    2660:	b0 f4       	brcc	.+44     	; 0x268e <analogWrite+0x5e>
    2662:	84 30       	cpi	r24, 0x04	; 4
    2664:	f1 f1       	breq	.+124    	; 0x26e2 <analogWrite+0xb2>
    2666:	85 30       	cpi	r24, 0x05	; 5
    2668:	40 f4       	brcc	.+16     	; 0x267a <analogWrite+0x4a>
    266a:	82 30       	cpi	r24, 0x02	; 2
    266c:	59 f1       	breq	.+86     	; 0x26c4 <analogWrite+0x94>
    266e:	83 30       	cpi	r24, 0x03	; 3
    2670:	70 f5       	brcc	.+92     	; 0x26ce <analogWrite+0x9e>
    2672:	81 30       	cpi	r24, 0x01	; 1
    2674:	09 f0       	breq	.+2      	; 0x2678 <analogWrite+0x48>
    2676:	ae c0       	rjmp	.+348    	; 0x27d4 <analogWrite+0x1a4>
    2678:	20 c0       	rjmp	.+64     	; 0x26ba <analogWrite+0x8a>
    267a:	87 30       	cpi	r24, 0x07	; 7
    267c:	09 f4       	brne	.+2      	; 0x2680 <analogWrite+0x50>
    267e:	43 c0       	rjmp	.+134    	; 0x2706 <analogWrite+0xd6>
    2680:	88 30       	cpi	r24, 0x08	; 8
    2682:	08 f0       	brcs	.+2      	; 0x2686 <analogWrite+0x56>
    2684:	48 c0       	rjmp	.+144    	; 0x2716 <analogWrite+0xe6>
    2686:	86 30       	cpi	r24, 0x06	; 6
    2688:	09 f0       	breq	.+2      	; 0x268c <analogWrite+0x5c>
    268a:	a4 c0       	rjmp	.+328    	; 0x27d4 <analogWrite+0x1a4>
    268c:	34 c0       	rjmp	.+104    	; 0x26f6 <analogWrite+0xc6>
    268e:	8d 30       	cpi	r24, 0x0D	; 13
    2690:	09 f4       	brne	.+2      	; 0x2694 <analogWrite+0x64>
    2692:	78 c0       	rjmp	.+240    	; 0x2784 <analogWrite+0x154>
    2694:	8e 30       	cpi	r24, 0x0E	; 14
    2696:	38 f4       	brcc	.+14     	; 0x26a6 <analogWrite+0x76>
    2698:	8b 30       	cpi	r24, 0x0B	; 11
    269a:	09 f4       	brne	.+2      	; 0x269e <analogWrite+0x6e>
    269c:	5a c0       	rjmp	.+180    	; 0x2752 <analogWrite+0x122>
    269e:	8c 30       	cpi	r24, 0x0C	; 12
    26a0:	08 f0       	brcs	.+2      	; 0x26a4 <analogWrite+0x74>
    26a2:	66 c0       	rjmp	.+204    	; 0x2770 <analogWrite+0x140>
    26a4:	4c c0       	rjmp	.+152    	; 0x273e <analogWrite+0x10e>
    26a6:	80 31       	cpi	r24, 0x10	; 16
    26a8:	09 f4       	brne	.+2      	; 0x26ac <analogWrite+0x7c>
    26aa:	80 c0       	rjmp	.+256    	; 0x27ac <analogWrite+0x17c>
    26ac:	81 31       	cpi	r24, 0x11	; 17
    26ae:	09 f4       	brne	.+2      	; 0x26b2 <analogWrite+0x82>
    26b0:	87 c0       	rjmp	.+270    	; 0x27c0 <analogWrite+0x190>
    26b2:	8f 30       	cpi	r24, 0x0F	; 15
    26b4:	09 f0       	breq	.+2      	; 0x26b8 <analogWrite+0x88>
    26b6:	8e c0       	rjmp	.+284    	; 0x27d4 <analogWrite+0x1a4>
    26b8:	6f c0       	rjmp	.+222    	; 0x2798 <analogWrite+0x168>
			#endif

			#if defined(TCCR0A) && defined(COM0A1)
			case TIMER0A:
				// connect pwm to pin on timer 0, channel A
				sbi(TCCR0A, COM0A1);
    26ba:	84 b5       	in	r24, 0x24	; 36
    26bc:	80 68       	ori	r24, 0x80	; 128
    26be:	84 bd       	out	0x24, r24	; 36
				OCR0A = val; // set pwm duty
    26c0:	c7 bd       	out	0x27, r28	; 39
    26c2:	92 c0       	rjmp	.+292    	; 0x27e8 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR0A) && defined(COM0B1)
			case TIMER0B:
				// connect pwm to pin on timer 0, channel B
				sbi(TCCR0A, COM0B1);
    26c4:	84 b5       	in	r24, 0x24	; 36
    26c6:	80 62       	ori	r24, 0x20	; 32
    26c8:	84 bd       	out	0x24, r24	; 36
				OCR0B = val; // set pwm duty
    26ca:	c8 bd       	out	0x28, r28	; 40
    26cc:	8d c0       	rjmp	.+282    	; 0x27e8 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR1A) && defined(COM1A1)
			case TIMER1A:
				// connect pwm to pin on timer 1, channel A
				sbi(TCCR1A, COM1A1);
    26ce:	80 91 80 00 	lds	r24, 0x0080
    26d2:	80 68       	ori	r24, 0x80	; 128
    26d4:	80 93 80 00 	sts	0x0080, r24
				OCR1A = val; // set pwm duty
    26d8:	d0 93 89 00 	sts	0x0089, r29
    26dc:	c0 93 88 00 	sts	0x0088, r28
    26e0:	83 c0       	rjmp	.+262    	; 0x27e8 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR1A) && defined(COM1B1)
			case TIMER1B:
				// connect pwm to pin on timer 1, channel B
				sbi(TCCR1A, COM1B1);
    26e2:	80 91 80 00 	lds	r24, 0x0080
    26e6:	80 62       	ori	r24, 0x20	; 32
    26e8:	80 93 80 00 	sts	0x0080, r24
				OCR1B = val; // set pwm duty
    26ec:	d0 93 8b 00 	sts	0x008B, r29
    26f0:	c0 93 8a 00 	sts	0x008A, r28
    26f4:	79 c0       	rjmp	.+242    	; 0x27e8 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR2A) && defined(COM2A1)
			case TIMER2A:
				// connect pwm to pin on timer 2, channel A
				sbi(TCCR2A, COM2A1);
    26f6:	80 91 b0 00 	lds	r24, 0x00B0
    26fa:	80 68       	ori	r24, 0x80	; 128
    26fc:	80 93 b0 00 	sts	0x00B0, r24
				OCR2A = val; // set pwm duty
    2700:	c0 93 b3 00 	sts	0x00B3, r28
    2704:	71 c0       	rjmp	.+226    	; 0x27e8 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR2A) && defined(COM2B1)
			case TIMER2B:
				// connect pwm to pin on timer 2, channel B
				sbi(TCCR2A, COM2B1);
    2706:	80 91 b0 00 	lds	r24, 0x00B0
    270a:	80 62       	ori	r24, 0x20	; 32
    270c:	80 93 b0 00 	sts	0x00B0, r24
				OCR2B = val; // set pwm duty
    2710:	c0 93 b4 00 	sts	0x00B4, r28
    2714:	69 c0       	rjmp	.+210    	; 0x27e8 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR3A) && defined(COM3A1)
			case TIMER3A:
				// connect pwm to pin on timer 3, channel A
				sbi(TCCR3A, COM3A1);
    2716:	80 91 90 00 	lds	r24, 0x0090
    271a:	80 68       	ori	r24, 0x80	; 128
    271c:	80 93 90 00 	sts	0x0090, r24
				OCR3A = val; // set pwm duty
    2720:	d0 93 99 00 	sts	0x0099, r29
    2724:	c0 93 98 00 	sts	0x0098, r28
    2728:	5f c0       	rjmp	.+190    	; 0x27e8 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR3A) && defined(COM3B1)
			case TIMER3B:
				// connect pwm to pin on timer 3, channel B
				sbi(TCCR3A, COM3B1);
    272a:	80 91 90 00 	lds	r24, 0x0090
    272e:	80 62       	ori	r24, 0x20	; 32
    2730:	80 93 90 00 	sts	0x0090, r24
				OCR3B = val; // set pwm duty
    2734:	d0 93 9b 00 	sts	0x009B, r29
    2738:	c0 93 9a 00 	sts	0x009A, r28
    273c:	55 c0       	rjmp	.+170    	; 0x27e8 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR3A) && defined(COM3C1)
			case TIMER3C:
				// connect pwm to pin on timer 3, channel C
				sbi(TCCR3A, COM3C1);
    273e:	80 91 90 00 	lds	r24, 0x0090
    2742:	88 60       	ori	r24, 0x08	; 8
    2744:	80 93 90 00 	sts	0x0090, r24
				OCR3C = val; // set pwm duty
    2748:	d0 93 9d 00 	sts	0x009D, r29
    274c:	c0 93 9c 00 	sts	0x009C, r28
    2750:	4b c0       	rjmp	.+150    	; 0x27e8 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR4A)
			case TIMER4A:
				//connect pwm to pin on timer 4, channel A
				sbi(TCCR4A, COM4A1);
    2752:	80 91 a0 00 	lds	r24, 0x00A0
    2756:	80 68       	ori	r24, 0x80	; 128
    2758:	80 93 a0 00 	sts	0x00A0, r24
				#if defined(COM4A0)		// only used on 32U4
				cbi(TCCR4A, COM4A0);
    275c:	80 91 a0 00 	lds	r24, 0x00A0
    2760:	8f 7b       	andi	r24, 0xBF	; 191
    2762:	80 93 a0 00 	sts	0x00A0, r24
				#endif
				OCR4A = val;	// set pwm duty
    2766:	d0 93 a9 00 	sts	0x00A9, r29
    276a:	c0 93 a8 00 	sts	0x00A8, r28
    276e:	3c c0       	rjmp	.+120    	; 0x27e8 <analogWrite+0x1b8>
			#endif
			
			#if defined(TCCR4A) && defined(COM4B1)
			case TIMER4B:
				// connect pwm to pin on timer 4, channel B
				sbi(TCCR4A, COM4B1);
    2770:	80 91 a0 00 	lds	r24, 0x00A0
    2774:	80 62       	ori	r24, 0x20	; 32
    2776:	80 93 a0 00 	sts	0x00A0, r24
				OCR4B = val; // set pwm duty
    277a:	d0 93 ab 00 	sts	0x00AB, r29
    277e:	c0 93 aa 00 	sts	0x00AA, r28
    2782:	32 c0       	rjmp	.+100    	; 0x27e8 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR4A) && defined(COM4C1)
			case TIMER4C:
				// connect pwm to pin on timer 4, channel C
				sbi(TCCR4A, COM4C1);
    2784:	80 91 a0 00 	lds	r24, 0x00A0
    2788:	88 60       	ori	r24, 0x08	; 8
    278a:	80 93 a0 00 	sts	0x00A0, r24
				OCR4C = val; // set pwm duty
    278e:	d0 93 ad 00 	sts	0x00AD, r29
    2792:	c0 93 ac 00 	sts	0x00AC, r28
    2796:	28 c0       	rjmp	.+80     	; 0x27e8 <analogWrite+0x1b8>

							
			#if defined(TCCR5A) && defined(COM5A1)
			case TIMER5A:
				// connect pwm to pin on timer 5, channel A
				sbi(TCCR5A, COM5A1);
    2798:	80 91 20 01 	lds	r24, 0x0120
    279c:	80 68       	ori	r24, 0x80	; 128
    279e:	80 93 20 01 	sts	0x0120, r24
				OCR5A = val; // set pwm duty
    27a2:	d0 93 29 01 	sts	0x0129, r29
    27a6:	c0 93 28 01 	sts	0x0128, r28
    27aa:	1e c0       	rjmp	.+60     	; 0x27e8 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR5A) && defined(COM5B1)
			case TIMER5B:
				// connect pwm to pin on timer 5, channel B
				sbi(TCCR5A, COM5B1);
    27ac:	80 91 20 01 	lds	r24, 0x0120
    27b0:	80 62       	ori	r24, 0x20	; 32
    27b2:	80 93 20 01 	sts	0x0120, r24
				OCR5B = val; // set pwm duty
    27b6:	d0 93 2b 01 	sts	0x012B, r29
    27ba:	c0 93 2a 01 	sts	0x012A, r28
    27be:	14 c0       	rjmp	.+40     	; 0x27e8 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR5A) && defined(COM5C1)
			case TIMER5C:
				// connect pwm to pin on timer 5, channel C
				sbi(TCCR5A, COM5C1);
    27c0:	80 91 20 01 	lds	r24, 0x0120
    27c4:	88 60       	ori	r24, 0x08	; 8
    27c6:	80 93 20 01 	sts	0x0120, r24
				OCR5C = val; // set pwm duty
    27ca:	d0 93 2d 01 	sts	0x012D, r29
    27ce:	c0 93 2c 01 	sts	0x012C, r28
    27d2:	0a c0       	rjmp	.+20     	; 0x27e8 <analogWrite+0x1b8>
				break;
			#endif

			case NOT_ON_TIMER:
			default:
				if (val < 128) {
    27d4:	c0 38       	cpi	r28, 0x80	; 128
    27d6:	d1 05       	cpc	r29, r1
    27d8:	1c f4       	brge	.+6      	; 0x27e0 <analogWrite+0x1b0>
					digitalWrite(pin, LOW);
    27da:	81 2f       	mov	r24, r17
    27dc:	60 e0       	ldi	r22, 0x00	; 0
    27de:	02 c0       	rjmp	.+4      	; 0x27e4 <analogWrite+0x1b4>
				} else {
					digitalWrite(pin, HIGH);
    27e0:	81 2f       	mov	r24, r17
    27e2:	61 e0       	ldi	r22, 0x01	; 1
    27e4:	0e 94 ab 14 	call	0x2956	; 0x2956 <digitalWrite>
				}
		}
	}
}
    27e8:	df 91       	pop	r29
    27ea:	cf 91       	pop	r28
    27ec:	1f 91       	pop	r17
    27ee:	08 95       	ret

000027f0 <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    27f0:	cf 93       	push	r28
    27f2:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    27f4:	48 2f       	mov	r20, r24
    27f6:	50 e0       	ldi	r21, 0x00	; 0
    27f8:	ca 01       	movw	r24, r20
    27fa:	88 58       	subi	r24, 0x88	; 136
    27fc:	9e 4f       	sbci	r25, 0xFE	; 254
    27fe:	fc 01       	movw	r30, r24
    2800:	34 91       	lpm	r19, Z+
	uint8_t port = digitalPinToPort(pin);
    2802:	4e 5c       	subi	r20, 0xCE	; 206
    2804:	5e 4f       	sbci	r21, 0xFE	; 254
    2806:	fa 01       	movw	r30, r20
    2808:	84 91       	lpm	r24, Z+
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    280a:	88 23       	and	r24, r24
    280c:	69 f1       	breq	.+90     	; 0x2868 <pinMode+0x78>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    280e:	90 e0       	ldi	r25, 0x00	; 0
    2810:	88 0f       	add	r24, r24
    2812:	99 1f       	adc	r25, r25
    2814:	fc 01       	movw	r30, r24
    2816:	ec 51       	subi	r30, 0x1C	; 28
    2818:	ff 4f       	sbci	r31, 0xFF	; 255
    281a:	a5 91       	lpm	r26, Z+
    281c:	b4 91       	lpm	r27, Z+
	out = portOutputRegister(port);
    281e:	fc 01       	movw	r30, r24
    2820:	e2 50       	subi	r30, 0x02	; 2
    2822:	ff 4f       	sbci	r31, 0xFF	; 255
    2824:	c5 91       	lpm	r28, Z+
    2826:	d4 91       	lpm	r29, Z+

	if (mode == INPUT) { 
    2828:	66 23       	and	r22, r22
    282a:	51 f4       	brne	.+20     	; 0x2840 <pinMode+0x50>
		uint8_t oldSREG = SREG;
    282c:	2f b7       	in	r18, 0x3f	; 63
                cli();
    282e:	f8 94       	cli
		*reg &= ~bit;
    2830:	8c 91       	ld	r24, X
    2832:	93 2f       	mov	r25, r19
    2834:	90 95       	com	r25
    2836:	89 23       	and	r24, r25
    2838:	8c 93       	st	X, r24
		*out &= ~bit;
    283a:	88 81       	ld	r24, Y
    283c:	89 23       	and	r24, r25
    283e:	0b c0       	rjmp	.+22     	; 0x2856 <pinMode+0x66>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    2840:	62 30       	cpi	r22, 0x02	; 2
    2842:	61 f4       	brne	.+24     	; 0x285c <pinMode+0x6c>
		uint8_t oldSREG = SREG;
    2844:	2f b7       	in	r18, 0x3f	; 63
                cli();
    2846:	f8 94       	cli
		*reg &= ~bit;
    2848:	8c 91       	ld	r24, X
    284a:	93 2f       	mov	r25, r19
    284c:	90 95       	com	r25
    284e:	89 23       	and	r24, r25
    2850:	8c 93       	st	X, r24
		*out |= bit;
    2852:	88 81       	ld	r24, Y
    2854:	83 2b       	or	r24, r19
    2856:	88 83       	st	Y, r24
		SREG = oldSREG;
    2858:	2f bf       	out	0x3f, r18	; 63
    285a:	06 c0       	rjmp	.+12     	; 0x2868 <pinMode+0x78>
	} else {
		uint8_t oldSREG = SREG;
    285c:	9f b7       	in	r25, 0x3f	; 63
                cli();
    285e:	f8 94       	cli
		*reg |= bit;
    2860:	8c 91       	ld	r24, X
    2862:	83 2b       	or	r24, r19
    2864:	8c 93       	st	X, r24
		SREG = oldSREG;
    2866:	9f bf       	out	0x3f, r25	; 63
	}
}
    2868:	df 91       	pop	r29
    286a:	cf 91       	pop	r28
    286c:	08 95       	ret

0000286e <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    286e:	89 30       	cpi	r24, 0x09	; 9
    2870:	09 f4       	brne	.+2      	; 0x2874 <turnOffPWM+0x6>
    2872:	49 c0       	rjmp	.+146    	; 0x2906 <turnOffPWM+0x98>
    2874:	8a 30       	cpi	r24, 0x0A	; 10
    2876:	a0 f4       	brcc	.+40     	; 0x28a0 <turnOffPWM+0x32>
    2878:	84 30       	cpi	r24, 0x04	; 4
    287a:	51 f1       	breq	.+84     	; 0x28d0 <turnOffPWM+0x62>
    287c:	85 30       	cpi	r24, 0x05	; 5
    287e:	40 f4       	brcc	.+16     	; 0x2890 <turnOffPWM+0x22>
    2880:	82 30       	cpi	r24, 0x02	; 2
    2882:	79 f1       	breq	.+94     	; 0x28e2 <turnOffPWM+0x74>
    2884:	83 30       	cpi	r24, 0x03	; 3
    2886:	00 f5       	brcc	.+64     	; 0x28c8 <turnOffPWM+0x5a>
    2888:	81 30       	cpi	r24, 0x01	; 1
    288a:	09 f0       	breq	.+2      	; 0x288e <turnOffPWM+0x20>
    288c:	63 c0       	rjmp	.+198    	; 0x2954 <turnOffPWM+0xe6>
    288e:	26 c0       	rjmp	.+76     	; 0x28dc <turnOffPWM+0x6e>
    2890:	87 30       	cpi	r24, 0x07	; 7
    2892:	79 f1       	breq	.+94     	; 0x28f2 <turnOffPWM+0x84>
    2894:	88 30       	cpi	r24, 0x08	; 8
    2896:	98 f5       	brcc	.+102    	; 0x28fe <turnOffPWM+0x90>
    2898:	86 30       	cpi	r24, 0x06	; 6
    289a:	09 f0       	breq	.+2      	; 0x289e <turnOffPWM+0x30>
    289c:	5b c0       	rjmp	.+182    	; 0x2954 <turnOffPWM+0xe6>
    289e:	25 c0       	rjmp	.+74     	; 0x28ea <turnOffPWM+0x7c>
    28a0:	8d 30       	cpi	r24, 0x0D	; 13
    28a2:	09 f4       	brne	.+2      	; 0x28a6 <turnOffPWM+0x38>
    28a4:	42 c0       	rjmp	.+132    	; 0x292a <turnOffPWM+0xbc>
    28a6:	8e 30       	cpi	r24, 0x0E	; 14
    28a8:	28 f4       	brcc	.+10     	; 0x28b4 <turnOffPWM+0x46>
    28aa:	8b 30       	cpi	r24, 0x0B	; 11
    28ac:	b1 f1       	breq	.+108    	; 0x291a <turnOffPWM+0xac>
    28ae:	8c 30       	cpi	r24, 0x0C	; 12
    28b0:	c0 f5       	brcc	.+112    	; 0x2922 <turnOffPWM+0xb4>
    28b2:	2d c0       	rjmp	.+90     	; 0x290e <turnOffPWM+0xa0>
    28b4:	80 31       	cpi	r24, 0x10	; 16
    28b6:	09 f4       	brne	.+2      	; 0x28ba <turnOffPWM+0x4c>
    28b8:	42 c0       	rjmp	.+132    	; 0x293e <turnOffPWM+0xd0>
    28ba:	81 31       	cpi	r24, 0x11	; 17
    28bc:	09 f4       	brne	.+2      	; 0x28c0 <turnOffPWM+0x52>
    28be:	45 c0       	rjmp	.+138    	; 0x294a <turnOffPWM+0xdc>
    28c0:	8f 30       	cpi	r24, 0x0F	; 15
    28c2:	09 f0       	breq	.+2      	; 0x28c6 <turnOffPWM+0x58>
    28c4:	47 c0       	rjmp	.+142    	; 0x2954 <turnOffPWM+0xe6>
    28c6:	37 c0       	rjmp	.+110    	; 0x2936 <turnOffPWM+0xc8>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    28c8:	80 91 80 00 	lds	r24, 0x0080
    28cc:	8f 77       	andi	r24, 0x7F	; 127
    28ce:	03 c0       	rjmp	.+6      	; 0x28d6 <turnOffPWM+0x68>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    28d0:	80 91 80 00 	lds	r24, 0x0080
    28d4:	8f 7d       	andi	r24, 0xDF	; 223
    28d6:	80 93 80 00 	sts	0x0080, r24
    28da:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    28dc:	84 b5       	in	r24, 0x24	; 36
    28de:	8f 77       	andi	r24, 0x7F	; 127
    28e0:	02 c0       	rjmp	.+4      	; 0x28e6 <turnOffPWM+0x78>
		#endif
		
		#if defined(TIMER0B) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    28e2:	84 b5       	in	r24, 0x24	; 36
    28e4:	8f 7d       	andi	r24, 0xDF	; 223
    28e6:	84 bd       	out	0x24, r24	; 36
    28e8:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    28ea:	80 91 b0 00 	lds	r24, 0x00B0
    28ee:	8f 77       	andi	r24, 0x7F	; 127
    28f0:	03 c0       	rjmp	.+6      	; 0x28f8 <turnOffPWM+0x8a>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    28f2:	80 91 b0 00 	lds	r24, 0x00B0
    28f6:	8f 7d       	andi	r24, 0xDF	; 223
    28f8:	80 93 b0 00 	sts	0x00B0, r24
    28fc:	08 95       	ret
		#endif
		
		#if defined(TCCR3A) && defined(COM3A1)
		case  TIMER3A:  cbi(TCCR3A, COM3A1);    break;
    28fe:	80 91 90 00 	lds	r24, 0x0090
    2902:	8f 77       	andi	r24, 0x7F	; 127
    2904:	07 c0       	rjmp	.+14     	; 0x2914 <turnOffPWM+0xa6>
		#endif
		#if defined(TCCR3A) && defined(COM3B1)
		case  TIMER3B:  cbi(TCCR3A, COM3B1);    break;
    2906:	80 91 90 00 	lds	r24, 0x0090
    290a:	8f 7d       	andi	r24, 0xDF	; 223
    290c:	03 c0       	rjmp	.+6      	; 0x2914 <turnOffPWM+0xa6>
		#endif
		#if defined(TCCR3A) && defined(COM3C1)
		case  TIMER3C:  cbi(TCCR3A, COM3C1);    break;
    290e:	80 91 90 00 	lds	r24, 0x0090
    2912:	87 7f       	andi	r24, 0xF7	; 247
    2914:	80 93 90 00 	sts	0x0090, r24
    2918:	08 95       	ret
		#endif

		#if defined(TCCR4A) && defined(COM4A1)
		case  TIMER4A:  cbi(TCCR4A, COM4A1);    break;
    291a:	80 91 a0 00 	lds	r24, 0x00A0
    291e:	8f 77       	andi	r24, 0x7F	; 127
    2920:	07 c0       	rjmp	.+14     	; 0x2930 <turnOffPWM+0xc2>
		#endif					
		#if defined(TCCR4A) && defined(COM4B1)
		case  TIMER4B:  cbi(TCCR4A, COM4B1);    break;
    2922:	80 91 a0 00 	lds	r24, 0x00A0
    2926:	8f 7d       	andi	r24, 0xDF	; 223
    2928:	03 c0       	rjmp	.+6      	; 0x2930 <turnOffPWM+0xc2>
		#endif
		#if defined(TCCR4A) && defined(COM4C1)
		case  TIMER4C:  cbi(TCCR4A, COM4C1);    break;
    292a:	80 91 a0 00 	lds	r24, 0x00A0
    292e:	87 7f       	andi	r24, 0xF7	; 247
    2930:	80 93 a0 00 	sts	0x00A0, r24
    2934:	08 95       	ret
		#if defined(TCCR4C) && defined(COM4D1)
		case TIMER4D:	cbi(TCCR4C, COM4D1);	break;
		#endif			
			
		#if defined(TCCR5A)
		case  TIMER5A:  cbi(TCCR5A, COM5A1);    break;
    2936:	80 91 20 01 	lds	r24, 0x0120
    293a:	8f 77       	andi	r24, 0x7F	; 127
    293c:	03 c0       	rjmp	.+6      	; 0x2944 <turnOffPWM+0xd6>
		case  TIMER5B:  cbi(TCCR5A, COM5B1);    break;
    293e:	80 91 20 01 	lds	r24, 0x0120
    2942:	8f 7d       	andi	r24, 0xDF	; 223
    2944:	80 93 20 01 	sts	0x0120, r24
    2948:	08 95       	ret
		case  TIMER5C:  cbi(TCCR5A, COM5C1);    break;
    294a:	80 91 20 01 	lds	r24, 0x0120
    294e:	87 7f       	andi	r24, 0xF7	; 247
    2950:	80 93 20 01 	sts	0x0120, r24
    2954:	08 95       	ret

00002956 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    2956:	ff 92       	push	r15
    2958:	0f 93       	push	r16
    295a:	1f 93       	push	r17
    295c:	f6 2e       	mov	r15, r22
	uint8_t timer = digitalPinToTimer(pin);
    295e:	48 2f       	mov	r20, r24
    2960:	50 e0       	ldi	r21, 0x00	; 0
    2962:	ca 01       	movw	r24, r20
    2964:	82 54       	subi	r24, 0x42	; 66
    2966:	9e 4f       	sbci	r25, 0xFE	; 254
    2968:	fc 01       	movw	r30, r24
    296a:	24 91       	lpm	r18, Z+
	uint8_t bit = digitalPinToBitMask(pin);
    296c:	ca 01       	movw	r24, r20
    296e:	88 58       	subi	r24, 0x88	; 136
    2970:	9e 4f       	sbci	r25, 0xFE	; 254
    2972:	fc 01       	movw	r30, r24
    2974:	14 91       	lpm	r17, Z+
	uint8_t port = digitalPinToPort(pin);
    2976:	4e 5c       	subi	r20, 0xCE	; 206
    2978:	5e 4f       	sbci	r21, 0xFE	; 254
    297a:	fa 01       	movw	r30, r20
    297c:	04 91       	lpm	r16, Z+
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    297e:	00 23       	and	r16, r16
    2980:	c9 f0       	breq	.+50     	; 0x29b4 <digitalWrite+0x5e>

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    2982:	22 23       	and	r18, r18
    2984:	19 f0       	breq	.+6      	; 0x298c <digitalWrite+0x36>
    2986:	82 2f       	mov	r24, r18
    2988:	0e 94 37 14 	call	0x286e	; 0x286e <turnOffPWM>

	out = portOutputRegister(port);
    298c:	e0 2f       	mov	r30, r16
    298e:	f0 e0       	ldi	r31, 0x00	; 0
    2990:	ee 0f       	add	r30, r30
    2992:	ff 1f       	adc	r31, r31
    2994:	e2 50       	subi	r30, 0x02	; 2
    2996:	ff 4f       	sbci	r31, 0xFF	; 255
    2998:	a5 91       	lpm	r26, Z+
    299a:	b4 91       	lpm	r27, Z+

	uint8_t oldSREG = SREG;
    299c:	9f b7       	in	r25, 0x3f	; 63
	cli();
    299e:	f8 94       	cli

	if (val == LOW) {
    29a0:	ff 20       	and	r15, r15
    29a2:	21 f4       	brne	.+8      	; 0x29ac <digitalWrite+0x56>
		*out &= ~bit;
    29a4:	8c 91       	ld	r24, X
    29a6:	10 95       	com	r17
    29a8:	81 23       	and	r24, r17
    29aa:	02 c0       	rjmp	.+4      	; 0x29b0 <digitalWrite+0x5a>
	} else {
		*out |= bit;
    29ac:	8c 91       	ld	r24, X
    29ae:	81 2b       	or	r24, r17
    29b0:	8c 93       	st	X, r24
	}

	SREG = oldSREG;
    29b2:	9f bf       	out	0x3f, r25	; 63
}
    29b4:	1f 91       	pop	r17
    29b6:	0f 91       	pop	r16
    29b8:	ff 90       	pop	r15
    29ba:	08 95       	ret

000029bc <_ZN6I2Cdev10writeBytesEhhhPh>:
 * @param regAddr First register address to write to
 * @param length Number of bytes to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data) {
    29bc:	ef 92       	push	r14
    29be:	ff 92       	push	r15
    29c0:	0f 93       	push	r16
    29c2:	1f 93       	push	r17
    29c4:	cf 93       	push	r28
    29c6:	df 93       	push	r29
    29c8:	58 2f       	mov	r21, r24
    29ca:	16 2f       	mov	r17, r22
    29cc:	e4 2e       	mov	r14, r20
    29ce:	02 2f       	mov	r16, r18
    29d0:	f3 2e       	mov	r15, r19
    uint8_t status = 0;
    #if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
        Wire.beginTransmission(devAddr);
        Wire.send((uint8_t) regAddr); // send address
    #elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
        Wire.beginTransmission(devAddr);
    29d2:	87 eb       	ldi	r24, 0xB7	; 183
    29d4:	95 e0       	ldi	r25, 0x05	; 5
    29d6:	65 2f       	mov	r22, r21
    29d8:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <_ZN7TwoWire17beginTransmissionEh>
        Wire.write((uint8_t) regAddr); // send address
    29dc:	87 eb       	ldi	r24, 0xB7	; 183
    29de:	95 e0       	ldi	r25, 0x05	; 5
    29e0:	61 2f       	mov	r22, r17
    29e2:	0e 94 29 0f 	call	0x1e52	; 0x1e52 <_ZN7TwoWire5writeEh>
    29e6:	20 2f       	mov	r18, r16
    29e8:	3f 2d       	mov	r19, r15
    29ea:	c9 01       	movw	r24, r18
    29ec:	ec 01       	movw	r28, r24
    29ee:	10 e0       	ldi	r17, 0x00	; 0
    29f0:	06 c0       	rjmp	.+12     	; 0x29fe <_ZN6I2Cdev10writeBytesEhhhPh+0x42>
    #endif
    for (uint8_t i = 0; i < length; i++) {
        #if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
            Wire.send((uint8_t) data[i]);
        #elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
            Wire.write((uint8_t) data[i]);
    29f2:	87 eb       	ldi	r24, 0xB7	; 183
    29f4:	95 e0       	ldi	r25, 0x05	; 5
    29f6:	69 91       	ld	r22, Y+
    29f8:	0e 94 29 0f 	call	0x1e52	; 0x1e52 <_ZN7TwoWire5writeEh>
        Wire.send((uint8_t) regAddr); // send address
    #elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
        Wire.beginTransmission(devAddr);
        Wire.write((uint8_t) regAddr); // send address
    #endif
    for (uint8_t i = 0; i < length; i++) {
    29fc:	1f 5f       	subi	r17, 0xFF	; 255
    29fe:	1e 15       	cp	r17, r14
    2a00:	c0 f3       	brcs	.-16     	; 0x29f2 <_ZN6I2Cdev10writeBytesEhhhPh+0x36>
        #endif
    }
    #if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
        Wire.endTransmission();
    #elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
        status = Wire.endTransmission();
    2a02:	87 eb       	ldi	r24, 0xB7	; 183
    2a04:	95 e0       	ldi	r25, 0x05	; 5
    2a06:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <_ZN7TwoWire15endTransmissionEv>
    2a0a:	90 e0       	ldi	r25, 0x00	; 0
    2a0c:	88 23       	and	r24, r24
    2a0e:	09 f4       	brne	.+2      	; 0x2a12 <_ZN6I2Cdev10writeBytesEhhhPh+0x56>
    2a10:	91 e0       	ldi	r25, 0x01	; 1
    #endif
    #ifdef I2CDEV_SERIAL_DEBUG
        Serial.println(". Done.");
    #endif
    return status == 0;
}
    2a12:	89 2f       	mov	r24, r25
    2a14:	df 91       	pop	r29
    2a16:	cf 91       	pop	r28
    2a18:	1f 91       	pop	r17
    2a1a:	0f 91       	pop	r16
    2a1c:	ff 90       	pop	r15
    2a1e:	ef 90       	pop	r14
    2a20:	08 95       	ret

00002a22 <_ZN6I2Cdev9writeByteEhhh>:
 * @param devAddr I2C slave device address
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data) {
    2a22:	df 93       	push	r29
    2a24:	cf 93       	push	r28
    2a26:	0f 92       	push	r0
    2a28:	cd b7       	in	r28, 0x3d	; 61
    2a2a:	de b7       	in	r29, 0x3e	; 62
    2a2c:	49 83       	std	Y+1, r20	; 0x01
    return writeBytes(devAddr, regAddr, 1, &data);
    2a2e:	41 e0       	ldi	r20, 0x01	; 1
    2a30:	9e 01       	movw	r18, r28
    2a32:	2f 5f       	subi	r18, 0xFF	; 255
    2a34:	3f 4f       	sbci	r19, 0xFF	; 255
    2a36:	0e 94 de 14 	call	0x29bc	; 0x29bc <_ZN6I2Cdev10writeBytesEhhhPh>
}
    2a3a:	0f 90       	pop	r0
    2a3c:	cf 91       	pop	r28
    2a3e:	df 91       	pop	r29
    2a40:	08 95       	ret

00002a42 <_ZN6I2Cdev9readBytesEhhhPhj>:
 * @param length Number of bytes to read
 * @param data Buffer to store read data in
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev::readTimeout)
 * @return Number of bytes read (-1 indicates failure)
 */
int8_t I2Cdev::readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data, uint16_t timeout) {
    2a42:	2f 92       	push	r2
    2a44:	3f 92       	push	r3
    2a46:	4f 92       	push	r4
    2a48:	5f 92       	push	r5
    2a4a:	6f 92       	push	r6
    2a4c:	7f 92       	push	r7
    2a4e:	8f 92       	push	r8
    2a50:	9f 92       	push	r9
    2a52:	af 92       	push	r10
    2a54:	bf 92       	push	r11
    2a56:	cf 92       	push	r12
    2a58:	df 92       	push	r13
    2a5a:	ef 92       	push	r14
    2a5c:	ff 92       	push	r15
    2a5e:	0f 93       	push	r16
    2a60:	1f 93       	push	r17
    2a62:	df 93       	push	r29
    2a64:	cf 93       	push	r28
    2a66:	00 d0       	rcall	.+0      	; 0x2a68 <_ZN6I2Cdev9readBytesEhhhPhj+0x26>
    2a68:	0f 92       	push	r0
    2a6a:	0f 92       	push	r0
    2a6c:	cd b7       	in	r28, 0x3d	; 61
    2a6e:	de b7       	in	r29, 0x3e	; 62
    2a70:	88 2e       	mov	r8, r24
    2a72:	69 83       	std	Y+1, r22	; 0x01
    2a74:	94 2e       	mov	r9, r20
    2a76:	3b 83       	std	Y+3, r19	; 0x03
    2a78:	2a 83       	std	Y+2, r18	; 0x02
        Serial.print(regAddr, HEX);
        Serial.print("...");
    #endif

    int8_t count = 0;
    uint32_t t1 = millis();
    2a7a:	0e 94 4f 12 	call	0x249e	; 0x249e <millis>
    2a7e:	5b 01       	movw	r10, r22
    2a80:	6c 01       	movw	r12, r24
    2a82:	ff 24       	eor	r15, r15
    2a84:	ee 24       	eor	r14, r14
            for (uint8_t k = 0; k < length; k += min(length, BUFFER_LENGTH)) {
                Wire.beginTransmission(devAddr);
                Wire.write(regAddr);
                Wire.endTransmission();
                Wire.beginTransmission(devAddr);
                Wire.requestFrom(devAddr, (uint8_t)min(length - k, BUFFER_LENGTH));
    2a86:	29 2c       	mov	r2, r9
    2a88:	33 24       	eor	r3, r3
        
                for (; Wire.available() && (timeout == 0 || millis() - t1 < timeout); count++) {
    2a8a:	28 01       	movw	r4, r16
    2a8c:	66 24       	eor	r6, r6
    2a8e:	77 24       	eor	r7, r7
    2a90:	4b c0       	rjmp	.+150    	; 0x2b28 <_ZN6I2Cdev9readBytesEhhhPhj+0xe6>

            // I2C/TWI subsystem uses internal buffer that breaks with large data requests
            // so if user requests more than BUFFER_LENGTH bytes, we have to do it in
            // smaller chunks instead of all at once
            for (uint8_t k = 0; k < length; k += min(length, BUFFER_LENGTH)) {
                Wire.beginTransmission(devAddr);
    2a92:	87 eb       	ldi	r24, 0xB7	; 183
    2a94:	95 e0       	ldi	r25, 0x05	; 5
    2a96:	68 2d       	mov	r22, r8
    2a98:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <_ZN7TwoWire17beginTransmissionEh>
                Wire.write(regAddr);
    2a9c:	87 eb       	ldi	r24, 0xB7	; 183
    2a9e:	95 e0       	ldi	r25, 0x05	; 5
    2aa0:	69 81       	ldd	r22, Y+1	; 0x01
    2aa2:	0e 94 29 0f 	call	0x1e52	; 0x1e52 <_ZN7TwoWire5writeEh>
                Wire.endTransmission();
    2aa6:	87 eb       	ldi	r24, 0xB7	; 183
    2aa8:	95 e0       	ldi	r25, 0x05	; 5
    2aaa:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <_ZN7TwoWire15endTransmissionEv>
                Wire.beginTransmission(devAddr);
    2aae:	87 eb       	ldi	r24, 0xB7	; 183
    2ab0:	95 e0       	ldi	r25, 0x05	; 5
    2ab2:	68 2d       	mov	r22, r8
    2ab4:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <_ZN7TwoWire17beginTransmissionEh>
                Wire.requestFrom(devAddr, (uint8_t)min(length - k, BUFFER_LENGTH));
    2ab8:	a1 01       	movw	r20, r2
    2aba:	4e 19       	sub	r20, r14
    2abc:	51 09       	sbc	r21, r1
    2abe:	41 32       	cpi	r20, 0x21	; 33
    2ac0:	51 05       	cpc	r21, r1
    2ac2:	14 f0       	brlt	.+4      	; 0x2ac8 <_ZN6I2Cdev9readBytesEhhhPhj+0x86>
    2ac4:	40 e2       	ldi	r20, 0x20	; 32
    2ac6:	50 e0       	ldi	r21, 0x00	; 0
    2ac8:	87 eb       	ldi	r24, 0xB7	; 183
    2aca:	95 e0       	ldi	r25, 0x05	; 5
    2acc:	68 2d       	mov	r22, r8
    2ace:	0e 94 7d 0f 	call	0x1efa	; 0x1efa <_ZN7TwoWire11requestFromEhh>
    2ad2:	2f 2d       	mov	r18, r15
    2ad4:	33 27       	eor	r19, r19
    2ad6:	27 fd       	sbrc	r18, 7
    2ad8:	30 95       	com	r19
    2ada:	8a 81       	ldd	r24, Y+2	; 0x02
    2adc:	9b 81       	ldd	r25, Y+3	; 0x03
    2ade:	28 0f       	add	r18, r24
    2ae0:	39 1f       	adc	r19, r25
    2ae2:	3d 83       	std	Y+5, r19	; 0x05
    2ae4:	2c 83       	std	Y+4, r18	; 0x04
        
                for (; Wire.available() && (timeout == 0 || millis() - t1 < timeout); count++) {
    2ae6:	87 eb       	ldi	r24, 0xB7	; 183
    2ae8:	95 e0       	ldi	r25, 0x05	; 5
    2aea:	0e 94 b1 0e 	call	0x1d62	; 0x1d62 <_ZN7TwoWire9availableEv>
    2aee:	89 2b       	or	r24, r25
    2af0:	09 f4       	brne	.+2      	; 0x2af4 <_ZN6I2Cdev9readBytesEhhhPhj+0xb2>
    2af2:	52 c0       	rjmp	.+164    	; 0x2b98 <_ZN6I2Cdev9readBytesEhhhPhj+0x156>
    2af4:	01 15       	cp	r16, r1
    2af6:	11 05       	cpc	r17, r1
    2af8:	61 f0       	breq	.+24     	; 0x2b12 <_ZN6I2Cdev9readBytesEhhhPhj+0xd0>
    2afa:	0e 94 4f 12 	call	0x249e	; 0x249e <millis>
    2afe:	6a 19       	sub	r22, r10
    2b00:	7b 09       	sbc	r23, r11
    2b02:	8c 09       	sbc	r24, r12
    2b04:	9d 09       	sbc	r25, r13
    2b06:	64 15       	cp	r22, r4
    2b08:	75 05       	cpc	r23, r5
    2b0a:	86 05       	cpc	r24, r6
    2b0c:	97 05       	cpc	r25, r7
    2b0e:	08 f0       	brcs	.+2      	; 0x2b12 <_ZN6I2Cdev9readBytesEhhhPhj+0xd0>
    2b10:	43 c0       	rjmp	.+134    	; 0x2b98 <_ZN6I2Cdev9readBytesEhhhPhj+0x156>
                    data[count] = Wire.read();
    2b12:	87 eb       	ldi	r24, 0xB7	; 183
    2b14:	95 e0       	ldi	r25, 0x05	; 5
    2b16:	0e 94 ba 0e 	call	0x1d74	; 0x1d74 <_ZN7TwoWire4readEv>
    2b1a:	ec 81       	ldd	r30, Y+4	; 0x04
    2b1c:	fd 81       	ldd	r31, Y+5	; 0x05
    2b1e:	81 93       	st	Z+, r24
    2b20:	fd 83       	std	Y+5, r31	; 0x05
    2b22:	ec 83       	std	Y+4, r30	; 0x04
                Wire.write(regAddr);
                Wire.endTransmission();
                Wire.beginTransmission(devAddr);
                Wire.requestFrom(devAddr, (uint8_t)min(length - k, BUFFER_LENGTH));
        
                for (; Wire.available() && (timeout == 0 || millis() - t1 < timeout); count++) {
    2b24:	f3 94       	inc	r15
    2b26:	df cf       	rjmp	.-66     	; 0x2ae6 <_ZN6I2Cdev9readBytesEhhhPhj+0xa4>
            // Adds official support for repeated start condition, yay!

            // I2C/TWI subsystem uses internal buffer that breaks with large data requests
            // so if user requests more than BUFFER_LENGTH bytes, we have to do it in
            // smaller chunks instead of all at once
            for (uint8_t k = 0; k < length; k += min(length, BUFFER_LENGTH)) {
    2b28:	e9 14       	cp	r14, r9
    2b2a:	08 f4       	brcc	.+2      	; 0x2b2e <_ZN6I2Cdev9readBytesEhhhPhj+0xec>
    2b2c:	b2 cf       	rjmp	.-156    	; 0x2a92 <_ZN6I2Cdev9readBytesEhhhPhj+0x50>
        }

    #endif

    // check for timeout
    if (timeout > 0 && millis() - t1 >= timeout && count < length) count = -1; // timeout
    2b2e:	01 15       	cp	r16, r1
    2b30:	11 05       	cpc	r17, r1
    2b32:	c9 f0       	breq	.+50     	; 0x2b66 <_ZN6I2Cdev9readBytesEhhhPhj+0x124>
    2b34:	0e 94 4f 12 	call	0x249e	; 0x249e <millis>
    2b38:	6a 19       	sub	r22, r10
    2b3a:	7b 09       	sbc	r23, r11
    2b3c:	8c 09       	sbc	r24, r12
    2b3e:	9d 09       	sbc	r25, r13
    2b40:	98 01       	movw	r18, r16
    2b42:	40 e0       	ldi	r20, 0x00	; 0
    2b44:	50 e0       	ldi	r21, 0x00	; 0
    2b46:	62 17       	cp	r22, r18
    2b48:	73 07       	cpc	r23, r19
    2b4a:	84 07       	cpc	r24, r20
    2b4c:	95 07       	cpc	r25, r21
    2b4e:	58 f0       	brcs	.+22     	; 0x2b66 <_ZN6I2Cdev9readBytesEhhhPhj+0x124>
    2b50:	2f 2d       	mov	r18, r15
    2b52:	33 27       	eor	r19, r19
    2b54:	27 fd       	sbrc	r18, 7
    2b56:	30 95       	com	r19
    2b58:	89 2d       	mov	r24, r9
    2b5a:	90 e0       	ldi	r25, 0x00	; 0
    2b5c:	28 17       	cp	r18, r24
    2b5e:	39 07       	cpc	r19, r25
    2b60:	14 f4       	brge	.+4      	; 0x2b66 <_ZN6I2Cdev9readBytesEhhhPhj+0x124>
    2b62:	ff 24       	eor	r15, r15
    2b64:	fa 94       	dec	r15
        Serial.print(count, DEC);
        Serial.println(" read).");
    #endif

    return count;
}
    2b66:	8f 2d       	mov	r24, r15
    2b68:	0f 90       	pop	r0
    2b6a:	0f 90       	pop	r0
    2b6c:	0f 90       	pop	r0
    2b6e:	0f 90       	pop	r0
    2b70:	0f 90       	pop	r0
    2b72:	cf 91       	pop	r28
    2b74:	df 91       	pop	r29
    2b76:	1f 91       	pop	r17
    2b78:	0f 91       	pop	r16
    2b7a:	ff 90       	pop	r15
    2b7c:	ef 90       	pop	r14
    2b7e:	df 90       	pop	r13
    2b80:	cf 90       	pop	r12
    2b82:	bf 90       	pop	r11
    2b84:	af 90       	pop	r10
    2b86:	9f 90       	pop	r9
    2b88:	8f 90       	pop	r8
    2b8a:	7f 90       	pop	r7
    2b8c:	6f 90       	pop	r6
    2b8e:	5f 90       	pop	r5
    2b90:	4f 90       	pop	r4
    2b92:	3f 90       	pop	r3
    2b94:	2f 90       	pop	r2
    2b96:	08 95       	ret
                        Serial.print(data[count], HEX);
                        if (count + 1 < length) Serial.print(" ");
                    #endif
                }
        
                Wire.endTransmission();
    2b98:	87 eb       	ldi	r24, 0xB7	; 183
    2b9a:	95 e0       	ldi	r25, 0x05	; 5
    2b9c:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <_ZN7TwoWire15endTransmissionEv>
            // Adds official support for repeated start condition, yay!

            // I2C/TWI subsystem uses internal buffer that breaks with large data requests
            // so if user requests more than BUFFER_LENGTH bytes, we have to do it in
            // smaller chunks instead of all at once
            for (uint8_t k = 0; k < length; k += min(length, BUFFER_LENGTH)) {
    2ba0:	89 2d       	mov	r24, r9
    2ba2:	f0 e2       	ldi	r31, 0x20	; 32
    2ba4:	f9 15       	cp	r31, r9
    2ba6:	08 f4       	brcc	.+2      	; 0x2baa <_ZN6I2Cdev9readBytesEhhhPhj+0x168>
    2ba8:	80 e2       	ldi	r24, 0x20	; 32
    2baa:	e8 0e       	add	r14, r24
    2bac:	bd cf       	rjmp	.-134    	; 0x2b28 <_ZN6I2Cdev9readBytesEhhhPhj+0xe6>

00002bae <_ZN6I2Cdev8readByteEhhPhj>:
 * @param regAddr Register regAddr to read from
 * @param data Container for byte value read from device
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev::readTimeout)
 * @return Status of read operation (true = success)
 */
int8_t I2Cdev::readByte(uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint16_t timeout) {
    2bae:	0f 93       	push	r16
    2bb0:	1f 93       	push	r17
    2bb2:	fa 01       	movw	r30, r20
    2bb4:	89 01       	movw	r16, r18
    return readBytes(devAddr, regAddr, 1, data, timeout);
    2bb6:	41 e0       	ldi	r20, 0x01	; 1
    2bb8:	9f 01       	movw	r18, r30
    2bba:	0e 94 21 15 	call	0x2a42	; 0x2a42 <_ZN6I2Cdev9readBytesEhhhPhj>
}
    2bbe:	1f 91       	pop	r17
    2bc0:	0f 91       	pop	r16
    2bc2:	08 95       	ret

00002bc4 <_ZN6I2Cdev9writeBitsEhhhhh>:
 * @param bitStart First bit position to write (0-7)
 * @param length Number of bits to write (not more than 8)
 * @param data Right-aligned value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data) {
    2bc4:	df 92       	push	r13
    2bc6:	ef 92       	push	r14
    2bc8:	ff 92       	push	r15
    2bca:	0f 93       	push	r16
    2bcc:	1f 93       	push	r17
    2bce:	df 93       	push	r29
    2bd0:	cf 93       	push	r28
    2bd2:	0f 92       	push	r0
    2bd4:	cd b7       	in	r28, 0x3d	; 61
    2bd6:	de b7       	in	r29, 0x3e	; 62
    2bd8:	e8 2e       	mov	r14, r24
    2bda:	d6 2e       	mov	r13, r22
    2bdc:	f4 2e       	mov	r15, r20
    2bde:	12 2f       	mov	r17, r18
    // 00011100 mask byte
    // 10101111 original value (sample)
    // 10100011 original & ~mask
    // 10101011 masked | value
    uint8_t b;
    if (readByte(devAddr, regAddr, &b) != 0) {
    2be0:	20 91 44 02 	lds	r18, 0x0244
    2be4:	30 91 45 02 	lds	r19, 0x0245
    2be8:	ae 01       	movw	r20, r28
    2bea:	4f 5f       	subi	r20, 0xFF	; 255
    2bec:	5f 4f       	sbci	r21, 0xFF	; 255
    2bee:	0e 94 d7 15 	call	0x2bae	; 0x2bae <_ZN6I2Cdev8readByteEhhPhj>
    2bf2:	88 23       	and	r24, r24
    2bf4:	41 f1       	breq	.+80     	; 0x2c46 <_ZN6I2Cdev9writeBitsEhhhhh+0x82>
        uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
    2bf6:	21 2f       	mov	r18, r17
    2bf8:	30 e0       	ldi	r19, 0x00	; 0
    2bfa:	4f 2d       	mov	r20, r15
    2bfc:	50 e0       	ldi	r21, 0x00	; 0
    2bfe:	4f 5f       	subi	r20, 0xFF	; 255
    2c00:	5f 4f       	sbci	r21, 0xFF	; 255
    2c02:	42 1b       	sub	r20, r18
    2c04:	53 0b       	sbc	r21, r19
    2c06:	81 e0       	ldi	r24, 0x01	; 1
    2c08:	90 e0       	ldi	r25, 0x00	; 0
    2c0a:	02 c0       	rjmp	.+4      	; 0x2c10 <_ZN6I2Cdev9writeBitsEhhhhh+0x4c>
    2c0c:	88 0f       	add	r24, r24
    2c0e:	99 1f       	adc	r25, r25
    2c10:	1a 95       	dec	r17
    2c12:	e2 f7       	brpl	.-8      	; 0x2c0c <_ZN6I2Cdev9writeBitsEhhhhh+0x48>
    2c14:	01 97       	sbiw	r24, 0x01	; 1
    2c16:	04 2e       	mov	r0, r20
    2c18:	02 c0       	rjmp	.+4      	; 0x2c1e <_ZN6I2Cdev9writeBitsEhhhhh+0x5a>
    2c1a:	88 0f       	add	r24, r24
    2c1c:	99 1f       	adc	r25, r25
    2c1e:	0a 94       	dec	r0
    2c20:	e2 f7       	brpl	.-8      	; 0x2c1a <_ZN6I2Cdev9writeBitsEhhhhh+0x56>
        data <<= (bitStart - length + 1); // shift data into correct position
    2c22:	20 2f       	mov	r18, r16
    2c24:	30 e0       	ldi	r19, 0x00	; 0
    2c26:	02 c0       	rjmp	.+4      	; 0x2c2c <_ZN6I2Cdev9writeBitsEhhhhh+0x68>
    2c28:	22 0f       	add	r18, r18
    2c2a:	33 1f       	adc	r19, r19
    2c2c:	4a 95       	dec	r20
    2c2e:	e2 f7       	brpl	.-8      	; 0x2c28 <_ZN6I2Cdev9writeBitsEhhhhh+0x64>
        data &= mask; // zero all non-important bits in data
        b &= ~(mask); // zero all important bits in existing byte
        b |= data; // combine data with existing byte
    2c30:	48 2f       	mov	r20, r24
    2c32:	40 95       	com	r20
    2c34:	59 81       	ldd	r21, Y+1	; 0x01
    2c36:	45 23       	and	r20, r21
    2c38:	82 23       	and	r24, r18
    2c3a:	48 2b       	or	r20, r24
    2c3c:	49 83       	std	Y+1, r20	; 0x01
        return writeByte(devAddr, regAddr, b);
    2c3e:	8e 2d       	mov	r24, r14
    2c40:	6d 2d       	mov	r22, r13
    2c42:	0e 94 11 15 	call	0x2a22	; 0x2a22 <_ZN6I2Cdev9writeByteEhhh>
    } else {
        return false;
    }
}
    2c46:	0f 90       	pop	r0
    2c48:	cf 91       	pop	r28
    2c4a:	df 91       	pop	r29
    2c4c:	1f 91       	pop	r17
    2c4e:	0f 91       	pop	r16
    2c50:	ff 90       	pop	r15
    2c52:	ef 90       	pop	r14
    2c54:	df 90       	pop	r13
    2c56:	08 95       	ret

00002c58 <_ZN6I2Cdev8writeBitEhhhh>:
 * @param regAddr Register regAddr to write to
 * @param bitNum Bit position to write (0-7)
 * @param value New bit value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t data) {
    2c58:	ef 92       	push	r14
    2c5a:	ff 92       	push	r15
    2c5c:	0f 93       	push	r16
    2c5e:	1f 93       	push	r17
    2c60:	df 93       	push	r29
    2c62:	cf 93       	push	r28
    2c64:	0f 92       	push	r0
    2c66:	cd b7       	in	r28, 0x3d	; 61
    2c68:	de b7       	in	r29, 0x3e	; 62
    2c6a:	f8 2e       	mov	r15, r24
    2c6c:	e6 2e       	mov	r14, r22
    2c6e:	04 2f       	mov	r16, r20
    2c70:	12 2f       	mov	r17, r18
    uint8_t b;
    readByte(devAddr, regAddr, &b);
    2c72:	20 91 44 02 	lds	r18, 0x0244
    2c76:	30 91 45 02 	lds	r19, 0x0245
    2c7a:	ae 01       	movw	r20, r28
    2c7c:	4f 5f       	subi	r20, 0xFF	; 255
    2c7e:	5f 4f       	sbci	r21, 0xFF	; 255
    2c80:	0e 94 d7 15 	call	0x2bae	; 0x2bae <_ZN6I2Cdev8readByteEhhPhj>
    2c84:	29 81       	ldd	r18, Y+1	; 0x01
    b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
    2c86:	11 23       	and	r17, r17
    2c88:	51 f0       	breq	.+20     	; 0x2c9e <_ZN6I2Cdev8writeBitEhhhh+0x46>
    2c8a:	81 e0       	ldi	r24, 0x01	; 1
    2c8c:	90 e0       	ldi	r25, 0x00	; 0
    2c8e:	02 c0       	rjmp	.+4      	; 0x2c94 <_ZN6I2Cdev8writeBitEhhhh+0x3c>
    2c90:	88 0f       	add	r24, r24
    2c92:	99 1f       	adc	r25, r25
    2c94:	0a 95       	dec	r16
    2c96:	e2 f7       	brpl	.-8      	; 0x2c90 <_ZN6I2Cdev8writeBitEhhhh+0x38>
    2c98:	42 2f       	mov	r20, r18
    2c9a:	48 2b       	or	r20, r24
    2c9c:	0a c0       	rjmp	.+20     	; 0x2cb2 <_ZN6I2Cdev8writeBitEhhhh+0x5a>
    2c9e:	81 e0       	ldi	r24, 0x01	; 1
    2ca0:	90 e0       	ldi	r25, 0x00	; 0
    2ca2:	02 c0       	rjmp	.+4      	; 0x2ca8 <_ZN6I2Cdev8writeBitEhhhh+0x50>
    2ca4:	88 0f       	add	r24, r24
    2ca6:	99 1f       	adc	r25, r25
    2ca8:	0a 95       	dec	r16
    2caa:	e2 f7       	brpl	.-8      	; 0x2ca4 <_ZN6I2Cdev8writeBitEhhhh+0x4c>
    2cac:	48 2f       	mov	r20, r24
    2cae:	40 95       	com	r20
    2cb0:	42 23       	and	r20, r18
    2cb2:	49 83       	std	Y+1, r20	; 0x01
    return writeByte(devAddr, regAddr, b);
    2cb4:	8f 2d       	mov	r24, r15
    2cb6:	6e 2d       	mov	r22, r14
    2cb8:	0e 94 11 15 	call	0x2a22	; 0x2a22 <_ZN6I2Cdev9writeByteEhhh>
}
    2cbc:	0f 90       	pop	r0
    2cbe:	cf 91       	pop	r28
    2cc0:	df 91       	pop	r29
    2cc2:	1f 91       	pop	r17
    2cc4:	0f 91       	pop	r16
    2cc6:	ff 90       	pop	r15
    2cc8:	ef 90       	pop	r14
    2cca:	08 95       	ret

00002ccc <__udivmodsi4>:
    2ccc:	a1 e2       	ldi	r26, 0x21	; 33
    2cce:	1a 2e       	mov	r1, r26
    2cd0:	aa 1b       	sub	r26, r26
    2cd2:	bb 1b       	sub	r27, r27
    2cd4:	fd 01       	movw	r30, r26
    2cd6:	0d c0       	rjmp	.+26     	; 0x2cf2 <__udivmodsi4_ep>

00002cd8 <__udivmodsi4_loop>:
    2cd8:	aa 1f       	adc	r26, r26
    2cda:	bb 1f       	adc	r27, r27
    2cdc:	ee 1f       	adc	r30, r30
    2cde:	ff 1f       	adc	r31, r31
    2ce0:	a2 17       	cp	r26, r18
    2ce2:	b3 07       	cpc	r27, r19
    2ce4:	e4 07       	cpc	r30, r20
    2ce6:	f5 07       	cpc	r31, r21
    2ce8:	20 f0       	brcs	.+8      	; 0x2cf2 <__udivmodsi4_ep>
    2cea:	a2 1b       	sub	r26, r18
    2cec:	b3 0b       	sbc	r27, r19
    2cee:	e4 0b       	sbc	r30, r20
    2cf0:	f5 0b       	sbc	r31, r21

00002cf2 <__udivmodsi4_ep>:
    2cf2:	66 1f       	adc	r22, r22
    2cf4:	77 1f       	adc	r23, r23
    2cf6:	88 1f       	adc	r24, r24
    2cf8:	99 1f       	adc	r25, r25
    2cfa:	1a 94       	dec	r1
    2cfc:	69 f7       	brne	.-38     	; 0x2cd8 <__udivmodsi4_loop>
    2cfe:	60 95       	com	r22
    2d00:	70 95       	com	r23
    2d02:	80 95       	com	r24
    2d04:	90 95       	com	r25
    2d06:	9b 01       	movw	r18, r22
    2d08:	ac 01       	movw	r20, r24
    2d0a:	bd 01       	movw	r22, r26
    2d0c:	cf 01       	movw	r24, r30
    2d0e:	08 95       	ret

00002d10 <__tablejump2__>:
    2d10:	ee 0f       	add	r30, r30
    2d12:	ff 1f       	adc	r31, r31

00002d14 <__tablejump__>:
    2d14:	05 90       	lpm	r0, Z+
    2d16:	f4 91       	lpm	r31, Z+
    2d18:	e0 2d       	mov	r30, r0
    2d1a:	19 94       	eijmp

00002d1c <_exit>:
    2d1c:	f8 94       	cli

00002d1e <__stop_program>:
    2d1e:	ff cf       	rjmp	.-2      	; 0x2d1e <__stop_program>
