$date
	Thu Jul 18 19:05:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RegisteredALU $end
$var wire 8 ! a_i [7:0] $end
$var wire 8 " b_i [7:0] $end
$var wire 1 # clk_i $end
$var wire 1 $ en_i $end
$var wire 3 % operation_i [2:0] $end
$var wire 1 & rst_i $end
$var wire 1 ' zero_o $end
$var wire 1 ( zero $end
$var wire 8 ) result_o [7:0] $end
$var wire 8 * result [7:0] $end
$scope module alu $end
$var wire 8 + a_i [7:0] $end
$var wire 8 , and_result [7:0] $end
$var wire 8 - b_i [7:0] $end
$var wire 3 . operation_i [2:0] $end
$var wire 8 / or_result [7:0] $end
$var wire 8 0 result_o [7:0] $end
$var wire 1 ( zero_o $end
$var wire 8 1 sub_result [7:0] $end
$var wire 8 2 slt_result [7:0] $end
$var wire 8 3 add_result [7:0] $end
$var reg 8 4 aux_result [7:0] $end
$upscope $end
$scope module result_register $end
$var wire 1 # clk_i $end
$var wire 8 5 d_i [7:0] $end
$var wire 1 $ en_i $end
$var wire 1 & rst_i $end
$var reg 8 6 aux [7:0] $end
$var reg 8 7 q_o [7:0] $end
$upscope $end
$scope module zero_register $end
$var wire 1 # clk_i $end
$var wire 1 ( d_i $end
$var wire 1 $ en_i $end
$var wire 1 & rst_i $end
$var reg 1 8 aux $end
$var reg 1 ' q_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
18
b1010011 7
b1010011 6
b1010011 5
b1010011 4
b1010011 3
b0 2
b100001 1
b1010011 0
b111011 /
b10 .
b11001 -
b11000 ,
b111010 +
b1010011 *
b1010011 )
0(
1'
0&
b10 %
1$
1#
b11001 "
b111010 !
$end
#5000
0#
#10000
0'
b100001 )
b100001 7
08
b100001 6
b100001 *
b100001 0
b100001 5
b100001 4
1#
b110 %
b110 .
#15000
0#
#20000
b0 )
b0 7
b0 6
1(
b0 *
b0 0
b0 5
b0 4
1#
b111 %
b111 .
#25000
0#
#30000
1'
18
1#
#35000
0#
#40001
b1010011 )
b1010011 7
b1010011 6
0(
b1010011 *
b1010011 0
b1010011 5
b1010011 4
1#
b10 %
b10 .
#45001
0#
#50001
0'
b100001 )
b100001 7
08
b100001 6
b100001 *
b100001 0
b100001 5
b100001 4
1#
b110 %
b110 .
#55001
0#
#60001
b1 )
b1 7
b1 6
1#
b111 %
b111 .
b1 ,
b11001 /
b1 *
b1 0
b1 5
b1 4
b1 2
b11010 3
b11101000 1
b1 !
b1 +
#65001
0#
#70001
1#
#75001
0#
#79002
b11010 )
b11010 7
b11010 6
b11010 *
b11010 0
b11010 5
b11010 4
1#
b10 %
b10 .
#84002
0#
#89002
b11101000 )
b11101000 7
b11101000 6
b11101000 *
b11101000 0
b11101000 5
b11101000 4
1#
b110 %
b110 .
#94002
0#
#99002
b1 )
b1 7
b1 6
b1 *
b1 0
b1 5
b1 4
1#
b111 %
b111 .
b1 !
b1 +
#104002
0#
#109002
1'
b0 )
b0 7
18
b0 6
1(
1#
b11000 ,
b111011 /
b0 *
b0 0
b0 5
b0 4
b0 2
b1010011 3
b100001 1
b111010 !
b111010 +
#114002
0#
#119003
b1010011 )
b1010011 7
b1010011 6
0(
b1010011 *
b1010011 0
b1010011 5
b1010011 4
1#
b10 %
b10 .
#124003
0#
#129003
0'
b100001 )
b100001 7
08
b100001 6
b100001 *
b100001 0
b100001 5
b100001 4
1#
b110 %
b110 .
#134003
0#
#139003
b1 )
b1 7
b1 6
1#
b111 %
b111 .
b1 ,
b11001 /
b1 *
b1 0
b1 5
b1 4
b1 2
b11010 3
b11101000 1
b1 !
b1 +
#144003
0#
#149003
1'
b0 )
b0 7
18
b0 6
1(
1#
b11000 ,
b111011 /
b0 *
b0 0
b0 5
b0 4
b0 2
b1010011 3
b100001 1
b111010 !
b111010 +
#154003
0#
#159004
