// Seed: 3624899643
module module_0;
  logic [7:0] id_1;
  logic [7:0] id_2;
  assign id_1[""] = id_2[1 : ""];
  tri  id_3;
  tri0 id_4;
  initial begin
    id_3 = id_3 * id_4;
  end
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input wor id_2,
    input tri id_3,
    output supply1 id_4
);
  wand id_6;
  id_7(
      .id_0(""),
      .id_1(1 == id_2),
      .id_2(id_0 >= id_3),
      .id_3(1),
      .id_4(1),
      .id_5(id_6 + ($display)),
      .id_6(),
      .id_7(1 == 1),
      .id_8(1)
  );
  wire id_8;
  module_0();
endmodule
