{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 15:14:36 2020 " "Info: Processing started: Wed Nov 18 15:14:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off state7 -c state7 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off state7 -c state7 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divi_50hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divi_50hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divi_50hz " "Info: Found entity 1: divi_50hz" {  } { { "divi_50hz.v" "" { Text "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/divi_50hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/seg7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state7.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file state7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 state7 " "Info: Found entity 1: state7" {  } { { "state7.bdf" "" { Schematic "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/state7.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "state7 " "Info: Elaborating entity \"state7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:inst1 " "Info: Elaborating entity \"seg7\" for hierarchy \"seg7:inst1\"" {  } { { "state7.bdf" "inst1" { Schematic "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/state7.bdf" { { 56 448 576 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seg7.v(10) " "Warning (10230): Verilog HDL assignment warning at seg7.v(10): truncated value with size 32 to match size of target (3)" {  } { { "seg7.v" "" { Text "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/seg7.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en seg7.v(17) " "Warning (10235): Verilog HDL Always Construct warning at seg7.v(17): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7.v" "" { Text "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/seg7.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en seg7.v(21) " "Warning (10235): Verilog HDL Always Construct warning at seg7.v(21): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7.v" "" { Text "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/seg7.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en seg7.v(25) " "Warning (10235): Verilog HDL Always Construct warning at seg7.v(25): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7.v" "" { Text "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/seg7.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en seg7.v(29) " "Warning (10235): Verilog HDL Always Construct warning at seg7.v(29): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7.v" "" { Text "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/seg7.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en seg7.v(33) " "Warning (10235): Verilog HDL Always Construct warning at seg7.v(33): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7.v" "" { Text "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/seg7.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en seg7.v(37) " "Warning (10235): Verilog HDL Always Construct warning at seg7.v(37): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7.v" "" { Text "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/seg7.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en seg7.v(41) " "Warning (10235): Verilog HDL Always Construct warning at seg7.v(41): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7.v" "" { Text "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/seg7.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en seg7.v(45) " "Warning (10235): Verilog HDL Always Construct warning at seg7.v(45): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7.v" "" { Text "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/seg7.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divi_50hz divi_50hz:inst " "Info: Elaborating entity \"divi_50hz\" for hierarchy \"divi_50hz:inst\"" {  } { { "state7.bdf" "inst" { Schematic "C:/Users/wang/Desktop/学习/大三上全部/EDA实验/state7/state7.bdf" { { 56 248 360 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 15:14:36 2020 " "Info: Processing ended: Wed Nov 18 15:14:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
