Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bb562c89c6c14f87995d2432c03b2060 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_3_t_behav xil_defaultlib.lab1_3_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sub' [D:/Lab1/Lab1-3/Lab1-3/Lab1-3.srcs/sources_1/imports/Lab1-3/lab1_3.v:11]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sub' [D:/Lab1/Lab1-3/Lab1-3/Lab1-3.srcs/sources_1/imports/Lab1-3/lab1_3.v:12]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
