{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/ila_0",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "BE177176557E59FEACE2FE04795A2B22",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_ctrl_dis_in_prgs",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_errsotsynchs_intr",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_errsoths_intr",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_cl_stopstate_intr",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_dl0_stopstate_intr",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_dl1_stopstate_intr",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_crc_status_intr",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_ecc_status_intr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/mipi_csi2_rx_subsyst_0_ecc_status_intr[1]"
                                            },
                                            {
                                                "name": "design_1_i/mipi_csi2_rx_subsyst_0_ecc_status_intr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_linebuffer_full",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_frame_rcvd_pulse_out",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/ila_1",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "B0FF74A9F11A54C5B2AA3D087C7AB7BE",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_1_ctrl_dis_in_prgs",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_1_errsotsynchs_intr",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_1_errsoths_intr",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_1_cl_stopstate_intr",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_1_dl0_stopstate_intr",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_1_dl1_stopstate_intr",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_1_crc_status_intr",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_1_ecc_status_intr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/mipi_csi2_rx_subsyst_1_ecc_status_intr[1]"
                                            },
                                            {
                                                "name": "design_1_i/mipi_csi2_rx_subsyst_1_ecc_status_intr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_1_linebuffer_full",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_1_frame_rcvd_pulse_out",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/system_ila_0/U0/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 2,
                            "bscan_switch_index": 0
                        },
                        "uuid": "E0698DBB7E4F5BCEA82CFC5D3D48BAA4",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[15]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[14]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[13]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[12]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[11]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[10]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[9]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[8]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tkeep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tkeep[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tkeep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/net_slot_0_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[15]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[14]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[13]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[12]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[11]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[10]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[9]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[8]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tkeep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tkeep[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tkeep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/U0/net_slot_1_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axis_broadcaster_0_M00_AXIS",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 20,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 16
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 21,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 24,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 23,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 22,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_1_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axis_broadcaster_0_M01_AXIS",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 25,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 16
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 26,
                                            "name": "probe6",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 29,
                                            "name": "probe9",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 28,
                                            "name": "probe8",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 27,
                                            "name": "probe7",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "design_1_i/vio_0",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 3,
                            "bscan_switch_index": 0
                        },
                        "uuid": "01A4B5947C445FA6BD66F70F5F031273",
                        "pins": [
                            {
                                "name": "probe_out0",
                                "id": 30,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 4,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/vio_0_probe_out0",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/vio_0_probe_out0[4]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out0[3]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out0[2]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out0[1]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out0[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out1",
                                "id": 31,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 4,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/vio_0_probe_out1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/vio_0_probe_out1[4]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out1[3]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out1[2]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out1[1]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out2",
                                "id": 32,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 4,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/vio_0_probe_out2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/vio_0_probe_out2[4]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out2[3]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out2[2]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out2[1]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out3",
                                "id": 33,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 4,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/vio_0_probe_out3",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/vio_0_probe_out3[4]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out3[3]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out3[2]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out3[1]"
                                            },
                                            {
                                                "name": "design_1_i/vio_0_probe_out3[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}