This is the Term Project for the Course Computer Organization & Architecture 
32-bit RISC based processor using Verilog
Project by: Deepraj Das & Jay Priyadarshi
