Classic Timing Analyzer report for RegisterSerialkekiri
Tue Nov 28 09:02:28 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.235 ns                         ; Comp[0]       ; nState.s6_443 ; --         ; Comp[1]  ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 6.386 ns                         ; LP~reg0       ; LP            ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.199 ns                         ; Comp[1]       ; nState.s8_413 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 83.61 MHz ( period = 11.960 ns ) ; nState.s4_473 ; cState.s4     ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cState.s1     ; nState.s2_503 ; clk        ; clk      ; 48           ;
; Total number of failed paths ;                                          ;               ;                                  ;               ;               ;            ;          ; 48           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; M[0]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; M[2]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; M[1]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Comp[0]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Comp[1]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 83.61 MHz ( period = 11.960 ns )               ; nState.s4_473   ; cState.s4   ; clk        ; clk      ; None                        ; None                      ; 0.508 ns                ;
; N/A   ; 85.88 MHz ( period = 11.644 ns )               ; nState.s1_518   ; cState.s1   ; clk        ; clk      ; None                        ; None                      ; 0.425 ns                ;
; N/A   ; 87.98 MHz ( period = 11.366 ns )               ; nState.s6_443   ; cState.s6   ; clk        ; clk      ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; 88.34 MHz ( period = 11.320 ns )               ; nState.s5_458   ; cState.s5   ; clk        ; clk      ; None                        ; None                      ; 0.528 ns                ;
; N/A   ; 89.65 MHz ( period = 11.154 ns )               ; nState.s3_488   ; cState.s3   ; clk        ; clk      ; None                        ; None                      ; 0.429 ns                ;
; N/A   ; 89.70 MHz ( period = 11.148 ns )               ; nState.sEND_398 ; cState.sEND ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A   ; 92.10 MHz ( period = 10.858 ns )               ; nState.s7_428   ; cState.s7   ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A   ; 92.10 MHz ( period = 10.858 ns )               ; nState.s8_413   ; cState.s8   ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A   ; 94.20 MHz ( period = 10.616 ns )               ; nState.s2_503   ; cState.s2   ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A   ; 95.91 MHz ( period = 10.426 ns )               ; rst_c           ; scount[5]   ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A   ; 95.91 MHz ( period = 10.426 ns )               ; rst_c           ; scount[4]   ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A   ; 95.91 MHz ( period = 10.426 ns )               ; rst_c           ; scount[3]   ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A   ; 95.91 MHz ( period = 10.426 ns )               ; rst_c           ; scount[6]   ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A   ; 95.91 MHz ( period = 10.426 ns )               ; rst_c           ; scount[2]   ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A   ; 95.91 MHz ( period = 10.426 ns )               ; rst_c           ; scount[1]   ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A   ; 95.91 MHz ( period = 10.426 ns )               ; rst_c           ; scount[0]   ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A   ; 99.60 MHz ( period = 10.040 ns )               ; rst_c           ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; 99.60 MHz ( period = 10.040 ns )               ; rst_c           ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; 99.60 MHz ( period = 10.040 ns )               ; rst_c           ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; 99.60 MHz ( period = 10.040 ns )               ; rst_c           ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; 99.60 MHz ( period = 10.040 ns )               ; rst_c           ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; 99.60 MHz ( period = 10.040 ns )               ; rst_c           ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; 99.60 MHz ( period = 10.040 ns )               ; rst_c           ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; 116.25 MHz ( period = 8.602 ns )               ; adding_scount   ; scount[5]   ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; 116.25 MHz ( period = 8.602 ns )               ; adding_scount   ; scount[4]   ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; 116.25 MHz ( period = 8.602 ns )               ; adding_scount   ; scount[3]   ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; 116.25 MHz ( period = 8.602 ns )               ; adding_scount   ; scount[6]   ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; 116.25 MHz ( period = 8.602 ns )               ; adding_scount   ; scount[2]   ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; 116.25 MHz ( period = 8.602 ns )               ; adding_scount   ; scount[1]   ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; 116.25 MHz ( period = 8.602 ns )               ; adding_scount   ; scount[0]   ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s7       ; OEN~reg0    ; clk        ; clk      ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s8       ; OEN~reg0    ; clk        ; clk      ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.sEND     ; st[0]~reg0  ; clk        ; clk      ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s7       ; REN~reg0    ; clk        ; clk      ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s4       ; REN~reg0    ; clk        ; clk      ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s5       ; SEN~reg0    ; clk        ; clk      ; None                        ; None                      ; 1.155 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.sEND     ; st[1]~reg0  ; clk        ; clk      ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s7       ; output~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.157 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s7       ; LR~reg0     ; clk        ; clk      ; None                        ; None                      ; 1.150 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s4       ; SEN~reg0    ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s2       ; INEN~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.794 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s3       ; REN~reg0    ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s2       ; LQ~reg0     ; clk        ; clk      ; None                        ; None                      ; 0.620 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s2       ; LP~reg0     ; clk        ; clk      ; None                        ; None                      ; 0.619 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[0]       ; scount[6]   ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s4       ; SelR~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]        ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[0]       ; scount[5]   ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[1]       ; scount[6]   ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cState.s6       ; sub[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[2]        ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]        ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[1]       ; scount[5]   ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[0]       ; scount[4]   ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[2]       ; scount[6]   ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[3]        ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[2]        ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]        ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[2]       ; scount[5]   ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[1]       ; scount[4]   ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[0]       ; scount[3]   ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[3]       ; scount[6]   ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[4]        ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[3]        ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[2]        ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]        ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[3]       ; scount[5]   ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[2]       ; scount[4]   ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[1]       ; scount[3]   ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[4]       ; scount[6]   ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[0]       ; scount[2]   ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[5]        ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[4]        ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[3]        ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]        ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[2]        ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[4]       ; scount[5]   ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[3]       ; scount[4]   ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[2]       ; scount[3]   ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[5]       ; scount[6]   ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[1]       ; scount[2]   ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[0]       ; scount[1]   ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[6]        ; count[6]    ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[5]        ; count[5]    ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[4]        ; count[4]    ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[2]        ; count[2]    ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]        ; count[1]    ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[3]        ; count[3]    ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; count[0]    ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[5]       ; scount[5]   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[4]       ; scount[4]   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[3]       ; scount[3]   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[6]       ; scount[6]   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[2]       ; scount[2]   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[1]       ; scount[1]   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; scount[0]       ; scount[0]   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+-----------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                     ;
+------------------------------------------+-------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From        ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cState.s1   ; nState.s2_503   ; clk        ; clk      ; None                       ; None                       ; 0.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s4   ; nState.s4_473   ; clk        ; clk      ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.sEND ; nState.s1_518   ; clk        ; clk      ; None                       ; None                       ; 0.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s2   ; nState.s3_488   ; clk        ; clk      ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s4   ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 1.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s8   ; nState.sEND_398 ; clk        ; clk      ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s5   ; nState.s8_413   ; clk        ; clk      ; None                       ; None                       ; 1.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s7   ; nState.sEND_398 ; clk        ; clk      ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s6   ; nState.s7_428   ; clk        ; clk      ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[3]    ; nState.s4_473   ; clk        ; clk      ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s7   ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 1.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; scount[6]   ; nState.sEND_398 ; clk        ; clk      ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s3   ; nState.s4_473   ; clk        ; clk      ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[5]    ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s8   ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 1.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; scount[5]   ; nState.sEND_398 ; clk        ; clk      ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[5]    ; nState.s4_473   ; clk        ; clk      ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[4]    ; nState.s4_473   ; clk        ; clk      ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s3   ; nState.s3_488   ; clk        ; clk      ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[3]    ; nState.s3_488   ; clk        ; clk      ; None                       ; None                       ; 1.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; scount[3]   ; nState.sEND_398 ; clk        ; clk      ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; scount[4]   ; nState.sEND_398 ; clk        ; clk      ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[4]    ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 2.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[6]    ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[6]    ; nState.s4_473   ; clk        ; clk      ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[3]    ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 2.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; scount[6]   ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[3]    ; nState.sEND_398 ; clk        ; clk      ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[5]    ; nState.s3_488   ; clk        ; clk      ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[4]    ; nState.s3_488   ; clk        ; clk      ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s6   ; nState.s6_443   ; clk        ; clk      ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; scount[5]   ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; scount[3]   ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; scount[4]   ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 2.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[5]    ; nState.sEND_398 ; clk        ; clk      ; None                       ; None                       ; 2.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[4]    ; nState.sEND_398 ; clk        ; clk      ; None                       ; None                       ; 2.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[6]    ; nState.s3_488   ; clk        ; clk      ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s5   ; nState.s6_443   ; clk        ; clk      ; None                       ; None                       ; 2.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[6]    ; nState.sEND_398 ; clk        ; clk      ; None                       ; None                       ; 2.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[0]    ; nState.s4_473   ; clk        ; clk      ; None                       ; None                       ; 2.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[1]    ; nState.s4_473   ; clk        ; clk      ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[0]    ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 2.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[1]    ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 2.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[2]    ; nState.s4_473   ; clk        ; clk      ; None                       ; None                       ; 2.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[2]    ; nState.s5_458   ; clk        ; clk      ; None                       ; None                       ; 2.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s3   ; rst_c           ; clk        ; clk      ; None                       ; None                       ; 1.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s6   ; adding_scount   ; clk        ; clk      ; None                       ; None                       ; 0.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; cState.s5   ; rst_c           ; clk        ; clk      ; None                       ; None                       ; 1.275 ns                 ;
+------------------------------------------+-------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+----------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To            ; To Clock ;
+-------+--------------+------------+----------+---------------+----------+
; N/A   ; None         ; 2.235 ns   ; Comp[0]  ; nState.s6_443 ; Comp[1]  ;
; N/A   ; None         ; 1.980 ns   ; Comp[0]  ; nState.s6_443 ; Comp[0]  ;
; N/A   ; None         ; 1.953 ns   ; Sdone[0] ; nState.s6_443 ; Comp[1]  ;
; N/A   ; None         ; 1.845 ns   ; Comp[1]  ; nState.s6_443 ; Comp[1]  ;
; N/A   ; None         ; 1.698 ns   ; Sdone[0] ; nState.s6_443 ; Comp[0]  ;
; N/A   ; None         ; 1.597 ns   ; Comp[0]  ; nState.s8_413 ; Comp[1]  ;
; N/A   ; None         ; 1.590 ns   ; Comp[1]  ; nState.s6_443 ; Comp[0]  ;
; N/A   ; None         ; 1.520 ns   ; Sdone[1] ; nState.s6_443 ; Comp[1]  ;
; N/A   ; None         ; 1.342 ns   ; Comp[0]  ; nState.s8_413 ; Comp[0]  ;
; N/A   ; None         ; 1.265 ns   ; Sdone[1] ; nState.s6_443 ; Comp[0]  ;
; N/A   ; None         ; 1.249 ns   ; Sdone[0] ; nState.s7_428 ; Comp[1]  ;
; N/A   ; None         ; 1.189 ns   ; Comp[0]  ; nState.s6_443 ; clk      ;
; N/A   ; None         ; 1.126 ns   ; Sdone[1] ; nState.s7_428 ; Comp[1]  ;
; N/A   ; None         ; 0.994 ns   ; Sdone[0] ; nState.s7_428 ; Comp[0]  ;
; N/A   ; None         ; 0.907 ns   ; Sdone[0] ; nState.s6_443 ; clk      ;
; N/A   ; None         ; 0.902 ns   ; Comp[1]  ; nState.s8_413 ; Comp[1]  ;
; N/A   ; None         ; 0.871 ns   ; Sdone[1] ; nState.s7_428 ; Comp[0]  ;
; N/A   ; None         ; 0.799 ns   ; Comp[1]  ; nState.s6_443 ; clk      ;
; N/A   ; None         ; 0.647 ns   ; Comp[1]  ; nState.s8_413 ; Comp[0]  ;
; N/A   ; None         ; 0.551 ns   ; Comp[0]  ; nState.s8_413 ; clk      ;
; N/A   ; None         ; 0.474 ns   ; Sdone[1] ; nState.s6_443 ; clk      ;
; N/A   ; None         ; 0.203 ns   ; Sdone[0] ; nState.s7_428 ; clk      ;
; N/A   ; None         ; 0.080 ns   ; Sdone[1] ; nState.s7_428 ; clk      ;
; N/A   ; None         ; -0.144 ns  ; Comp[1]  ; nState.s8_413 ; clk      ;
+-------+--------------+------------+----------+---------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To     ; From Clock ;
+-------+--------------+------------+-------------+--------+------------+
; N/A   ; None         ; 6.386 ns   ; LP~reg0     ; LP     ; clk        ;
; N/A   ; None         ; 5.996 ns   ; LR~reg0     ; LR     ; clk        ;
; N/A   ; None         ; 5.913 ns   ; OEN~reg0    ; OEN    ; clk        ;
; N/A   ; None         ; 5.894 ns   ; LQ~reg0     ; LQ     ; clk        ;
; N/A   ; None         ; 5.826 ns   ; SelR~reg0   ; SelR   ; clk        ;
; N/A   ; None         ; 5.683 ns   ; sub[1]~reg0 ; sub[1] ; clk        ;
; N/A   ; None         ; 5.511 ns   ; INEN~reg0   ; INEN   ; clk        ;
; N/A   ; None         ; 5.432 ns   ; output~reg0 ; output ; clk        ;
; N/A   ; None         ; 5.390 ns   ; SEN~reg0    ; SEN    ; clk        ;
; N/A   ; None         ; 5.389 ns   ; REN~reg0    ; REN    ; clk        ;
; N/A   ; None         ; 5.150 ns   ; st[0]~reg0  ; st[0]  ; clk        ;
; N/A   ; None         ; 5.004 ns   ; st[1]~reg0  ; st[1]  ; clk        ;
+-------+--------------+------------+-------------+--------+------------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+----------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To            ; To Clock ;
+---------------+-------------+-----------+----------+---------------+----------+
; N/A           ; None        ; 2.199 ns  ; Comp[1]  ; nState.s8_413 ; clk      ;
; N/A           ; None        ; 1.816 ns  ; Sdone[1] ; nState.s7_428 ; clk      ;
; N/A           ; None        ; 1.693 ns  ; Sdone[0] ; nState.s7_428 ; clk      ;
; N/A           ; None        ; 1.533 ns  ; Sdone[1] ; nState.s6_443 ; clk      ;
; N/A           ; None        ; 1.504 ns  ; Comp[0]  ; nState.s8_413 ; clk      ;
; N/A           ; None        ; 1.208 ns  ; Comp[1]  ; nState.s6_443 ; clk      ;
; N/A           ; None        ; 1.100 ns  ; Sdone[0] ; nState.s6_443 ; clk      ;
; N/A           ; None        ; 0.818 ns  ; Comp[0]  ; nState.s6_443 ; clk      ;
; N/A           ; None        ; -0.003 ns ; Comp[1]  ; nState.s8_413 ; Comp[0]  ;
; N/A           ; None        ; -0.258 ns ; Comp[1]  ; nState.s8_413 ; Comp[1]  ;
; N/A           ; None        ; -0.386 ns ; Sdone[1] ; nState.s7_428 ; Comp[0]  ;
; N/A           ; None        ; -0.509 ns ; Sdone[0] ; nState.s7_428 ; Comp[0]  ;
; N/A           ; None        ; -0.641 ns ; Sdone[1] ; nState.s7_428 ; Comp[1]  ;
; N/A           ; None        ; -0.669 ns ; Sdone[1] ; nState.s6_443 ; Comp[0]  ;
; N/A           ; None        ; -0.698 ns ; Comp[0]  ; nState.s8_413 ; Comp[0]  ;
; N/A           ; None        ; -0.764 ns ; Sdone[0] ; nState.s7_428 ; Comp[1]  ;
; N/A           ; None        ; -0.924 ns ; Sdone[1] ; nState.s6_443 ; Comp[1]  ;
; N/A           ; None        ; -0.953 ns ; Comp[0]  ; nState.s8_413 ; Comp[1]  ;
; N/A           ; None        ; -0.994 ns ; Comp[1]  ; nState.s6_443 ; Comp[0]  ;
; N/A           ; None        ; -1.102 ns ; Sdone[0] ; nState.s6_443 ; Comp[0]  ;
; N/A           ; None        ; -1.249 ns ; Comp[1]  ; nState.s6_443 ; Comp[1]  ;
; N/A           ; None        ; -1.357 ns ; Sdone[0] ; nState.s6_443 ; Comp[1]  ;
; N/A           ; None        ; -1.384 ns ; Comp[0]  ; nState.s6_443 ; Comp[0]  ;
; N/A           ; None        ; -1.639 ns ; Comp[0]  ; nState.s6_443 ; Comp[1]  ;
+---------------+-------------+-----------+----------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 28 09:02:27 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RegisterSerialkekiri -c RegisterSerialkekiri --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "rst_c" is a latch
    Warning: Node "nState.s5_458" is a latch
    Warning: Node "nState.s4_473" is a latch
    Warning: Node "nState.s2_503" is a latch
    Warning: Node "nState.s3_488" is a latch
    Warning: Node "nState.s7_428" is a latch
    Warning: Node "nState.s1_518" is a latch
    Warning: Node "nState.s8_413" is a latch
    Warning: Node "adding_scount" is a latch
    Warning: Node "nState.sEND_398" is a latch
    Warning: Node "nState.s6_443" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "M[0]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "M[2]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "M[1]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Comp[0]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Comp[1]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 32 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "scount[0]" as buffer
    Info: Detected ripple clock "scount[1]" as buffer
    Info: Detected ripple clock "scount[2]" as buffer
    Info: Detected gated clock "adding_scount~0" as buffer
    Info: Detected ripple clock "cState.s6" as buffer
    Info: Detected gated clock "Selector18~4" as buffer
    Info: Detected gated clock "Selector18~3" as buffer
    Info: Detected gated clock "Selector18~0" as buffer
    Info: Detected gated clock "Selector18~1" as buffer
    Info: Detected ripple clock "scount[6]" as buffer
    Info: Detected ripple clock "scount[3]" as buffer
    Info: Detected ripple clock "scount[4]" as buffer
    Info: Detected ripple clock "scount[5]" as buffer
    Info: Detected ripple clock "cState.s8" as buffer
    Info: Detected gated clock "Selector18~2" as buffer
    Info: Detected ripple clock "cState.s7" as buffer
    Info: Detected ripple clock "count[0]" as buffer
    Info: Detected ripple clock "count[3]" as buffer
    Info: Detected ripple clock "count[1]" as buffer
    Info: Detected ripple clock "count[2]" as buffer
    Info: Detected ripple clock "count[4]" as buffer
    Info: Detected gated clock "Equal0~0" as buffer
    Info: Detected ripple clock "cState.s2" as buffer
    Info: Detected ripple clock "cState.s4" as buffer
    Info: Detected gated clock "process_1~1" as buffer
    Info: Detected gated clock "process_1~0" as buffer
    Info: Detected ripple clock "cState.s3" as buffer
    Info: Detected ripple clock "cState.s5" as buffer
    Info: Detected ripple clock "count[5]" as buffer
    Info: Detected gated clock "rst_c~2" as buffer
    Info: Detected gated clock "rst_c~1" as buffer
    Info: Detected ripple clock "count[6]" as buffer
Info: Clock "clk" has Internal fmax of 83.61 MHz between source register "nState.s4_473" and destination register "cState.s4" (period= 11.96 ns)
    Info: + Longest register to register delay is 0.508 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 1; REG Node = 'nState.s4_473'
        Info: 2: + IC(0.199 ns) + CELL(0.309 ns) = 0.508 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 6; REG Node = 'cState.s4'
        Info: Total cell delay = 0.309 ns ( 60.83 % )
        Info: Total interconnect delay = 0.199 ns ( 39.17 % )
    Info: - Smallest clock skew is -5.382 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.755 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 22; CLK Node = 'clk'
            Info: 2: + IC(1.283 ns) + CELL(0.618 ns) = 2.755 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 6; REG Node = 'cState.s4'
            Info: Total cell delay = 1.472 ns ( 53.43 % )
            Info: Total interconnect delay = 1.283 ns ( 46.57 % )
        Info: - Longest clock path from clock "clk" to source register is 8.137 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 22; CLK Node = 'clk'
            Info: 2: + IC(1.223 ns) + CELL(0.712 ns) = 2.789 ns; Loc. = LCFF_X17_Y7_N5; Fanout = 3; REG Node = 'scount[2]'
            Info: 3: + IC(0.243 ns) + CELL(0.228 ns) = 3.260 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 1; COMB Node = 'Selector18~3'
            Info: 4: + IC(0.854 ns) + CELL(0.357 ns) = 4.471 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 1; COMB Node = 'Selector18~1'
            Info: 5: + IC(0.234 ns) + CELL(0.228 ns) = 4.933 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 1; COMB Node = 'Selector18~2'
            Info: 6: + IC(1.901 ns) + CELL(0.000 ns) = 6.834 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Selector18~2clkctrl'
            Info: 7: + IC(0.957 ns) + CELL(0.346 ns) = 8.137 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 1; REG Node = 'nState.s4_473'
            Info: Total cell delay = 2.725 ns ( 33.49 % )
            Info: Total interconnect delay = 5.412 ns ( 66.51 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cState.s1" and destination pin or register "nState.s2_503" for clock "clk" (Hold time is 4.614 ns)
    Info: + Largest clock skew is 5.306 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.758 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 22; CLK Node = 'clk'
            Info: 2: + IC(1.223 ns) + CELL(0.712 ns) = 2.789 ns; Loc. = LCFF_X17_Y7_N5; Fanout = 3; REG Node = 'scount[2]'
            Info: 3: + IC(0.243 ns) + CELL(0.228 ns) = 3.260 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 1; COMB Node = 'Selector18~3'
            Info: 4: + IC(0.854 ns) + CELL(0.357 ns) = 4.471 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 1; COMB Node = 'Selector18~1'
            Info: 5: + IC(0.234 ns) + CELL(0.228 ns) = 4.933 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 1; COMB Node = 'Selector18~2'
            Info: 6: + IC(1.901 ns) + CELL(0.000 ns) = 6.834 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Selector18~2clkctrl'
            Info: 7: + IC(0.871 ns) + CELL(0.053 ns) = 7.758 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; REG Node = 'nState.s2_503'
            Info: Total cell delay = 2.432 ns ( 31.35 % )
            Info: Total interconnect delay = 5.326 ns ( 68.65 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.452 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 22; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.637 ns) + CELL(0.618 ns) = 2.452 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 1; REG Node = 'cState.s1'
            Info: Total cell delay = 1.472 ns ( 60.03 % )
            Info: Total interconnect delay = 0.980 ns ( 39.97 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.598 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 1; REG Node = 'cState.s1'
        Info: 2: + IC(0.252 ns) + CELL(0.346 ns) = 0.598 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; REG Node = 'nState.s2_503'
        Info: Total cell delay = 0.346 ns ( 57.86 % )
        Info: Total interconnect delay = 0.252 ns ( 42.14 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "nState.s6_443" (data pin = "Comp[0]", clock pin = "Comp[1]") is 2.235 ns
    Info: + Longest pin to register delay is 6.944 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 3; CLK Node = 'Comp[0]'
        Info: 2: + IC(4.740 ns) + CELL(0.272 ns) = 5.869 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 1; COMB Node = 'Selector8~0'
        Info: 3: + IC(0.847 ns) + CELL(0.228 ns) = 6.944 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 1; REG Node = 'nState.s6_443'
        Info: Total cell delay = 1.357 ns ( 19.54 % )
        Info: Total interconnect delay = 5.587 ns ( 80.46 % )
    Info: + Micro setup delay of destination is 0.596 ns
    Info: - Shortest clock path from clock "Comp[1]" to destination register is 5.305 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 3; CLK Node = 'Comp[1]'
        Info: 2: + IC(1.301 ns) + CELL(0.366 ns) = 2.476 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 1; COMB Node = 'Selector18~2'
        Info: 3: + IC(1.901 ns) + CELL(0.000 ns) = 4.377 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Selector18~2clkctrl'
        Info: 4: + IC(0.875 ns) + CELL(0.053 ns) = 5.305 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 1; REG Node = 'nState.s6_443'
        Info: Total cell delay = 1.228 ns ( 23.15 % )
        Info: Total interconnect delay = 4.077 ns ( 76.85 % )
Info: tco from clock "clk" to destination pin "LP" through register "LP~reg0" is 6.386 ns
    Info: + Longest clock path from clock "clk" to source register is 2.453 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 22; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X18_Y7_N15; Fanout = 1; REG Node = 'LP~reg0'
        Info: Total cell delay = 1.472 ns ( 60.01 % )
        Info: Total interconnect delay = 0.981 ns ( 39.99 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.839 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N15; Fanout = 1; REG Node = 'LP~reg0'
        Info: 2: + IC(1.851 ns) + CELL(1.988 ns) = 3.839 ns; Loc. = PIN_D13; Fanout = 0; PIN Node = 'LP'
        Info: Total cell delay = 1.988 ns ( 51.78 % )
        Info: Total interconnect delay = 1.851 ns ( 48.22 % )
Info: th for register "nState.s8_413" (data pin = "Comp[1]", clock pin = "clk") is 2.199 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.796 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 22; CLK Node = 'clk'
        Info: 2: + IC(1.223 ns) + CELL(0.712 ns) = 2.789 ns; Loc. = LCFF_X17_Y7_N5; Fanout = 3; REG Node = 'scount[2]'
        Info: 3: + IC(0.243 ns) + CELL(0.228 ns) = 3.260 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 1; COMB Node = 'Selector18~3'
        Info: 4: + IC(0.854 ns) + CELL(0.357 ns) = 4.471 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 1; COMB Node = 'Selector18~1'
        Info: 5: + IC(0.234 ns) + CELL(0.228 ns) = 4.933 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 1; COMB Node = 'Selector18~2'
        Info: 6: + IC(1.901 ns) + CELL(0.000 ns) = 6.834 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Selector18~2clkctrl'
        Info: 7: + IC(0.909 ns) + CELL(0.053 ns) = 7.796 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 1; REG Node = 'nState.s8_413'
        Info: Total cell delay = 2.432 ns ( 31.20 % )
        Info: Total interconnect delay = 5.364 ns ( 68.80 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 3; CLK Node = 'Comp[1]'
        Info: 2: + IC(4.268 ns) + CELL(0.053 ns) = 5.130 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 1; COMB Node = 'Selector10~0'
        Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 5.597 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 1; REG Node = 'nState.s8_413'
        Info: Total cell delay = 1.090 ns ( 19.47 % )
        Info: Total interconnect delay = 4.507 ns ( 80.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Tue Nov 28 09:02:28 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


