name: asicworld_code_hdl_models_parity_using_assign
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_assign.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module parity_using_assign (
	data_in,
	parity_out
);
	output parity_out;
	input [7:0] data_in;
	wire parity_out;
	assign parity_out = ((((data_in[0] ^ data_in[1]) ^ (data_in[2] ^ data_in[3])) ^ (data_in[4] ^ data_in[5])) ^ (data_in[6] ^ data_in[7]));
endmodule
