#-----------------------------------------------------------
# xsim v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Sep 10 17:32:11 2018
# Process ID: 11912
# Current directory: C:/Users/dougo/LDPC_CTRL/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/LDPC_CTRL/xsim_script.tcl}
# Log file: C:/Users/dougo/LDPC_CTRL/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/dougo/LDPC_CTRL/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/LDPC_CTRL/xsim_script.tcl
# xsim {LDPC_CTRL} -autoloadwcfg -tclbatch {LDPC_CTRL.tcl}
Vivado Simulator 2016.3
Time resolution is 1 ps
source LDPC_CTRL.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [n/a] @ "125000"
// RTL Simulation : 1 / 4 [n/a] @ "145000"
// RTL Simulation : 2 / 4 [n/a] @ "155000"
// RTL Simulation : 3 / 4 [n/a] @ "165000"
// RTL Simulation : 4 / 4 [n/a] @ "175000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 215 ns : File "C:/Users/dougo/LDPC_CTRL/solution1/sim/verilog/LDPC_CTRL.autotb.v" Line 890
## quit
INFO: [Common 17-206] Exiting xsim at Mon Sep 10 17:32:18 2018...
