/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.27
Hash     : 7c33552
Date     : Apr  5 2024
Type     : Engineering
Log Time   : Fri Apr  5 11:06:15 2024 GMT

INFO: Created design: axi_dma_default. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.244
INFO: IP Catalog, browsing directory for IP generator(s): /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/IP_Catalog
INFO: IP Catalog, found 45 IPs
INFO: IPG: ##################################################
INFO: IPG: IP generation for design: axi_dma_default
INFO: IPG: ##################################################
INFO: IPG: IP Generate, generating IP /nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default
INFO: IPG: Design axi_dma_default IPs are generated
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/./axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/axi_dma_default_v1_0.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: axi_dma_default
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/axi_dma_default/run_1/synth_1_1/analysis/axi_dma_default_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/axi_dma_default/run_1/synth_1_1/analysis/axi_dma_default_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/axi_dma_default/run_1/synth_1_1/analysis/axi_dma_default_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../.././axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/priority_encoder.v
Parsing Verilog input from `../../../.././axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/priority_encoder.v' to AST representation.
Generating RTLIL representation for module `\priority_encoder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../.././axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/arbiter.v
Parsing Verilog input from `../../../.././axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/arbiter.v' to AST representation.
Generating RTLIL representation for module `\arbiter'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../.././axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/axi_dma_rd.v
Parsing Verilog input from `../../../.././axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/axi_dma_rd.v' to AST representation.
Generating RTLIL representation for module `\axi_dma_rd'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../.././axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/axi_dma.v
Parsing Verilog input from `../../../.././axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/axi_dma.v' to AST representation.
Generating RTLIL representation for module `\axi_dma'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../.././axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/axi_dma_desc_mux.v
Parsing Verilog input from `../../../.././axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/axi_dma_desc_mux.v' to AST representation.
Generating RTLIL representation for module `\axi_dma_desc_mux'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../.././axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/axi_dma_wr.v
Parsing Verilog input from `../../../.././axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/axi_dma_wr.v' to AST representation.
Generating RTLIL representation for module `\axi_dma_wr'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/./axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/axi_dma_default_v1_0.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/./axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/src/axi_dma_default_v1_0.v' to AST representation.
Generating RTLIL representation for module `\axi_dma_default'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top axi_dma_default' --

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \axi_dma_default
Used module:     \axi_dma
Used module:         \axi_dma_wr
Used module:         \axi_dma_rd
Parameter \AXI_DATA_WIDTH = 32
Parameter \AXI_ADDR_WIDTH = 16
Parameter \AXI_STRB_WIDTH = 4
Parameter \AXI_ID_WIDTH = 8
Parameter \AXI_MAX_BURST_LEN = 16
Parameter \AXIS_DATA_WIDTH = 32
Parameter \AXIS_KEEP_ENABLE = 1'1
Parameter \AXIS_KEEP_WIDTH = 4
Parameter \AXIS_LAST_ENABLE = 1
Parameter \AXIS_ID_ENABLE = 0
Parameter \AXIS_ID_WIDTH = 8
Parameter \AXIS_DEST_ENABLE = 0
Parameter \AXIS_DEST_WIDTH = 8
Parameter \AXIS_USER_ENABLE = 1
Parameter \AXIS_USER_WIDTH = 1
Parameter \LEN_WIDTH = 20
Parameter \TAG_WIDTH = 8
Parameter \ENABLE_SG = 0
Parameter \ENABLE_UNALIGNED = 0

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_dma_wr'.
Parameter \AXI_DATA_WIDTH = 32
Parameter \AXI_ADDR_WIDTH = 16
Parameter \AXI_STRB_WIDTH = 4
Parameter \AXI_ID_WIDTH = 8
Parameter \AXI_MAX_BURST_LEN = 16
Parameter \AXIS_DATA_WIDTH = 32
Parameter \AXIS_KEEP_ENABLE = 1'1
Parameter \AXIS_KEEP_WIDTH = 4
Parameter \AXIS_LAST_ENABLE = 1
Parameter \AXIS_ID_ENABLE = 0
Parameter \AXIS_ID_WIDTH = 8
Parameter \AXIS_DEST_ENABLE = 0
Parameter \AXIS_DEST_WIDTH = 8
Parameter \AXIS_USER_ENABLE = 1
Parameter \AXIS_USER_WIDTH = 1
Parameter \LEN_WIDTH = 20
Parameter \TAG_WIDTH = 8
Parameter \ENABLE_SG = 0
Parameter \ENABLE_UNALIGNED = 0
Generating RTLIL representation for module `$paramod$d7bcdfd5829a4b21953ca0c4b5062fa452cb9760\axi_dma_wr'.
Parameter \AXI_DATA_WIDTH = 32
Parameter \AXI_ADDR_WIDTH = 16
Parameter \AXI_STRB_WIDTH = 4
Parameter \AXI_ID_WIDTH = 8
Parameter \AXI_MAX_BURST_LEN = 16
Parameter \AXIS_DATA_WIDTH = 32
Parameter \AXIS_KEEP_ENABLE = 1'1
Parameter \AXIS_KEEP_WIDTH = 4
Parameter \AXIS_LAST_ENABLE = 1
Parameter \AXIS_ID_ENABLE = 0
Parameter \AXIS_ID_WIDTH = 8
Parameter \AXIS_DEST_ENABLE = 0
Parameter \AXIS_DEST_WIDTH = 8
Parameter \AXIS_USER_ENABLE = 1
Parameter \AXIS_USER_WIDTH = 1
Parameter \LEN_WIDTH = 20
Parameter \TAG_WIDTH = 8
Parameter \ENABLE_SG = 0
Parameter \ENABLE_UNALIGNED = 0

9.3. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_dma_rd'.
Parameter \AXI_DATA_WIDTH = 32
Parameter \AXI_ADDR_WIDTH = 16
Parameter \AXI_STRB_WIDTH = 4
Parameter \AXI_ID_WIDTH = 8
Parameter \AXI_MAX_BURST_LEN = 16
Parameter \AXIS_DATA_WIDTH = 32
Parameter \AXIS_KEEP_ENABLE = 1'1
Parameter \AXIS_KEEP_WIDTH = 4
Parameter \AXIS_LAST_ENABLE = 1
Parameter \AXIS_ID_ENABLE = 0
Parameter \AXIS_ID_WIDTH = 8
Parameter \AXIS_DEST_ENABLE = 0
Parameter \AXIS_DEST_WIDTH = 8
Parameter \AXIS_USER_ENABLE = 1
Parameter \AXIS_USER_WIDTH = 1
Parameter \LEN_WIDTH = 20
Parameter \TAG_WIDTH = 8
Parameter \ENABLE_SG = 0
Parameter \ENABLE_UNALIGNED = 0
Generating RTLIL representation for module `$paramod$d7bcdfd5829a4b21953ca0c4b5062fa452cb9760\axi_dma_rd'.
Parameter \IP_TYPE = 1094995265
Parameter \IP_VERSION = 1
Parameter \IP_ID = 72630685
Parameter \AXI_DATA_WIDTH = 32
Parameter \AXI_ADDR_WIDTH = 16
Parameter \AXI_ID_WIDTH = 8
Parameter \AXI_MAX_BURST_LEN = 16
Parameter \AXIS_DATA_WIDTH = 32
Parameter \AXIS_LAST_ENABLE = 1'1
Parameter \AXIS_ID_ENABLE = 1'0
Parameter \AXIS_ID_WIDTH = 8
Parameter \AXIS_DEST_ENABLE = 1'0
Parameter \AXIS_DEST_WIDTH = 8
Parameter \AXIS_USER_ENABLE = 1'1
Parameter \AXIS_USER_WIDTH = 1
Parameter \LEN_WIDTH = 20
Parameter \TAG_WIDTH = 8
Parameter \ENABLE_SG = 1'0
Parameter \ENABLE_UNALIGNED = 1'0

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_dma'.
Parameter \IP_TYPE = 1094995265
Parameter \IP_VERSION = 1
Parameter \IP_ID = 72630685
Parameter \AXI_DATA_WIDTH = 32
Parameter \AXI_ADDR_WIDTH = 16
Parameter \AXI_ID_WIDTH = 8
Parameter \AXI_MAX_BURST_LEN = 16
Parameter \AXIS_DATA_WIDTH = 32
Parameter \AXIS_LAST_ENABLE = 1'1
Parameter \AXIS_ID_ENABLE = 1'0
Parameter \AXIS_ID_WIDTH = 8
Parameter \AXIS_DEST_ENABLE = 1'0
Parameter \AXIS_DEST_WIDTH = 8
Parameter \AXIS_USER_ENABLE = 1'1
Parameter \AXIS_USER_WIDTH = 1
Parameter \LEN_WIDTH = 20
Parameter \TAG_WIDTH = 8
Parameter \ENABLE_SG = 1'0
Parameter \ENABLE_UNALIGNED = 1'0
Generating RTLIL representation for module `$paramod$e16d8bba626c6b7127a72e6ecc51b02c956e54a8\axi_dma'.

9.5. Analyzing design hierarchy..
Top module:  \axi_dma_default
Used module:     $paramod$e16d8bba626c6b7127a72e6ecc51b02c956e54a8\axi_dma
Used module:         \axi_dma_wr
Used module:         \axi_dma_rd
Parameter \AXI_DATA_WIDTH = 32
Parameter \AXI_ADDR_WIDTH = 16
Parameter \AXI_STRB_WIDTH = 4
Parameter \AXI_ID_WIDTH = 8
Parameter \AXI_MAX_BURST_LEN = 16
Parameter \AXIS_DATA_WIDTH = 32
Parameter \AXIS_KEEP_ENABLE = 1'1
Parameter \AXIS_KEEP_WIDTH = 4
Parameter \AXIS_LAST_ENABLE = 1'1
Parameter \AXIS_ID_ENABLE = 1'0
Parameter \AXIS_ID_WIDTH = 8
Parameter \AXIS_DEST_ENABLE = 1'0
Parameter \AXIS_DEST_WIDTH = 8
Parameter \AXIS_USER_ENABLE = 1'1
Parameter \AXIS_USER_WIDTH = 1
Parameter \LEN_WIDTH = 20
Parameter \TAG_WIDTH = 8
Parameter \ENABLE_SG = 1'0
Parameter \ENABLE_UNALIGNED = 1'0

9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_dma_wr'.
Parameter \AXI_DATA_WIDTH = 32
Parameter \AXI_ADDR_WIDTH = 16
Parameter \AXI_STRB_WIDTH = 4
Parameter \AXI_ID_WIDTH = 8
Parameter \AXI_MAX_BURST_LEN = 16
Parameter \AXIS_DATA_WIDTH = 32
Parameter \AXIS_KEEP_ENABLE = 1'1
Parameter \AXIS_KEEP_WIDTH = 4
Parameter \AXIS_LAST_ENABLE = 1'1
Parameter \AXIS_ID_ENABLE = 1'0
Parameter \AXIS_ID_WIDTH = 8
Parameter \AXIS_DEST_ENABLE = 1'0
Parameter \AXIS_DEST_WIDTH = 8
Parameter \AXIS_USER_ENABLE = 1'1
Parameter \AXIS_USER_WIDTH = 1
Parameter \LEN_WIDTH = 20
Parameter \TAG_WIDTH = 8
Parameter \ENABLE_SG = 1'0
Parameter \ENABLE_UNALIGNED = 1'0
Generating RTLIL representation for module `$paramod$df09076b57ece3a7a813d72a02c14a3c08230054\axi_dma_wr'.
Parameter \AXI_DATA_WIDTH = 32
Parameter \AXI_ADDR_WIDTH = 16
Parameter \AXI_STRB_WIDTH = 4
Parameter \AXI_ID_WIDTH = 8
Parameter \AXI_MAX_BURST_LEN = 16
Parameter \AXIS_DATA_WIDTH = 32
Parameter \AXIS_KEEP_ENABLE = 1'1
Parameter \AXIS_KEEP_WIDTH = 4
Parameter \AXIS_LAST_ENABLE = 1'1
Parameter \AXIS_ID_ENABLE = 1'0
Parameter \AXIS_ID_WIDTH = 8
Parameter \AXIS_DEST_ENABLE = 1'0
Parameter \AXIS_DEST_WIDTH = 8
Parameter \AXIS_USER_ENABLE = 1'1
Parameter \AXIS_USER_WIDTH = 1
Parameter \LEN_WIDTH = 20
Parameter \TAG_WIDTH = 8
Parameter \ENABLE_SG = 1'0
Parameter \ENABLE_UNALIGNED = 1'0

9.7. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_dma_rd'.
Parameter \AXI_DATA_WIDTH = 32
Parameter \AXI_ADDR_WIDTH = 16
Parameter \AXI_STRB_WIDTH = 4
Parameter \AXI_ID_WIDTH = 8
Parameter \AXI_MAX_BURST_LEN = 16
Parameter \AXIS_DATA_WIDTH = 32
Parameter \AXIS_KEEP_ENABLE = 1'1
Parameter \AXIS_KEEP_WIDTH = 4
Parameter \AXIS_LAST_ENABLE = 1'1
Parameter \AXIS_ID_ENABLE = 1'0
Parameter \AXIS_ID_WIDTH = 8
Parameter \AXIS_DEST_ENABLE = 1'0
Parameter \AXIS_DEST_WIDTH = 8
Parameter \AXIS_USER_ENABLE = 1'1
Parameter \AXIS_USER_WIDTH = 1
Parameter \LEN_WIDTH = 20
Parameter \TAG_WIDTH = 8
Parameter \ENABLE_SG = 1'0
Parameter \ENABLE_UNALIGNED = 1'0
Generating RTLIL representation for module `$paramod$df09076b57ece3a7a813d72a02c14a3c08230054\axi_dma_rd'.

9.8. Analyzing design hierarchy..
Top module:  \axi_dma_default
Used module:     $paramod$e16d8bba626c6b7127a72e6ecc51b02c956e54a8\axi_dma
Used module:         $paramod$df09076b57ece3a7a813d72a02c14a3c08230054\axi_dma_wr
Used module:         $paramod$df09076b57ece3a7a813d72a02c14a3c08230054\axi_dma_rd

9.9. Analyzing design hierarchy..
Top module:  \axi_dma_default
Used module:     $paramod$e16d8bba626c6b7127a72e6ecc51b02c956e54a8\axi_dma
Used module:         $paramod$df09076b57ece3a7a813d72a02c14a3c08230054\axi_dma_wr
Used module:         $paramod$df09076b57ece3a7a813d72a02c14a3c08230054\axi_dma_rd
Removing unused module `$paramod$d7bcdfd5829a4b21953ca0c4b5062fa452cb9760\axi_dma_rd'.
Removing unused module `$paramod$d7bcdfd5829a4b21953ca0c4b5062fa452cb9760\axi_dma_wr'.
Removing unused module `\axi_dma_wr'.
Removing unused module `\axi_dma_desc_mux'.
Removing unused module `\axi_dma'.
Removing unused module `\axi_dma_rd'.
Removing unused module `\arbiter'.
Removing unused module `\priority_encoder'.
Removed 8 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$df09076b57ece3a7a813d72a02c14a3c08230054\\axi_dma_rd"
 Process module "$paramod$df09076b57ece3a7a813d72a02c14a3c08230054\\axi_dma_wr"
 Process module "$paramod$e16d8bba626c6b7127a72e6ecc51b02c956e54a8\\axi_dma"
Dumping file port_info.json ...

End of script. Logfile hash: 5ffcff173c, CPU: user 0.30s system 0.03s, MEM: 27.70 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 53% 1x hierarchy (0 sec), 44% 16x read_verilog (0 sec), ...
INFO: ANL: Design axi_dma_default is analyzed
INFO: ANL: Top Modules: axi_dma_default

rm -f results.xml
/usr/bin/make -f Makefile results.xml
make[1]: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/sim'
echo 'module iverilog_dump();' > iverilog_dump.v
echo 'initial begin' >> iverilog_dump.v
echo '    $dumpfile("/nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/axi_dma_default/run_1/IPs/simulation/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/axi_dma_default.fst");' >> iverilog_dump.v
echo '    $dumpvars(0, axi_dma_default);' >> iverilog_dump.v
echo 'end' >> iverilog_dump.v
echo 'endmodule' >> iverilog_dump.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/bin/HDL_simulator/iverilog/bin/iverilog -o /nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/axi_dma_default/run_1/IPs/simulation/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/sim.vvp -D COCOTB_SIM=1 -s axi_dma_default -P axi_dma_default.AXIS_DATA_WIDTH=32 -P axi_dma_default.AXIS_ID_ENABLE=1 -P axi_dma_default.ENABLE_UNALIGNED=0 -P axi_dma_default.AXI_ADDR_WIDTH=16 -P axi_dma_default.AXI_ID_WIDTH=8 -P axi_dma_default.AXI_STRB_WIDTH=4 -P axi_dma_default.AXIS_LAST_ENABLE=1 -P axi_dma_default.AXI_DATA_WIDTH=32 -P axi_dma_default.ENABLE_SG=0 -P axi_dma_default.AXI_MAX_BURST_LEN=16 -P axi_dma_default.LEN_WIDTH=20 -P axi_dma_default.AXIS_DEST_WIDTH=8 -P axi_dma_default.AXIS_USER_WIDTH=1 -P axi_dma_default.AXIS_KEEP_WIDTH=4 -P axi_dma_default.AXIS_DEST_ENABLE=0 -P axi_dma_default.AXIS_ID_WIDTH=8 -P axi_dma_default.AXIS_USER_ENABLE=1 -P axi_dma_default.AXIS_KEEP_ENABLE=1 -P axi_dma_default.TAG_WIDTH=8 -s iverilog_dump -f /nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/axi_dma_default/run_1/IPs/simulation/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/cmds.f -g2012   ../src/*.v iverilog_dump.v
:0: error: parameter `AXIS_DATA_WIDTH` not found in `axi_dma_default`.
:0: error: parameter `AXIS_DEST_ENABLE` not found in `axi_dma_default`.
:0: error: parameter `AXIS_DEST_WIDTH` not found in `axi_dma_default`.
:0: error: parameter `AXIS_ID_ENABLE` not found in `axi_dma_default`.
:0: error: parameter `AXIS_ID_WIDTH` not found in `axi_dma_default`.
:0: error: parameter `AXIS_KEEP_ENABLE` not found in `axi_dma_default`.
:0: error: parameter `AXIS_KEEP_WIDTH` not found in `axi_dma_default`.
:0: error: parameter `AXIS_LAST_ENABLE` not found in `axi_dma_default`.
:0: error: parameter `AXIS_USER_ENABLE` not found in `axi_dma_default`.
:0: error: parameter `AXIS_USER_WIDTH` not found in `axi_dma_default`.
:0: error: parameter `AXI_ADDR_WIDTH` not found in `axi_dma_default`.
:0: error: parameter `AXI_DATA_WIDTH` not found in `axi_dma_default`.
:0: error: parameter `AXI_ID_WIDTH` not found in `axi_dma_default`.
:0: error: parameter `AXI_MAX_BURST_LEN` not found in `axi_dma_default`.
:0: error: parameter `AXI_STRB_WIDTH` not found in `axi_dma_default`.
:0: error: parameter `ENABLE_SG` not found in `axi_dma_default`.
:0: error: parameter `ENABLE_UNALIGNED` not found in `axi_dma_default`.
:0: error: parameter `LEN_WIDTH` not found in `axi_dma_default`.
:0: error: parameter `TAG_WIDTH` not found in `axi_dma_default`.
21 error(s) during elaboration.
make[1]: *** [/nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/axi_dma_default/run_1/IPs/simulation/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/sim.vvp] Error 21
make[1]: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2682/axi_dma_default/run_1/IPs/rapidsilicon/ip/axi_dma/v1_0/axi_dma_default/sim'
make: *** [sim] Error 2

    while executing
"simulate_ip axi_dma_default"
    (file "raptor_tcl.tcl" line 9)
