#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov 14 09:42:48 2022
# Process ID: 11383
# Current directory: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1
# Command line: vivado -log zybo_z7_20_base_20202_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zybo_z7_20_base_20202_wrapper.tcl -notrace
# Log file: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1/zybo_z7_20_base_20202_wrapper.vdi
# Journal file: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/ayuba/.Xilinx/Vivado/Vivado_init.tcl'
source zybo_z7_20_base_20202_wrapper.tcl -notrace
WARNING: [Board 49-91] Board repository path '~/.Xilinx/Vivado/2020.2.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top zybo_z7_20_base_20202_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_clk_wiz_0_0_1/zybo_z7_20_base_20202_clk_wiz_0_0.dcp' for cell 'zybo_z7_20_base_20202_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_0_1/zybo_z7_20_base_20202_proc_sys_reset_0_0.dcp' for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_1_1/zybo_z7_20_base_20202_proc_sys_reset_0_1.dcp' for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_2_1/zybo_z7_20_base_20202_proc_sys_reset_0_2.dcp' for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0_1/zybo_z7_20_base_20202_processing_system7_0_0.dcp' for cell 'zybo_z7_20_base_20202_i/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2390.094 ; gain = 0.000 ; free physical = 10947 ; free virtual = 16999
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zybo_z7_20_base_20202_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zybo_z7_20_base_20202_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0_1/zybo_z7_20_base_20202_processing_system7_0_0.xdc] for cell 'zybo_z7_20_base_20202_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0_1/zybo_z7_20_base_20202_processing_system7_0_0.xdc] for cell 'zybo_z7_20_base_20202_i/processing_system7_0/inst'
Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_clk_wiz_0_0_1/zybo_z7_20_base_20202_clk_wiz_0_0_board.xdc] for cell 'zybo_z7_20_base_20202_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_clk_wiz_0_0_1/zybo_z7_20_base_20202_clk_wiz_0_0_board.xdc] for cell 'zybo_z7_20_base_20202_i/clk_wiz_0/inst'
Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_clk_wiz_0_0_1/zybo_z7_20_base_20202_clk_wiz_0_0.xdc] for cell 'zybo_z7_20_base_20202_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_clk_wiz_0_0_1/zybo_z7_20_base_20202_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_clk_wiz_0_0_1/zybo_z7_20_base_20202_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2558.852 ; gain = 144.828 ; free physical = 10470 ; free virtual = 16521
Finished Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_clk_wiz_0_0_1/zybo_z7_20_base_20202_clk_wiz_0_0.xdc] for cell 'zybo_z7_20_base_20202_i/clk_wiz_0/inst'
Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_0_1/zybo_z7_20_base_20202_proc_sys_reset_0_0_board.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_0_1/zybo_z7_20_base_20202_proc_sys_reset_0_0_board.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_0_1/zybo_z7_20_base_20202_proc_sys_reset_0_0.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_0_1/zybo_z7_20_base_20202_proc_sys_reset_0_0.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_1_1/zybo_z7_20_base_20202_proc_sys_reset_0_1_board.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_1_1/zybo_z7_20_base_20202_proc_sys_reset_0_1_board.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_1_1/zybo_z7_20_base_20202_proc_sys_reset_0_1.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_1_1/zybo_z7_20_base_20202_proc_sys_reset_0_1.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_2_1/zybo_z7_20_base_20202_proc_sys_reset_0_2_board.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_2_1/zybo_z7_20_base_20202_proc_sys_reset_0_2_board.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_2_1/zybo_z7_20_base_20202_proc_sys_reset_0_2.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_2_1/zybo_z7_20_base_20202_proc_sys_reset_0_2.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_2/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2574.867 ; gain = 0.000 ; free physical = 10466 ; free virtual = 16518
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2574.867 ; gain = 184.855 ; free physical = 10466 ; free virtual = 16518
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2620.617 ; gain = 45.750 ; free physical = 10456 ; free virtual = 16508

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d13647f1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2620.617 ; gain = 0.000 ; free physical = 10457 ; free virtual = 16509

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9553d4c4

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2766.617 ; gain = 0.000 ; free physical = 10290 ; free virtual = 16342
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 31 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9553d4c4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2766.617 ; gain = 0.000 ; free physical = 10290 ; free virtual = 16342
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c65d81f2

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2766.617 ; gain = 0.000 ; free physical = 10290 ; free virtual = 16342
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 224 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c65d81f2

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2766.617 ; gain = 0.000 ; free physical = 10290 ; free virtual = 16342
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c65d81f2

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2766.617 ; gain = 0.000 ; free physical = 10290 ; free virtual = 16342
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c65d81f2

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2766.617 ; gain = 0.000 ; free physical = 10290 ; free virtual = 16342
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              31  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             224  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.617 ; gain = 0.000 ; free physical = 10290 ; free virtual = 16342
Ending Logic Optimization Task | Checksum: 1efada3aa

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2766.617 ; gain = 0.000 ; free physical = 10290 ; free virtual = 16342

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1efada3aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2766.617 ; gain = 0.000 ; free physical = 10289 ; free virtual = 16341

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1efada3aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.617 ; gain = 0.000 ; free physical = 10289 ; free virtual = 16341

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.617 ; gain = 0.000 ; free physical = 10289 ; free virtual = 16341
Ending Netlist Obfuscation Task | Checksum: 1efada3aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.617 ; gain = 0.000 ; free physical = 10289 ; free virtual = 16341
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2777.590 ; gain = 2.969 ; free physical = 10281 ; free virtual = 16335
INFO: [Common 17-1381] The checkpoint '/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1/zybo_z7_20_base_20202_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zybo_z7_20_base_20202_wrapper_drc_opted.rpt -pb zybo_z7_20_base_20202_wrapper_drc_opted.pb -rpx zybo_z7_20_base_20202_wrapper_drc_opted.rpx
Command: report_drc -file zybo_z7_20_base_20202_wrapper_drc_opted.rpt -pb zybo_z7_20_base_20202_wrapper_drc_opted.pb -rpx zybo_z7_20_base_20202_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1/zybo_z7_20_base_20202_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10266 ; free virtual = 16319
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f44a3b73

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10266 ; free virtual = 16319
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10266 ; free virtual = 16319

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f44a3b73

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10266 ; free virtual = 16320

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14290a4a5

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10268 ; free virtual = 16322

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14290a4a5

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10268 ; free virtual = 16322
Phase 1 Placer Initialization | Checksum: 14290a4a5

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10268 ; free virtual = 16322

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10268 ; free virtual = 16322

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10268 ; free virtual = 16322
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: f44a3b73

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10268 ; free virtual = 16322
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10265 ; free virtual = 16320
INFO: [Common 17-1381] The checkpoint '/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1/zybo_z7_20_base_20202_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zybo_z7_20_base_20202_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10257 ; free virtual = 16311
INFO: [runtcl-4] Executing : report_utilization -file zybo_z7_20_base_20202_wrapper_utilization_placed.rpt -pb zybo_z7_20_base_20202_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zybo_z7_20_base_20202_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10266 ; free virtual = 16320
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2857.113 ; gain = 0.000 ; free physical = 10262 ; free virtual = 16318
INFO: [Common 17-1381] The checkpoint '/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1/zybo_z7_20_base_20202_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 401615bb ConstDB: 0 ShapeSum: b43425b8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11a0bcd3c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2880.707 ; gain = 23.594 ; free physical = 10134 ; free virtual = 16189
Post Restoration Checksum: NetGraph: af787cf2 NumContArr: 6a93504a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11a0bcd3c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2880.707 ; gain = 23.594 ; free physical = 10131 ; free virtual = 16186

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11a0bcd3c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2888.703 ; gain = 31.590 ; free physical = 10114 ; free virtual = 16169

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11a0bcd3c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2888.703 ; gain = 31.590 ; free physical = 10114 ; free virtual = 16169
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cbf8d822

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2900.586 ; gain = 43.473 ; free physical = 10110 ; free virtual = 16165
Phase 2 Router Initialization | Checksum: cbf8d822

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2900.586 ; gain = 43.473 ; free physical = 10109 ; free virtual = 16164

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 130
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 130
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: cbf8d822

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10109 ; free virtual = 16163
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10107 ; free virtual = 16161

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10107 ; free virtual = 16161
Phase 4 Rip-up And Reroute | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10107 ; free virtual = 16161

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10107 ; free virtual = 16161

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10107 ; free virtual = 16161
Phase 5 Delay and Skew Optimization | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10107 ; free virtual = 16161

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10107 ; free virtual = 16161
Phase 6.1 Hold Fix Iter | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10107 ; free virtual = 16161
Phase 6 Post Hold Fix | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10107 ; free virtual = 16161

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10107 ; free virtual = 16161

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10105 ; free virtual = 16159

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10105 ; free virtual = 16159

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 3de5fc8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10105 ; free virtual = 16159
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10122 ; free virtual = 16177

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2902.711 ; gain = 45.598 ; free physical = 10122 ; free virtual = 16177
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2916.652 ; gain = 5.938 ; free physical = 10114 ; free virtual = 16171
INFO: [Common 17-1381] The checkpoint '/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1/zybo_z7_20_base_20202_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zybo_z7_20_base_20202_wrapper_drc_routed.rpt -pb zybo_z7_20_base_20202_wrapper_drc_routed.pb -rpx zybo_z7_20_base_20202_wrapper_drc_routed.rpx
Command: report_drc -file zybo_z7_20_base_20202_wrapper_drc_routed.rpt -pb zybo_z7_20_base_20202_wrapper_drc_routed.pb -rpx zybo_z7_20_base_20202_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1/zybo_z7_20_base_20202_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zybo_z7_20_base_20202_wrapper_methodology_drc_routed.rpt -pb zybo_z7_20_base_20202_wrapper_methodology_drc_routed.pb -rpx zybo_z7_20_base_20202_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zybo_z7_20_base_20202_wrapper_methodology_drc_routed.rpt -pb zybo_z7_20_base_20202_wrapper_methodology_drc_routed.pb -rpx zybo_z7_20_base_20202_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1/zybo_z7_20_base_20202_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zybo_z7_20_base_20202_wrapper_power_routed.rpt -pb zybo_z7_20_base_20202_wrapper_power_summary_routed.pb -rpx zybo_z7_20_base_20202_wrapper_power_routed.rpx
Command: report_power -file zybo_z7_20_base_20202_wrapper_power_routed.rpt -pb zybo_z7_20_base_20202_wrapper_power_summary_routed.pb -rpx zybo_z7_20_base_20202_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zybo_z7_20_base_20202_wrapper_route_status.rpt -pb zybo_z7_20_base_20202_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zybo_z7_20_base_20202_wrapper_timing_summary_routed.rpt -pb zybo_z7_20_base_20202_wrapper_timing_summary_routed.pb -rpx zybo_z7_20_base_20202_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zybo_z7_20_base_20202_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zybo_z7_20_base_20202_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zybo_z7_20_base_20202_wrapper_bus_skew_routed.rpt -pb zybo_z7_20_base_20202_wrapper_bus_skew_routed.pb -rpx zybo_z7_20_base_20202_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force zybo_z7_20_base_20202_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_z7_20_base_20202_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Nov 14 09:43:52 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3297.059 ; gain = 315.770 ; free physical = 10091 ; free virtual = 16151
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 09:43:52 2022...
