Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Dec 11 11:49:08 2023
| Host         : DESKTOP-A0RH3KH running 64-bit major release  (build 9200)
| Command      : report_methodology -file zc706_fmc216_layer_methodology_drc_routed.rpt -pb zc706_fmc216_layer_methodology_drc_routed.pb -rpx zc706_fmc216_layer_methodology_drc_routed.rpx
| Design       : zc706_fmc216_layer
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 182
+-----------+------------------+------------------------------------------------------+------------+
| Rule      | Severity         | Description                                          | Violations |
+-----------+------------------+------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                          | 111        |
| TIMING-25 | Critical Warning | Invalid clock waveform on gigabit transceiver (GT)   | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                         | 6          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain      | 11         |
| TIMING-9  | Warning          | Unknown CDC Logic                                    | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                     | 1          |
| TIMING-18 | Warning          | Missing input or output delay                        | 17         |
| TIMING-24 | Warning          | Overridden Max delay datapath only                   | 32         |
| TIMING-28 | Warning          | Auto-derived clock referenced by a timing constraint | 2          |
+-----------+------------------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cnt_reg_reg[2][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].clk_cntr_reg[2][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].p2p_trigger_inst/out_set_prev2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].p2p_trigger_inst/out_set_prev_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].p2p_trigger_inst/out_set_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].p2p_trigger_inst/outreset_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[2].p2p_trigger_inst/pulseout_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cnt_reg_reg[3][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].clk_cntr_reg[3][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].p2p_trigger_inst/out_set_prev2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].p2p_trigger_inst/out_set_prev_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].p2p_trigger_inst/out_set_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].p2p_trigger_inst/outreset_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[3].p2p_trigger_inst/pulseout_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg_reg[4][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cntr_reg[4][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].p2p_trigger_inst/out_set_prev2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].p2p_trigger_inst/out_set_prev_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].p2p_trigger_inst/out_set_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].p2p_trigger_inst/outreset_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].p2p_trigger_inst/pulseout_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-25#1 Critical Warning
Invalid clock waveform on gigabit transceiver (GT)  
The waveform of the user clock vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK defined on the transceiver output pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK or on the net connected to that pin is not consistent with the transceiver settings. The auto-derived clock period is 2.713 and the user-defined clock period is 3.879. The expected clock waveform is computed based on the GT settings and the incoming clock to the transceiver. It is recommended to check that there are no missing clocks to the GT and that all the transceiver settings are correct
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/fmc216_ctrl_inst/wfm_rst[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p0/in_reset_prev2_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p0/in_reset_prev_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p0/in_reset_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p0/in_set_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p0/out_set_prev2_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p0/out_set_prev_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p0/out_set_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p0/outreset_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p0/pulseout_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p1/in_reset_prev2_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p1/in_reset_prev_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p1/in_reset_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p1/in_set_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/ip2p1/out_set_prev2_reg/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk_reg/PRE
 (the first 15 of 304 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[4].clk_cnt_reg[4][15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][0]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][10]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][11]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][12]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][13]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][14]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][15]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][1]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][2]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][3]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][4]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][5]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][6]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][7]/CLR,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/sip_freq_cnt16_inst/CNTR_GEN[0].clk_cnt_reg_reg[0][8]/CLR
 (the first 15 of 160 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X109Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X108Y117 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X107Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X108Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X106Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X106Y117 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X105Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X107Y117 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X110Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X108Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X109Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dac_syncb_n_0[0] relative to clock(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dac_syncb_n_0[1] relative to clock(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dac_syncb_n_0[2] relative to clock(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dac_syncb_n_0[3] relative to clock(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dac_syncb_p_0[0] relative to clock(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dac_syncb_p_0[1] relative to clock(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dac_syncb_p_0[2] relative to clock(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dac_syncb_p_0[3] relative to clock(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on gpio_2_pins_tri_io[0] relative to clock(s) VIRTUAL_sip_i2cmaster_clk125
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on gpio_2_pins_tri_io[1] relative to clock(s) VIRTUAL_sip_i2cmaster_clk125
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on lmk_sysref_n_0 relative to clock(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on lmk_sysref_p_0 relative to clock(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on gpio_led_0[0] relative to clock(s) VIRTUAL_sip_i2cmaster_clk125
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on gpio_led_0[1] relative to clock(s) VIRTUAL_sip_i2cmaster_clk125
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on gpio_led_0[2] relative to clock(s) VIRTUAL_sip_i2cmaster_clk125
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on lmk_sync_0 relative to clock(s) vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on trigger_out_0 relative to clock(s) VIRTUAL_sip_i2cmaster_clk125
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 140). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 142). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 144). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 146). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 148). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#6 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 150). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#7 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 152). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#8 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 154). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#9 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 156). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#10 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 158). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#11 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 160). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#12 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 162). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#13 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 164). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#14 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 166). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#15 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 168). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#16 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 42 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_processing_system_clk_wiz_0_0 and vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK overrides a set_max_delay -datapath_only (position 170). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#17 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 108). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#18 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 110). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#19 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 112). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#20 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 114). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#21 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 116). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#22 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 118). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#23 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 120). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#24 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 122). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#25 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 124). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#26 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 126). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#27 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 128). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#28 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 130). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#29 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 132). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#30 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 134). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#31 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 136). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#32 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 43 in the Timing Constraints window in Vivado IDE) between clocks vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/xcvr_wrapper_inst0/xcvr_fmc216_init_i/U0/xcvr_fmc216_init_i/xcvr_fmc216_i/gt0_xcvr_fmc216_i/gtxe2_i/TXOUTCLK and clk_out1_processing_system_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 138). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock clk_out1_processing_system_clk_wiz_0_0 is referenced by name inside timing constraint (see constraint position 42 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins zynq_inst/processing_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock clk_out1_processing_system_clk_wiz_0_0 is referenced by name inside timing constraint (see constraint position 43 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins zynq_inst/processing_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0]
Related violations: <none>


