Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top recon_matrix -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2745 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 01:28:14 ; elapsed = 00:58:19 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 231 ; free virtual = 6875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'recon_matrix' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_matmul_9b.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_matmul_9b.vhd:138]
INFO: [Synth 8-3491] module 'n_bank' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/n_bank_matmul.vhd:15' bound to instance 'n_bank_inst_0' of component 'n_bank' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_matmul_9b.vhd:161]
INFO: [Synth 8-638] synthesizing module 'n_bank' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/n_bank_matmul.vhd:31]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/n_bank_matmul.vhd:72]
INFO: [Synth 8-638] synthesizing module 'bram_tdp' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/bram_tdp.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'bram_tdp' (1#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/bram_tdp.vhd:64]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/n_bank_matmul.vhd:72]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/n_bank_matmul.vhd:72]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/n_bank_matmul.vhd:72]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/n_bank_matmul.vhd:72]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/n_bank_matmul.vhd:72]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/n_bank_matmul.vhd:72]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/n_bank_matmul.vhd:72]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/n_bank_matmul.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'n_bank' (2#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/n_bank_matmul.vhd:31]
INFO: [Synth 8-3491] module 'matmul_hw' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:12' bound to instance 'matrixmul_inst_0' of component 'matmul_hw' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_matmul_9b.vhd:175]
INFO: [Synth 8-638] synthesizing module 'matmul_hw' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:140]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:358]
INFO: [Synth 8-3491] module 'matmul_hw_mul_32sdEe' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw_mul_32sdEe.vhd:63' bound to instance 'matmul_hw_mul_32sdEe_U1' of component 'matmul_hw_mul_32sdEe' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:381]
INFO: [Synth 8-638] synthesizing module 'matmul_hw_mul_32sdEe' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw_mul_32sdEe.vhd:79]
INFO: [Synth 8-3491] module 'matmul_hw_mul_32sdEe_MulnS_0' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw_mul_32sdEe.vhd:12' bound to instance 'matmul_hw_mul_32sdEe_MulnS_0_U' of component 'matmul_hw_mul_32sdEe_MulnS_0' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw_mul_32sdEe.vhd:92]
INFO: [Synth 8-638] synthesizing module 'matmul_hw_mul_32sdEe_MulnS_0' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw_mul_32sdEe.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw_mul_32sdEe.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw_mul_32sdEe.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'matmul_hw_mul_32sdEe_MulnS_0' (3#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw_mul_32sdEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'matmul_hw_mul_32sdEe' (4#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw_mul_32sdEe.vhd:79]
INFO: [Synth 8-3491] module 'matmul_hw_mul_32sdEe' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw_mul_32sdEe.vhd:63' bound to instance 'matmul_hw_mul_32sdEe_U2' of component 'matmul_hw_mul_32sdEe' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:396]
INFO: [Synth 8-3491] module 'matmul_hw_mul_32sdEe' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw_mul_32sdEe.vhd:63' bound to instance 'matmul_hw_mul_32sdEe_U3' of component 'matmul_hw_mul_32sdEe' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:411]
INFO: [Synth 8-3491] module 'matmul_hw_mul_32sdEe' declared at '/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw_mul_32sdEe.vhd:63' bound to instance 'matmul_hw_mul_32sdEe_U4' of component 'matmul_hw_mul_32sdEe' [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'matmul_hw' (5#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/matmul_int_9b_32x32/matmul_hw.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'recon_matrix' (6#1) [/home/andreas/t-crest/reconfig_hls/build/nexys4ddr-recon/sources/hdl/recon_matmul_9b.vhd:35]
WARNING: [Synth 8-3331] design matmul_hw_mul_32sdEe has unconnected port reset
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[31]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[30]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[29]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[28]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[27]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[26]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[25]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[24]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[23]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[22]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[21]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[20]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[19]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[18]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[17]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[16]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[15]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[14]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[13]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[12]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[11]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[10]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[9]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[8]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[7]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[6]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[5]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[4]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[3]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[2]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[1]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[0]
WARNING: [Synth 8-3331] design n_bank has unconnected port p_addr[1]
WARNING: [Synth 8-3331] design n_bank has unconnected port p_addr[0]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[8][wr][3]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[8][wr][2]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[8][wr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[8][addr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[8][addr][0]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[7][wr][3]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[7][wr][2]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[7][wr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[7][addr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[7][addr][0]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[6][wr][3]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[6][wr][2]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[6][wr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[6][addr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[6][addr][0]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[5][wr][3]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[5][wr][2]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[5][wr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[5][addr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[5][addr][0]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[4][wr][3]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[4][wr][2]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[4][wr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[4][addr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[4][addr][0]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[3][wr][3]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[3][wr][2]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[3][wr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[3][addr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[3][addr][0]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[2][wr][3]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[2][wr][2]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[2][wr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[2][addr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[2][addr][0]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[1][wr][3]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[1][wr][2]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[1][wr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[1][addr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[1][addr][0]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[0][wr][3]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[0][wr][2]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[0][wr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[0][addr][1]
WARNING: [Synth 8-3331] design n_bank has unconnected port bram_m[0][addr][0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 01:28:15 ; elapsed = 00:58:21 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 229 ; free virtual = 6873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 01:28:16 ; elapsed = 00:58:21 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 229 ; free virtual = 6873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 01:28:16 ; elapsed = 00:58:21 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 229 ; free virtual = 6873
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 01:28:16 ; elapsed = 00:58:21 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 230 ; free virtual = 6874
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_946_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[31]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[30]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[29]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[28]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[27]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[26]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[25]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[24]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[23]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[22]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[21]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[20]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[19]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[18]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[17]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[16]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[15]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[14]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[13]
WARNING: [Synth 8-3331] design matmul_hw has unconnected port c_Dout_A[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal n_bank_inst_0/bram_gen[8].bram_array/mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[47]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[46]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[45]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[44]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[43]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[42]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[41]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[40]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[39]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[38]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[37]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[36]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[35]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[34]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[33]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[32]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[31]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[30]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[29]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[28]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[27]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[26]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[25]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[24]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[23]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[22]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[21]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[20]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[19]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[18]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/buff3_reg[17]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/b_reg0_reg[16]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/b_reg0_reg[15]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/b_reg0_reg[14]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/b_reg0_reg[13]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/b_reg0_reg[12]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/b_reg0_reg[11]) is unused and will be removed from module matmul_hw.
WARNING: [Synth 8-3332] Sequential element (matmul_hw_mul_32sdEe_U2/matmul_hw_mul_32sdEe_MulnS_0_U/b_reg0_reg[10]) is unused and will be removed from module matmul_hw.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 01:28:30 ; elapsed = 00:58:36 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 121 ; free virtual = 6867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 01:28:30 ; elapsed = 00:58:36 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 121 ; free virtual = 6867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[8].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[7].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[7].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[6].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[6].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[5].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[5].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[4].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[4].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[3].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[3].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[2].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[2].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[1].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[1].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 01:28:32 ; elapsed = 00:58:37 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 120 ; free virtual = 6867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 01:28:33 ; elapsed = 00:58:38 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 120 ; free virtual = 6866
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 01:28:33 ; elapsed = 00:58:38 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 119 ; free virtual = 6866
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 01:28:33 ; elapsed = 00:58:39 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 119 ; free virtual = 6866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 01:28:33 ; elapsed = 00:58:39 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 119 ; free virtual = 6866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 01:28:33 ; elapsed = 00:58:39 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 119 ; free virtual = 6865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 01:28:33 ; elapsed = 00:58:39 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 119 ; free virtual = 6865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    98|
|2     |DSP48E1  |    12|
|3     |LUT1     |   265|
|4     |LUT2     |   113|
|5     |LUT3     |   307|
|6     |LUT4     |   258|
|7     |LUT5     |    94|
|8     |LUT6     |   951|
|9     |RAMB36E1 |     9|
|10    |SRL16E   |    68|
|11    |FDRE     |  3162|
|12    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 01:28:33 ; elapsed = 00:58:39 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 119 ; free virtual = 6865
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 754 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3613.688 ; gain = 0.000 ; free physical = 119 ; free virtual = 6865
Synthesis Optimization Complete : Time (s): cpu = 01:28:33 ; elapsed = 00:58:39 . Memory (MB): peak = 3613.688 ; gain = 2683.199 ; free physical = 121 ; free virtual = 6867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
1974 Infos, 1390 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3613.688 ; gain = 0.000 ; free physical = 117 ; free virtual = 6863
