

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_mean_var_i15'
================================================================
* Date:           Wed Sep  6 08:29:41 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mean_var_i15  |       38|       38|        28|          1|          1|    12|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i15 = alloca i32 1"   --->   Operation 31 'alloca' 'i15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i15"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc64.i"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i15_1 = load i4 %i15" [bert_layer.cpp:333]   --->   Operation 34 'load' 'i15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.30ns)   --->   "%icmp_ln333 = icmp_eq  i4 %i15_1, i4 12" [bert_layer.cpp:333]   --->   Operation 35 'icmp' 'icmp_ln333' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln333 = add i4 %i15_1, i4 1" [bert_layer.cpp:333]   --->   Operation 37 'add' 'add_ln333' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln333 = br i1 %icmp_ln333, void %for.inc64.i.split, void %l_j15.i.preheader.exitStub" [bert_layer.cpp:333]   --->   Operation 38 'br' 'br_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln333 = zext i4 %i15_1" [bert_layer.cpp:333]   --->   Operation 39 'zext' 'zext_ln333' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln333" [bert_layer.cpp:335]   --->   Operation 40 'getelementptr' 'mean_addr' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%v183 = load i4 %mean_addr" [bert_layer.cpp:336]   --->   Operation 41 'load' 'v183' <Predicate = (!icmp_ln333)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr i32 %mean2, i64 0, i64 %zext_ln333" [bert_layer.cpp:338]   --->   Operation 42 'getelementptr' 'mean2_addr' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%v185 = load i4 %mean2_addr" [bert_layer.cpp:339]   --->   Operation 43 'load' 'v185' <Predicate = (!icmp_ln333)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln333 = store i4 %add_ln333, i4 %i15" [bert_layer.cpp:333]   --->   Operation 44 'store' 'store_ln333' <Predicate = (!icmp_ln333)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%v183 = load i4 %mean_addr" [bert_layer.cpp:336]   --->   Operation 45 'load' 'v183' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 46 [1/2] (2.32ns)   --->   "%v185 = load i4 %mean2_addr" [bert_layer.cpp:339]   --->   Operation 46 'load' 'v185' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 47 [16/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 47 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [16/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 48 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 49 [15/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 49 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [15/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 50 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 51 [14/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 51 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [14/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 52 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 53 [13/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 53 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [13/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 54 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 55 [12/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 55 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [12/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 56 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 57 [11/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 57 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [11/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 58 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 59 [10/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 59 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [10/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 60 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 61 [9/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 61 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [9/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 62 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 63 [8/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 63 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [8/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 64 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 65 [7/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 65 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [7/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 66 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 67 [6/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 67 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 68 [6/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 68 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 69 [5/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 69 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 70 [5/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 70 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 71 [4/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 71 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 72 [4/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 72 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 73 [3/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 73 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 74 [3/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 74 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 75 [2/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 75 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 76 [2/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 76 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 77 [1/16] (6.07ns)   --->   "%v184 = fdiv i32 %v183, i32 768" [bert_layer.cpp:336]   --->   Operation 77 'fdiv' 'v184' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 78 [1/16] (6.07ns)   --->   "%v186 = fdiv i32 %v185, i32 768" [bert_layer.cpp:339]   --->   Operation 78 'fdiv' 'v186' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln337 = store i32 %v184, i4 %mean_addr" [bert_layer.cpp:337]   --->   Operation 79 'store' 'store_ln337' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln340 = store i32 %v186, i4 %mean2_addr" [bert_layer.cpp:340]   --->   Operation 80 'store' 'store_ln340' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 81 [4/4] (5.70ns)   --->   "%v189 = fmul i32 %v184, i32 %v184" [bert_layer.cpp:343]   --->   Operation 81 'fmul' 'v189' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 82 [3/4] (5.70ns)   --->   "%v189 = fmul i32 %v184, i32 %v184" [bert_layer.cpp:343]   --->   Operation 82 'fmul' 'v189' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 83 [2/4] (5.70ns)   --->   "%v189 = fmul i32 %v184, i32 %v184" [bert_layer.cpp:343]   --->   Operation 83 'fmul' 'v189' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 84 [1/4] (5.70ns)   --->   "%v189 = fmul i32 %v184, i32 %v184" [bert_layer.cpp:343]   --->   Operation 84 'fmul' 'v189' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 85 [5/5] (7.25ns)   --->   "%v190 = fsub i32 %v186, i32 %v189" [bert_layer.cpp:344]   --->   Operation 85 'fsub' 'v190' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 86 [4/5] (7.25ns)   --->   "%v190 = fsub i32 %v186, i32 %v189" [bert_layer.cpp:344]   --->   Operation 86 'fsub' 'v190' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 87 [3/5] (7.25ns)   --->   "%v190 = fsub i32 %v186, i32 %v189" [bert_layer.cpp:344]   --->   Operation 87 'fsub' 'v190' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 88 [2/5] (7.25ns)   --->   "%v190 = fsub i32 %v186, i32 %v189" [bert_layer.cpp:344]   --->   Operation 88 'fsub' 'v190' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 89 [1/5] (7.25ns)   --->   "%v190 = fsub i32 %v186, i32 %v189" [bert_layer.cpp:344]   --->   Operation 89 'fsub' 'v190' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln333)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln334 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:334]   --->   Operation 90 'specpipeline' 'specpipeline_ln334' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln333 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [bert_layer.cpp:333]   --->   Operation 91 'specloopname' 'specloopname_ln333' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 92 [1/1] (0.00ns)   --->   "%var_addr = getelementptr i32 %var, i64 0, i64 %zext_ln333" [bert_layer.cpp:345]   --->   Operation 92 'getelementptr' 'var_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln345 = store i32 %v190, i4 %var_addr" [bert_layer.cpp:345]   --->   Operation 93 'store' 'store_ln345' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_28 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln333 = br void %for.inc64.i" [bert_layer.cpp:333]   --->   Operation 94 'br' 'br_ln333' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mean]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ mean2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ var]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i15                (alloca           ) [ 01000000000000000000000000000]
store_ln0          (store            ) [ 00000000000000000000000000000]
br_ln0             (br               ) [ 00000000000000000000000000000]
i15_1              (load             ) [ 00000000000000000000000000000]
icmp_ln333         (icmp             ) [ 01111111111111111111111111110]
empty              (speclooptripcount) [ 00000000000000000000000000000]
add_ln333          (add              ) [ 00000000000000000000000000000]
br_ln333           (br               ) [ 00000000000000000000000000000]
zext_ln333         (zext             ) [ 01111111111111111111111111111]
mean_addr          (getelementptr    ) [ 01111111111111111111000000000]
mean2_addr         (getelementptr    ) [ 01111111111111111111000000000]
store_ln333        (store            ) [ 00000000000000000000000000000]
v183               (load             ) [ 01011111111111111110000000000]
v185               (load             ) [ 01011111111111111110000000000]
v184               (fdiv             ) [ 01000000000000000001111000000]
v186               (fdiv             ) [ 01000000000000000001111111110]
store_ln337        (store            ) [ 00000000000000000000000000000]
store_ln340        (store            ) [ 00000000000000000000000000000]
v189               (fmul             ) [ 01000000000000000000000111110]
v190               (fsub             ) [ 01000000000000000000000000001]
specpipeline_ln334 (specpipeline     ) [ 00000000000000000000000000000]
specloopname_ln333 (specloopname     ) [ 00000000000000000000000000000]
var_addr           (getelementptr    ) [ 00000000000000000000000000000]
store_ln345        (store            ) [ 00000000000000000000000000000]
br_ln333           (br               ) [ 00000000000000000000000000000]
ret_ln0            (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mean">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mean2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="var">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="i15_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i15/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="mean_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="4" slack="0"/>
<pin id="40" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="4" slack="18"/>
<pin id="45" dir="0" index="1" bw="32" slack="1"/>
<pin id="46" dir="0" index="2" bw="0" slack="0"/>
<pin id="48" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="49" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="51" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v183/1 store_ln337/19 "/>
</bind>
</comp>

<comp id="53" class="1004" name="mean2_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="4" slack="0"/>
<pin id="57" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean2_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="18"/>
<pin id="62" dir="0" index="1" bw="32" slack="1"/>
<pin id="63" dir="0" index="2" bw="0" slack="0"/>
<pin id="65" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="66" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="68" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v185/1 store_ln340/19 "/>
</bind>
</comp>

<comp id="70" class="1004" name="var_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="27"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="var_addr/28 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln345_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="1"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln345/28 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="5"/>
<pin id="85" dir="0" index="1" bw="32" slack="1"/>
<pin id="86" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="v190/23 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v189/19 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v184/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v186/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i15_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i15_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln333_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln333/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln333_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln333/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln333_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln333_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i15_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i15 "/>
</bind>
</comp>

<comp id="139" class="1005" name="icmp_ln333_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="26"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln333 "/>
</bind>
</comp>

<comp id="143" class="1005" name="zext_ln333_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="27"/>
<pin id="145" dir="1" index="1" bw="64" slack="27"/>
</pin_list>
<bind>
<opset="zext_ln333 "/>
</bind>
</comp>

<comp id="148" class="1005" name="mean_addr_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="1"/>
<pin id="150" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mean_addr "/>
</bind>
</comp>

<comp id="154" class="1005" name="mean2_addr_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mean2_addr "/>
</bind>
</comp>

<comp id="160" class="1005" name="v183_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v183 "/>
</bind>
</comp>

<comp id="165" class="1005" name="v185_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v185 "/>
</bind>
</comp>

<comp id="170" class="1005" name="v184_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v184 "/>
</bind>
</comp>

<comp id="177" class="1005" name="v186_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v186 "/>
</bind>
</comp>

<comp id="183" class="1005" name="v189_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v189 "/>
</bind>
</comp>

<comp id="188" class="1005" name="v190_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v190 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="18" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="52"><net_src comp="36" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="69"><net_src comp="53" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="106" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="131"><net_src comp="115" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="32" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="142"><net_src comp="109" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="121" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="151"><net_src comp="36" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="157"><net_src comp="53" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="163"><net_src comp="43" pin="7"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="168"><net_src comp="60" pin="7"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="173"><net_src comp="91" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="43" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="180"><net_src comp="96" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="186"><net_src comp="87" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="191"><net_src comp="83" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="77" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mean | {19 }
	Port: mean2 | {19 }
	Port: var | {28 }
 - Input state : 
	Port: Bert_layer_Pipeline_l_mean_var_i15 : mean | {1 2 }
	Port: Bert_layer_Pipeline_l_mean_var_i15 : mean2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i15_1 : 1
		icmp_ln333 : 2
		add_ln333 : 2
		br_ln333 : 3
		zext_ln333 : 2
		mean_addr : 3
		v183 : 4
		mean2_addr : 3
		v185 : 4
		store_ln333 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		store_ln345 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   fadd   |     grp_fu_83     |    2    |   205   |   390   |
|----------|-------------------|---------|---------|---------|
|   fmul   |     grp_fu_87     |    3    |   143   |   321   |
|----------|-------------------|---------|---------|---------|
|    add   |  add_ln333_fu_115 |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
|   icmp   | icmp_ln333_fu_109 |    0    |    0    |    9    |
|----------|-------------------|---------|---------|---------|
|   fdiv   |     grp_fu_91     |    0    |    0    |    0    |
|          |     grp_fu_96     |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   | zext_ln333_fu_121 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    5    |   348   |   733   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i15_reg_132   |    4   |
|icmp_ln333_reg_139|    1   |
|mean2_addr_reg_154|    4   |
| mean_addr_reg_148|    4   |
|   v183_reg_160   |   32   |
|   v184_reg_170   |   32   |
|   v185_reg_165   |   32   |
|   v186_reg_177   |   32   |
|   v189_reg_183   |   32   |
|   v190_reg_188   |   32   |
|zext_ln333_reg_143|   64   |
+------------------+--------+
|       Total      |   269  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_60 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   733  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   269  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   617  |   751  |
+-----------+--------+--------+--------+--------+
