// Seed: 3761272409
module module_0 (
    input supply1 id_0,
    input wor id_1
);
  wire id_3;
  wire id_4;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    output tri id_5,
    output tri id_6,
    output wor id_7,
    input uwire id_8,
    input wor id_9
    , id_24,
    output supply1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri id_15,
    output tri id_16,
    output tri0 id_17,
    input tri id_18,
    input tri1 id_19,
    output tri1 id_20,
    output wire id_21,
    output wor id_22
);
  assign id_17 = 1 & id_24;
  module_0 modCall_1 (
      id_14,
      id_18
  );
endmodule
