- ğŸ‘‹ Hi, Iâ€™m @akshay7895
- ğŸ‘€ Iâ€™m interested in VLSI front end RTL design and verification
- ğŸŒ± I have knowledge of C, python, tsch scripting, verilog, system verilog.
- ğŸŒ± I have good exposure of computer architecture along with arm arhitecture.
- ğŸŒ± Iâ€™m currently learning UVM. 
- ğŸ’ï¸ Iâ€™m looking to collaborate on learnig of VERILOG
- ğŸ“« How to reach me ...

<!---
akshay7895/akshay7895 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
