Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar  1 04:31:39 2019
| Host         : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ex_1_9_control_sets_placed.rpt
| Design       : ex_1_9
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    50 |
| Unused register locations in slices containing registers |   343 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           49 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              16 |           16 |
| No           | Yes                   | No                     |              48 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+---------------------------+------------------+----------------+
|        Clock Signal        | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------------+---------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG             |               |                           |                1 |              1 |
|  s_val_reg[5]_LDC_i_1_n_0  |               | s_val_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  s_val_reg[10]_LDC_i_1_n_0 |               | s_val_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  s_val_reg[11]_LDC_i_1_n_0 |               | s_val_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  s_val_reg[13]_LDC_i_1_n_0 |               | s_val_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  output                    |               | s_val_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  output                    |               | s_val_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  output                    |               | s_val_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  output                    |               | s_val_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  output                    |               | s_val_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  output                    |               | s_val_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  output                    |               | s_val_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  output                    |               | s_val_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  output                    |               | s_val_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  output                    |               | s_val_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  output                    |               | s_val_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  output                    |               | s_val_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  output                    |               | s_val_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  output                    |               | s_val_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  output                    |               | s_val_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  output                    |               | s_val_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  output                    | s_en          | s_val_reg[10]_LDC_i_1_n_0 |                1 |              1 |
|  output                    | s_en          | s_val_reg[11]_LDC_i_1_n_0 |                1 |              1 |
|  output                    | s_en          | s_val_reg[13]_LDC_i_1_n_0 |                1 |              1 |
|  output                    | s_en          | s_val_reg[12]_LDC_i_1_n_0 |                1 |              1 |
|  output                    | s_en          | s_val_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  output                    | s_en          | s_val_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  output                    | s_en          | s_val_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  output                    | s_en          | s_val_reg[15]_LDC_i_1_n_0 |                1 |              1 |
|  output                    | s_en          | s_val_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  output                    | s_en          | s_val_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  output                    | s_en          | s_val_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  output                    | s_en          | s_val_reg[14]_LDC_i_1_n_0 |                1 |              1 |
|  output                    | s_en          | s_val_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  output                    | s_en          | s_val_reg[9]_LDC_i_1_n_0  |                1 |              1 |
|  output                    | s_en          | s_val_reg[8]_LDC_i_1_n_0  |                1 |              1 |
|  output                    | s_en          | s_val_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  s_val_reg[12]_LDC_i_1_n_0 |               | s_val_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  s_val_reg[0]_LDC_i_1_n_0  |               | s_val_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  s_val_reg[1]_LDC_i_1_n_0  |               | s_val_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  s_val_reg[2]_LDC_i_1_n_0  |               | s_val_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  s_val_reg[15]_LDC_i_1_n_0 |               | s_val_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  s_val_reg[4]_LDC_i_1_n_0  |               | s_val_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  s_val_reg[6]_LDC_i_1_n_0  |               | s_val_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  s_val_reg[3]_LDC_i_1_n_0  |               | s_val_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  s_val_reg[14]_LDC_i_1_n_0 |               | s_val_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  s_val_reg[7]_LDC_i_1_n_0  |               | s_val_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  s_val_reg[9]_LDC_i_1_n_0  |               | s_val_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  s_val_reg[8]_LDC_i_1_n_0  |               | s_val_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG             |               | uut/clear                 |                8 |             32 |
+----------------------------+---------------+---------------------------+------------------+----------------+


