
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Fri Jul 11 01:24:35 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:380:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:380:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.62 seconds. CPU system time: 1.07 seconds. Elapsed time: 12.74 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,182 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 321,245 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 100,239 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99,339 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 2, 20>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, 20>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_382_1' (firmware/hls_dummy.cpp:382:23) in function 'hls_dummy' completely with a factor of 40 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2>' completely with a factor of 20 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2>' completely with a factor of 2 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2>' completely with a factor of 20 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2>' completely with a factor of 2 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2>' completely with a factor of 2 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>' completely with a factor of 20 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>' completely with a factor of 2 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>' completely with a factor of 20 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:368:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:369:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:378:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 205.05 seconds. CPU system time: 1.24 seconds. Elapsed time: 211.42 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.85 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.07 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.45 seconds; current allocated memory: 1.783 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:368:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 20>4'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2>'... converting 8361 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>'... converting 5321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 2, 2>' (firmware/hls_dummy.cpp:141:18)...1480 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 20, 1, 2>' (firmware/hls_dummy.cpp:141:18)...1480 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 43.64 seconds. CPU system time: 0.22 seconds. Elapsed time: 43.86 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.51 seconds; current allocated memory: 1.988 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 20>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,20,1,2>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,20,2,2>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.995 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 92.75 seconds. CPU system time: 0.17 seconds. Elapsed time: 93.55 seconds; current allocated memory: 2.270 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.65 seconds. CPU system time: 0.11 seconds. Elapsed time: 9.82 seconds; current allocated memory: 2.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 148.38 seconds. CPU system time: 0.41 seconds. Elapsed time: 149.11 seconds; current allocated memory: 2.628 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 20.71 seconds. CPU system time: 0.14 seconds. Elapsed time: 21.03 seconds; current allocated memory: 2.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.64 seconds. CPU system time: 0.18 seconds. Elapsed time: 7.08 seconds; current allocated memory: 2.628 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.628 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.46 seconds; current allocated memory: 2.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.49 seconds; current allocated memory: 2.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s' is 12800 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10ns_18_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 780 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.06 seconds. CPU system time: 0.21 seconds. Elapsed time: 7.89 seconds; current allocated memory: 2.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s' is 34740 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_18ns_18_1_1': 760 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_8ns_18ns_18_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_9ns_18ns_18_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 780 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_8ns_18_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 78.2 seconds. CPU system time: 1.6 seconds. Elapsed time: 81.46 seconds; current allocated memory: 3.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 118.64 seconds. CPU system time: 2.34 seconds. Elapsed time: 122.08 seconds; current allocated memory: 4.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c42_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c43_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c44_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c45_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c46_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c47_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c48_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c49_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c50_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c51_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_30_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_31_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_32_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_33_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_34_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_35_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_36_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_37_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_38_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_39_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_30_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_31_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_32_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_33_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_34_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_35_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_36_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_37_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_38_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_39_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.26 seconds. Elapsed time: 31.87 seconds; current allocated memory: 4.270 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 81.8 seconds. CPU system time: 0.61 seconds. Elapsed time: 83.4 seconds; current allocated memory: 4.270 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 21.89 seconds. CPU system time: 0.11 seconds. Elapsed time: 22.01 seconds; current allocated memory: 4.368 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.65 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 869.42 seconds. CPU system time: 9.11 seconds. Elapsed time: 931.87 seconds; current allocated memory: 2.919 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h15m32s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.090 ; gain = 113.023 ; free physical = 449701 ; free virtual = 850285
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36023
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.703 ; gain = 461.621 ; free physical = 448936 ; free virtual = 849520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3979.469 ; gain = 1547.387 ; free physical = 447829 ; free virtual = 848433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3979.469 ; gain = 1547.387 ; free physical = 447872 ; free virtual = 848476
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:50 ; elapsed = 00:01:45 . Memory (MB): peak = 4616.176 ; gain = 2184.094 ; free physical = 434950 ; free virtual = 835575
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 160   
	   3 Input   10 Bit       Adders := 320   
	  11 Input   10 Bit       Adders := 80    
	   3 Input    5 Bit       Adders := 1520  
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 360   
+---XORs : 
	   2 Input      1 Bit         XORs := 4841  
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 2586  
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 242   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 180   
	                1 Bit    Registers := 5719  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   4 Input   10 Bit        Muxes := 1871  
	   3 Input   10 Bit        Muxes := 1169  
	   6 Input   10 Bit        Muxes := 380   
	   2 Input   10 Bit        Muxes := 2301  
	   7 Input   10 Bit        Muxes := 351   
	   8 Input   10 Bit        Muxes := 29    
	   2 Input    9 Bit        Muxes := 1290  
	   5 Input    9 Bit        Muxes := 380   
	   3 Input    8 Bit        Muxes := 380   
	   4 Input    8 Bit        Muxes := 380   
	   2 Input    8 Bit        Muxes := 380   
	   2 Input    7 Bit        Muxes := 384   
	   4 Input    7 Bit        Muxes := 380   
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 278   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 183   
	   2 Input    1 Bit        Muxes := 2260  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U10/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U10/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U50/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U50/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U130/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U130/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U170/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U170/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U410/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U410/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U410/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U650/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U650/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U650/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U690/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U690/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U690/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U730/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U730/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U730/tmp_product.
INFO: [Synth 8-3886] merging instance 'xor_ln143_1447_reg_171658_reg[0]' (FDE) to 'icmp_ln141_946_reg_159016_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1450_reg_171782_reg[0]' (FDE) to 'icmp_ln141_1060_reg_162190_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1409_reg_170833_reg[0]' (FDE) to 'icmp_ln141_944_reg_158960_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1143_reg_164501_reg[0]' (FDE) to 'icmp_ln141_930_reg_158514_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_922_reg_158272_reg[0]' (FDE) to 'xor_ln143_991_reg_160386_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_874_reg_156885_reg[0]' (FDE) to 'xor_ln143_761_reg_153521_reg[0]'
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U570/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U570/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U570/tmp_product.
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1310_reg_168427_reg[0]' (FDE) to 'xor_ln143_1114_reg_163980_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1296_reg_168144_reg[0]' (FDE) to 'xor_ln143_848_reg_156543_reg[0]'
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U530/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U530/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U530/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U490/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U490/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U490/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U450/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U450/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U450/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U770/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U770/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U770/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U610/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U610/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U610/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U330/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U330/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U330/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U250/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U250/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U370/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U370/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U370/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U290/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U290/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U290/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U210/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U210/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U90/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U90/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U90/tmp_product.
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_251124_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66726]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_251188_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66948]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_251262_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67080]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_251316_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67082]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_251430_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66359]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_251484_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66370]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_251534_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66437]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_251549_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66459]
WARNING: [Synth 8-6014] Unused sequential element tmp_28_reg_251574_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66492]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg_251579_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66503]
WARNING: [Synth 8-6014] Unused sequential element tmp_36_reg_251644_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66581]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_251649_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66592]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_251748_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66659]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_251812_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66681]
WARNING: [Synth 8-6014] Unused sequential element tmp_48_reg_251886_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66714]
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_252054_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66803]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_252108_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66814]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_252158_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66881]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_252173_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66903]
WARNING: [Synth 8-6014] Unused sequential element tmp_68_reg_252198_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66936]
WARNING: [Synth 8-6014] Unused sequential element tmp_76_reg_252268_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67025]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_252273_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67036]
WARNING: [Synth 8-6014] Unused sequential element tmp_86_reg_252446_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67065]
WARNING: [Synth 8-6014] Unused sequential element tmp_87_reg_252456_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67066]
WARNING: [Synth 8-6014] Unused sequential element tmp_106_reg_252807_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66289]
WARNING: [Synth 8-6014] Unused sequential element tmp_107_reg_252817_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66290]
WARNING: [Synth 8-6014] Unused sequential element tmp_163_reg_253620_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66352]
WARNING: [Synth 8-6014] Unused sequential element tmp_165_reg_253684_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66354]
WARNING: [Synth 8-6014] Unused sequential element tmp_167_reg_253704_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66356]
WARNING: [Synth 8-6014] Unused sequential element tmp_168_reg_253758_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66357]
WARNING: [Synth 8-6014] Unused sequential element tmp_169_reg_253812_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66358]
WARNING: [Synth 8-6014] Unused sequential element tmp_176_reg_253926_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66366]
WARNING: [Synth 8-6014] Unused sequential element tmp_177_reg_253980_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66367]
WARNING: [Synth 8-6014] Unused sequential element tmp_208_reg_254382_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66402]
WARNING: [Synth 8-6014] Unused sequential element tmp_216_reg_254550_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66411]
WARNING: [Synth 8-6014] Unused sequential element tmp_217_reg_254604_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66412]
WARNING: [Synth 8-6014] Unused sequential element tmp_228_reg_254694_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66424]
WARNING: [Synth 8-6014] Unused sequential element tmp_236_reg_254764_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66433]
WARNING: [Synth 8-6014] Unused sequential element tmp_237_reg_254769_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66434]
WARNING: [Synth 8-6014] Unused sequential element tmp_325_reg_256180_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66532]
WARNING: [Synth 8-6014] Unused sequential element tmp_345_reg_256541_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66554]
WARNING: [Synth 8-6014] Unused sequential element tmp_363_reg_256740_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66574]
WARNING: [Synth 8-6014] Unused sequential element tmp_383_reg_257150_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66596]
WARNING: [Synth 8-6014] Unused sequential element tmp_416_reg_257670_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66633]
WARNING: [Synth 8-6014] Unused sequential element tmp_436_reg_257884_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66655]
WARNING: [Synth 8-6014] Unused sequential element tmp_443_reg_257988_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66663]
WARNING: [Synth 8-6014] Unused sequential element tmp_445_reg_258052_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66665]
WARNING: [Synth 8-6014] Unused sequential element tmp_447_reg_258072_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66667]
WARNING: [Synth 8-6014] Unused sequential element tmp_448_reg_258126_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66668]
WARNING: [Synth 8-6014] Unused sequential element tmp_449_reg_258180_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66669]
WARNING: [Synth 8-6014] Unused sequential element tmp_456_reg_258294_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66677]
WARNING: [Synth 8-6014] Unused sequential element tmp_457_reg_258348_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66678]
WARNING: [Synth 8-6014] Unused sequential element tmp_463_reg_258398_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66685]
WARNING: [Synth 8-6014] Unused sequential element tmp_465_reg_258413_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66687]
WARNING: [Synth 8-6014] Unused sequential element tmp_467_reg_258433_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66689]
WARNING: [Synth 8-6014] Unused sequential element tmp_468_reg_258438_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66690]
WARNING: [Synth 8-6014] Unused sequential element tmp_469_reg_258443_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66691]
WARNING: [Synth 8-6014] Unused sequential element tmp_476_reg_258508_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66699]
WARNING: [Synth 8-6014] Unused sequential element tmp_477_reg_258513_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66700]
WARNING: [Synth 8-6014] Unused sequential element tmp_497_reg_258972_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66722]
WARNING: [Synth 8-6014] Unused sequential element tmp_517_reg_259137_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66745]
WARNING: [Synth 8-6014] Unused sequential element tmp_608_reg_260622_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66846]
WARNING: [Synth 8-6014] Unused sequential element tmp_628_reg_260934_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66868]
WARNING: [Synth 8-6014] Unused sequential element tmp_644_reg_261118_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66886]
WARNING: [Synth 8-6014] Unused sequential element tmp_664_reg_261528_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66908]
WARNING: [Synth 8-6014] Unused sequential element tmp_737_reg_262716_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66989]
WARNING: [Synth 8-6014] Unused sequential element tmp_757_reg_262881_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67011]
WARNING: [Synth 8-6014] Unused sequential element tmp_763_reg_262980_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67018]
WARNING: [Synth 8-6014] Unused sequential element tmp_765_reg_263044_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67020]
WARNING: [Synth 8-6014] Unused sequential element tmp_768_reg_263118_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67023]
WARNING: [Synth 8-6014] Unused sequential element tmp_769_reg_263172_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67024]
WARNING: [Synth 8-6014] Unused sequential element tmp_777_reg_263340_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67033]
WARNING: [Synth 8-6014] Unused sequential element tmp_96_reg_252678_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67076]
WARNING: [Synth 8-6014] Unused sequential element tmp_88_reg_252510_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67067]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_252436_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:67064]
WARNING: [Synth 8-6014] Unused sequential element tmp_116_reg_252892_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66300]
WARNING: [Synth 8-6014] Unused sequential element tmp_108_reg_252822_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66291]
WARNING: [Synth 8-6014] Unused sequential element tmp_105_reg_252797_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66288]
WARNING: [Synth 8-6014] Unused sequential element tmp_137_reg_253356_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66323]
WARNING: [Synth 8-6014] Unused sequential element tmp_136_reg_253302_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66322]
WARNING: [Synth 8-6014] Unused sequential element tmp_128_reg_253134_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66313]
WARNING: [Synth 8-6014] Unused sequential element tmp_129_reg_253188_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66314]
WARNING: [Synth 8-6014] Unused sequential element tmp_125_reg_253060_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66310]
WARNING: [Synth 8-6014] Unused sequential element tmp_123_reg_252996_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66308]
WARNING: [Synth 8-6014] Unused sequential element tmp_138_reg_253366_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66324]
WARNING: [Synth 8-6014] Unused sequential element tmp_127_reg_253080_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66312]
WARNING: [Synth 8-6014] Unused sequential element tmp_126_reg_253070_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66311]
WARNING: [Synth 8-6014] Unused sequential element tmp_157_reg_253521_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66345]
WARNING: [Synth 8-6014] Unused sequential element tmp_156_reg_253516_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66344]
WARNING: [Synth 8-6014] Unused sequential element tmp_148_reg_253446_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66335]
WARNING: [Synth 8-6014] Unused sequential element tmp_149_reg_253451_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66336]
WARNING: [Synth 8-6014] Unused sequential element tmp_145_reg_253421_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66332]
WARNING: [Synth 8-6014] Unused sequential element tmp_143_reg_253406_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66330]
WARNING: [Synth 8-6014] Unused sequential element tmp_158_reg_253531_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66346]
WARNING: [Synth 8-6014] Unused sequential element tmp_147_reg_253441_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66334]
WARNING: [Synth 8-6014] Unused sequential element tmp_146_reg_253431_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66333]
WARNING: [Synth 8-6014] Unused sequential element tmp_197_reg_254145_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66389]
WARNING: [Synth 8-6014] Unused sequential element tmp_196_reg_254140_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66388]
WARNING: [Synth 8-6014] Unused sequential element tmp_188_reg_254070_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66379]
WARNING: [Synth 8-6014] Unused sequential element tmp_189_reg_254075_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f2/conv-p20-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s.v:66380]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_82_reg_252441_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_83_reg_252451_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_101_reg_252802_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_102_reg_252812_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_159_reg_253699_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_425_reg_258067_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_444_reg_258428_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_612_reg_261113_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_631_reg_261523_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_132_reg_253361_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_121_reg_253075_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_120_reg_253065_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_151_reg_253526_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_140_reg_253436_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_139_reg_253426_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_171_reg_254000_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1892/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1892/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1892/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1892/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1892/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1892/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1892/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_178_reg_254060_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_177_reg_254050_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_190_reg_254165_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1912/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1912/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1912/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1912/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1912/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1912/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1912/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_209_reg_254624_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1932/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1932/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1932/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1932/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1932/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1932/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1932/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_228_reg_254789_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1952/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1952/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1952/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1952/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1952/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1952/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1952/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_247_reg_255248_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_266_reg_255413_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_270_reg_255497_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_268_reg_255433_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_267_reg_255423_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_285_reg_255872_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_289_reg_255907_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_287_reg_255892_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_286_reg_255882_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_474_reg_258977_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_463_reg_258691_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_462_reg_258681_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_493_reg_259142_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_482_reg_259052_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_481_reg_259042_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_619_reg_261315_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_618_reg_261305_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_620_reg_261325_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_638_reg_261578_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_637_reg_261568_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_639_reg_261588_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_646_reg_261653_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_657_reg_261939_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_656_reg_261929_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_658_reg_261949_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_665_reg_262112_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_676_reg_262202_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_675_reg_262192_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_677_reg_262212_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_740_reg_263345_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_729_reg_263059_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_728_reg_263049_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_741_reg_263360_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_759_reg_263510_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_748_reg_263420_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_747_reg_263410_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_669_reg_262147_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_667_reg_262132_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_666_reg_262122_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_650_reg_261737_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_648_reg_261673_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_647_reg_261663_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_600_reg_260954_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_599_reg_260944_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_601_reg_260964_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_581_reg_260691_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_580_reg_260681_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_582_reg_260701_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_437_reg_258368_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_447_reg_258448_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_449_reg_258468_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_418_reg_257909_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_428_reg_258185_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_430_reg_258205_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_258_reg_255338_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_257_reg_255328_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_259_reg_255348_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_251_reg_255283_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_249_reg_255268_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_248_reg_255258_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_239_reg_255075_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_238_reg_255065_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_240_reg_255085_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_232_reg_254873_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_230_reg_254809_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_229_reg_254799_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_213_reg_254659_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_211_reg_254644_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_210_reg_254634_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_194_reg_254249_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_192_reg_254185_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_191_reg_254175_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1914/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_175_reg_254035_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_173_reg_254020_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_172_reg_254010_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_152_reg_253541_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1872/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1872/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1872/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1872/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1872/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1872/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1872/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_156_reg_253625_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_154_reg_253561_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_153_reg_253551_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_95_reg_252752_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1812/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_99_reg_252787_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_97_reg_252772_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_96_reg_252762_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_76_reg_252293_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1792/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1792/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1792/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1792/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1792/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1792/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1792/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_80_reg_252377_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_78_reg_252313_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_77_reg_252303_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_23_reg_251539_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_21_reg_251524_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_20_reg_251514_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_4_reg_251129_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_2_reg_251065_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1_reg_251055_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_703_reg_262736_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_684_reg_262277_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_29_reg_251584_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_10_reg_251321_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_745_reg_263395_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_743_reg_263380_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_742_reg_263370_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_726_reg_262985_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_724_reg_262921_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_723_reg_262911_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_722_reg_262901_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_531_reg_259766_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_520_reg_259676_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_519_reg_259666_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_512_reg_259601_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_501_reg_259315_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_500_reg_259305_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_341_reg_256646_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_330_reg_256556_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_329_reg_256546_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_322_reg_256481_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_311_reg_256195_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_310_reg_256185_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_303_reg_256022_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_292_reg_255932_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_291_reg_255922_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_284_reg_255857_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_273_reg_255571_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_272_reg_255561_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_265_reg_255398_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_254_reg_255308_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_253_reg_255298_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_246_reg_255233_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_235_reg_254947_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_234_reg_254937_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_227_reg_254774_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_216_reg_254684_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_215_reg_254674_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_208_reg_254609_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_197_reg_254323_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_196_reg_254313_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_137_reg_253411_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_135_reg_253396_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_134_reg_253386_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_133_reg_253376_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1852/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1852/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1852/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1852/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1852/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1852/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1852/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_118_reg_253001_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_116_reg_252937_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_115_reg_252927_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_114_reg_252917_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1832/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1832/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1832/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1832/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1832/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1832/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1832/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_75_reg_252278_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_64_reg_252188_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_63_reg_252178_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_61_reg_252163_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_59_reg_252148_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_58_reg_252138_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_57_reg_252128_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1772/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1772/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1772/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1772/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1772/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1772/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1772/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_56_reg_252113_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_45_reg_251827_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_44_reg_251817_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_42_reg_251753_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_40_reg_251689_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_39_reg_251679_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_38_reg_251669_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1752/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1752/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1752/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1752/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1752/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1752/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1752/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_37_reg_251654_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_26_reg_251564_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_25_reg_251554_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_19_reg_251504_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1732/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1732/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1732/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1732/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1732/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1732/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1732/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_18_reg_251489_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_7_reg_251203_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_6_reg_251193_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_reg_251045_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1712/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1712/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1712/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1712/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1712/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1712/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1712/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_629_reg_261508_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_628_reg_261498_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_610_reg_261049_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_609_reg_261039_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_455_reg_258518_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_443_reg_258418_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_436_reg_258353_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_424_reg_258057_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_189_reg_254150_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_170_reg_253985_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_158_reg_253689_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_113_reg_252902_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_94_reg_252737_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_683_reg_262262_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_672_reg_262172_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_671_reg_262162_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_678_reg_262222_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_680_reg_262242_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_679_reg_262232_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_664_reg_262097_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_653_reg_261811_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_652_reg_261801_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_659_reg_261959_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_661_reg_261979_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_660_reg_261969_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_645_reg_261638_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_634_reg_261548_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_633_reg_261538_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_627_reg_261488_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_640_reg_261598_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_642_reg_261618_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_641_reg_261608_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_626_reg_261473_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_615_reg_261187_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_614_reg_261177_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_608_reg_261029_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_621_reg_261335_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_623_reg_261355_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_622_reg_261345_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_602_reg_260974_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_604_reg_260994_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_603_reg_260984_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_589_reg_260864_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_583_reg_260711_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_585_reg_260731_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_584_reg_260721_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_570_reg_260405_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_555_reg_260275_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_553_reg_260260_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_552_reg_260250_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_536_reg_259865_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_534_reg_259801_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_533_reg_259791_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_450_reg_258478_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_452_reg_258498_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_451_reg_258488_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_431_reg_258215_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_433_reg_258235_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_432_reg_258225_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_379_reg_257270_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_368_reg_257180_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_367_reg_257170_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_361_reg_257120_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_374_reg_257230_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_376_reg_257250_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_375_reg_257240_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_360_reg_257105_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_349_reg_256819_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_348_reg_256809_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_355_reg_256967_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_357_reg_256987_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_356_reg_256977_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_336_reg_256606_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_338_reg_256626_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_337_reg_256616_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_317_reg_256343_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_319_reg_256363_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_318_reg_256353_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_298_reg_255982_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_300_reg_256002_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_299_reg_255992_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_279_reg_255719_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_281_reg_255739_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_280_reg_255729_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_260_reg_255358_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_262_reg_255378_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_261_reg_255368_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_241_reg_255095_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_243_reg_255115_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_242_reg_255105_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_222_reg_254734_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_224_reg_254754_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_223_reg_254744_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_203_reg_254471_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_205_reg_254491_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_204_reg_254481_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_146_reg_253486_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_148_reg_253506_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_147_reg_253496_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_127_reg_253223_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_129_reg_253243_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_128_reg_253233_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_70_reg_252238_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_72_reg_252258_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_71_reg_252248_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_51_reg_251975_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_53_reg_251995_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_52_reg_251985_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_32_reg_251614_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_34_reg_251634_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_33_reg_251624_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_13_reg_251351_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_15_reg_251371_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_14_reg_251361_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_551_reg_260240_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_532_reg_259781_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_342_reg_256661_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_513_reg_259616_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_517_reg_259651_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_515_reg_259636_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_514_reg_259626_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_524_reg_259706_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_523_reg_259696_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_525_reg_259716_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_494_reg_259157_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_498_reg_259241_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_496_reg_259177_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_495_reg_259167_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_505_reg_259443_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_504_reg_259433_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_506_reg_259453_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_475_reg_258992_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_479_reg_259027_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_477_reg_259012_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_476_reg_259002_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_486_reg_259082_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_485_reg_259072_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_487_reg_259092_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_456_reg_258533_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_460_reg_258617_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_458_reg_258553_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_457_reg_258543_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_467_reg_258819_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_466_reg_258809_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_468_reg_258829_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_441_reg_258403_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_439_reg_258388_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_438_reg_258378_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_422_reg_257993_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_420_reg_257929_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_419_reg_257919_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_380_reg_257285_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_365_reg_257155_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_363_reg_257140_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_362_reg_257130_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_372_reg_257210_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_371_reg_257200_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_373_reg_257220_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_346_reg_256745_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_344_reg_256681_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_343_reg_256671_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_353_reg_256947_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_352_reg_256937_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_354_reg_256957_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_323_reg_256496_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_327_reg_256531_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_325_reg_256516_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_324_reg_256506_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_334_reg_256586_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_333_reg_256576_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_335_reg_256596_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_304_reg_256037_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_308_reg_256121_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_306_reg_256057_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_305_reg_256047_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_315_reg_256323_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_314_reg_256313_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_316_reg_256333_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_296_reg_255962_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_295_reg_255952_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_297_reg_255972_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_277_reg_255699_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_276_reg_255689_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_278_reg_255709_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_220_reg_254714_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_219_reg_254704_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_221_reg_254724_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_201_reg_254451_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_200_reg_254441_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_202_reg_254461_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_144_reg_253466_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_143_reg_253456_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_145_reg_253476_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_125_reg_253203_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_124_reg_253193_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_126_reg_253213_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_68_reg_252218_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_67_reg_252208_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_69_reg_252228_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_49_reg_251955_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_48_reg_251945_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_50_reg_251965_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_448_reg_258458_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_429_reg_258195_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_399_reg_257744_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_31_reg_251604_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_30_reg_251594_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_12_reg_251341_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_11_reg_251331_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_752_reg_263450_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_751_reg_263440_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_753_reg_263460_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_754_reg_263470_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_756_reg_263490_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_755_reg_263480_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_733_reg_263187_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_732_reg_263177_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_734_reg_263197_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_735_reg_263207_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_737_reg_263227_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_736_reg_263217_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_716_reg_262846_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_718_reg_262866_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_717_reg_262856_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_707_reg_262771_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_705_reg_262756_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_704_reg_262746_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_714_reg_262826_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_713_reg_262816_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_715_reg_262836_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_721_reg_262886_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_710_reg_262796_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_709_reg_262786_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_697_reg_262583_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_699_reg_262603_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_698_reg_262593_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_688_reg_262361_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_686_reg_262297_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_685_reg_262287_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_695_reg_262563_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_694_reg_262553_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_696_reg_262573_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_702_reg_262721_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_691_reg_262435_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_690_reg_262425_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_607_reg_261014_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_596_reg_260924_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_595_reg_260914_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_593_reg_260899_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_591_reg_260884_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_590_reg_260874_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_588_reg_260849_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_577_reg_260563_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_576_reg_260553_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_574_reg_260489_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_572_reg_260425_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_571_reg_260415_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_564_reg_260350_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_566_reg_260370_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_565_reg_260360_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_562_reg_260330_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_561_reg_260320_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_563_reg_260340_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_569_reg_260390_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_558_reg_260300_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_557_reg_260290_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_545_reg_260087_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_547_reg_260107_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_546_reg_260097_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x174).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_543_reg_260067_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_542_reg_260057_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_544_reg_260077_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_550_reg_260225_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_539_reg_259939_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_538_reg_259929_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_526_reg_259726_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_528_reg_259746_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_527_reg_259736_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_507_reg_259463_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_509_reg_259483_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_508_reg_259473_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_488_reg_259102_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_490_reg_259122_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_489_reg_259112_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_469_reg_258839_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_471_reg_258859_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_470_reg_258849_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_412_reg_257854_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_414_reg_257874_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_413_reg_257864_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0xa6).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_403_reg_257779_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_401_reg_257764_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_400_reg_257754_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_410_reg_257834_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_409_reg_257824_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_411_reg_257844_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_417_reg_257894_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_406_reg_257804_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_405_reg_257794_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_393_reg_257591_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_395_reg_257611_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_394_reg_257601_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_384_reg_257369_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_382_reg_257305_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_381_reg_257295_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_391_reg_257571_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_390_reg_257561_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_392_reg_257581_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_398_reg_257729_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_387_reg_257443_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_386_reg_257433_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_182_reg_254090_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_181_reg_254080_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_183_reg_254100_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_184_reg_254110_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_186_reg_254130_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_185_reg_254120_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_163_reg_253827_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_162_reg_253817_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_164_reg_253837_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_165_reg_253847_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_167_reg_253867_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_166_reg_253857_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_106_reg_252842_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_105_reg_252832_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_107_reg_252852_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_108_reg_252862_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_110_reg_252882_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_109_reg_252872_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_87_reg_252579_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_86_reg_252569_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_88_reg_252589_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_89_reg_252599_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_91_reg_252619_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_90_reg_252609_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O302[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O302[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O305[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O305[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O308[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O308[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O311[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O311[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O314[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O314[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O317[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O317[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O320[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O320[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O323[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O323[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O326[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O326[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O329[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O329[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O332[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O332[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O335[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O335[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O338[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O338[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O341[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O341[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O344[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O344[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O347[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O347[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O350[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O350[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O353[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O353[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O356[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O356[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O359[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O359[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O362[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O362[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O365[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O365[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O368[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O368[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O371[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O371[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O374[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O374[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O377[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O377[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O380[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O380[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O383[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O383[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O386[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O386[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O389[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O389[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O392[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O392[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O395[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O395[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O398[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O398[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O401[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O401[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O404[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O404[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O407[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O407[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O410[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O410[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O413[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O413[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O416[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O416[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8643_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8723_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8723_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8643_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8723_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8643_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8723_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8643_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8768_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_reg_8758_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_reg_8758_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_reg_8748_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_reg_8748_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_reg_8738_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_reg_8738_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_reg_8728_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_reg_8728_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_reg_8718_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_reg_8718_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8708_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_reg_8788_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8708_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_reg_8778_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8708_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8708_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_reg_8698_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_reg_8698_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_reg_8688_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_reg_8688_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_reg_8678_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_reg_8678_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_reg_8668_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_reg_8668_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_reg_8658_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_reg_8658_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_reg_8648_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_reg_8648_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i139_i_i_reg_8638_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_i139_i_i_reg_8638_reg[9] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i_i_reg_8628_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i_i_reg_8618_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i_i_reg_8618_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i_i_reg_8608_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i_i_reg_8608_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i_i_reg_8598_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i_i_reg_8598_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i_i_reg_8588_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i_i_reg_8588_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i_i_reg_8578_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_i_i_i_reg_8578_reg[9] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/reg_2746_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/reg_2746_reg[5]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/reg_2746_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/reg_2746_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/reg_2746_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/reg_2746_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/reg_2740_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/reg_2728_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\reg_2728_reg[9] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_reg_8808_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_reg_8798_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_reg_8798_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_20_fu_1368_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_19_fu_1364_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_18_fu_1360_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_17_fu_1356_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_16_fu_1352_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_15_fu_1348_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_14_fu_1344_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_13_fu_1340_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_12_fu_1336_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_11_fu_1332_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_10_fu_1328_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_9_fu_1324_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_8_fu_1320_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_7_fu_1316_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_6_fu_1312_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_5_fu_1308_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_4_fu_1304_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_3_fu_1300_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_2_fu_1296_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_1_fu_1292_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_19_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_18_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_17_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_16_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_15_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9]' (FDE) to 'sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_19_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9]' (FDE) to 'sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_18_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3886] merging instance 'sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9]' (FDE) to 'sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_17_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_16_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_15_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:52 ; elapsed = 00:04:31 . Memory (MB): peak = 4768.414 ; gain = 2336.332 ; free physical = 431526 ; free virtual = 832341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*(B:0x174) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*(B:0xa6)  | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:25 ; elapsed = 00:07:05 . Memory (MB): peak = 4867.203 ; gain = 2435.121 ; free physical = 431189 ; free virtual = 832261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:49 ; elapsed = 00:07:39 . Memory (MB): peak = 4879.129 ; gain = 2447.047 ; free physical = 428910 ; free virtual = 830056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:27 ; elapsed = 00:08:18 . Memory (MB): peak = 5045.621 ; gain = 2613.539 ; free physical = 428637 ; free virtual = 829963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:28 ; elapsed = 00:08:20 . Memory (MB): peak = 5045.621 ; gain = 2613.539 ; free physical = 428631 ; free virtual = 829957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:24 ; elapsed = 00:09:15 . Memory (MB): peak = 5045.621 ; gain = 2613.539 ; free physical = 428603 ; free virtual = 829929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:45 ; elapsed = 00:09:37 . Memory (MB): peak = 5045.621 ; gain = 2613.539 ; free physical = 428609 ; free virtual = 829936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:51 ; elapsed = 00:09:42 . Memory (MB): peak = 5045.621 ; gain = 2613.539 ; free physical = 428601 ; free virtual = 829927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:56 ; elapsed = 00:09:48 . Memory (MB): peak = 5045.621 ; gain = 2613.539 ; free physical = 428563 ; free virtual = 829889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB1 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB4 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB3 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB0 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB5 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s__GB2 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |BUFG            |      1|
|2     |CARRY8          |  17120|
|3     |DSP48E2         |    745|
|4     |DSP_ALU         |     75|
|5     |DSP_A_B_DATA    |     75|
|6     |DSP_C_DATA      |     75|
|7     |DSP_MULTIPLIER  |     75|
|8     |DSP_M_DATA      |     75|
|9     |DSP_OUTPUT      |     75|
|10    |DSP_PREADD      |     75|
|11    |DSP_PREADD_DATA |     75|
|12    |LUT1            |   3705|
|13    |LUT2            |  51308|
|14    |LUT3            |  29933|
|15    |LUT4            |  53802|
|16    |LUT5            |  11822|
|17    |LUT6            | 124574|
|18    |MUXF7           |     14|
|19    |FDRE            |  16784|
|20    |FDSE            |    543|
|21    |IBUF            |   1004|
|22    |OBUF            |    443|
+------+----------------+-------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                                                                                                                   |Cells  |
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                                                                                                                         | 312398|
|2     |  Block_entry28_proc_U0                                              |hls_dummy_Block_entry28_proc                                                                                                                                             |    400|
|3     |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w10_d2_S                                                                                                                                                  |   2460|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3546                                                                                                                                    |   2448|
|5     |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w10_d2_S_0                                                                                                                                                |     80|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3545                                                                                                                                    |     70|
|7     |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w10_d2_S_1                                                                                                                                                |   2649|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3544                                                                                                                                    |   2638|
|9     |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w10_d2_S_2                                                                                                                                                |     79|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3543                                                                                                                                    |     70|
|11    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w10_d2_S_3                                                                                                                                                |   2662|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3542                                                                                                                                    |   2650|
|13    |  sparse_arr_feat_conv1_out_15_U                                     |hls_dummy_fifo_w10_d2_S_4                                                                                                                                                |     79|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3541                                                                                                                                    |     70|
|15    |  sparse_arr_feat_conv1_out_16_U                                     |hls_dummy_fifo_w10_d2_S_5                                                                                                                                                |   2456|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3540                                                                                                                                    |   2445|
|17    |  sparse_arr_feat_conv1_out_17_U                                     |hls_dummy_fifo_w10_d2_S_6                                                                                                                                                |     80|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3539                                                                                                                                    |     70|
|19    |  sparse_arr_feat_conv1_out_18_U                                     |hls_dummy_fifo_w10_d2_S_7                                                                                                                                                |   2497|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3538                                                                                                                                    |   2487|
|21    |  sparse_arr_feat_conv1_out_19_U                                     |hls_dummy_fifo_w10_d2_S_8                                                                                                                                                |     81|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3537                                                                                                                                    |     70|
|23    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w10_d2_S_9                                                                                                                                                |     79|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3536                                                                                                                                    |     69|
|25    |  sparse_arr_feat_conv1_out_20_U                                     |hls_dummy_fifo_w10_d2_S_10                                                                                                                                               |   2553|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3535                                                                                                                                    |   2542|
|27    |  sparse_arr_feat_conv1_out_21_U                                     |hls_dummy_fifo_w10_d2_S_11                                                                                                                                               |     81|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3534                                                                                                                                    |     70|
|29    |  sparse_arr_feat_conv1_out_22_U                                     |hls_dummy_fifo_w10_d2_S_12                                                                                                                                               |   2621|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3533                                                                                                                                    |   2611|
|31    |  sparse_arr_feat_conv1_out_23_U                                     |hls_dummy_fifo_w10_d2_S_13                                                                                                                                               |     79|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3532                                                                                                                                    |     70|
|33    |  sparse_arr_feat_conv1_out_24_U                                     |hls_dummy_fifo_w10_d2_S_14                                                                                                                                               |   2535|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3531                                                                                                                                    |   2525|
|35    |  sparse_arr_feat_conv1_out_25_U                                     |hls_dummy_fifo_w10_d2_S_15                                                                                                                                               |     80|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3530                                                                                                                                    |     70|
|37    |  sparse_arr_feat_conv1_out_26_U                                     |hls_dummy_fifo_w10_d2_S_16                                                                                                                                               |   2580|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3529                                                                                                                                    |   2569|
|39    |  sparse_arr_feat_conv1_out_27_U                                     |hls_dummy_fifo_w10_d2_S_17                                                                                                                                               |     80|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3528                                                                                                                                    |     70|
|41    |  sparse_arr_feat_conv1_out_28_U                                     |hls_dummy_fifo_w10_d2_S_18                                                                                                                                               |   2601|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3527                                                                                                                                    |   2590|
|43    |  sparse_arr_feat_conv1_out_29_U                                     |hls_dummy_fifo_w10_d2_S_19                                                                                                                                               |     83|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3526                                                                                                                                    |     70|
|45    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w10_d2_S_20                                                                                                                                               |   2722|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3525                                                                                                                                    |   2713|
|47    |  sparse_arr_feat_conv1_out_30_U                                     |hls_dummy_fifo_w10_d2_S_21                                                                                                                                               |   2541|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3524                                                                                                                                    |   2531|
|49    |  sparse_arr_feat_conv1_out_31_U                                     |hls_dummy_fifo_w10_d2_S_22                                                                                                                                               |     81|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3523                                                                                                                                    |     70|
|51    |  sparse_arr_feat_conv1_out_32_U                                     |hls_dummy_fifo_w10_d2_S_23                                                                                                                                               |   2750|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3522                                                                                                                                    |   2740|
|53    |  sparse_arr_feat_conv1_out_33_U                                     |hls_dummy_fifo_w10_d2_S_24                                                                                                                                               |     80|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3521                                                                                                                                    |     70|
|55    |  sparse_arr_feat_conv1_out_34_U                                     |hls_dummy_fifo_w10_d2_S_25                                                                                                                                               |   2738|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3520                                                                                                                                    |   2728|
|57    |  sparse_arr_feat_conv1_out_35_U                                     |hls_dummy_fifo_w10_d2_S_26                                                                                                                                               |     80|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3519                                                                                                                                    |     70|
|59    |  sparse_arr_feat_conv1_out_36_U                                     |hls_dummy_fifo_w10_d2_S_27                                                                                                                                               |   2335|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3518                                                                                                                                    |   2326|
|61    |  sparse_arr_feat_conv1_out_37_U                                     |hls_dummy_fifo_w10_d2_S_28                                                                                                                                               |     79|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3517                                                                                                                                    |     70|
|63    |  sparse_arr_feat_conv1_out_38_U                                     |hls_dummy_fifo_w10_d2_S_29                                                                                                                                               |   2394|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3516                                                                                                                                    |   2382|
|65    |  sparse_arr_feat_conv1_out_39_U                                     |hls_dummy_fifo_w10_d2_S_30                                                                                                                                               |     79|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3515                                                                                                                                    |     70|
|67    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w10_d2_S_31                                                                                                                                               |     79|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3514                                                                                                                                    |     70|
|69    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w10_d2_S_32                                                                                                                                               |   2609|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3513                                                                                                                                    |   2599|
|71    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w10_d2_S_33                                                                                                                                               |     80|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3512                                                                                                                                    |     70|
|73    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w10_d2_S_34                                                                                                                                               |   2511|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3511                                                                                                                                    |   2502|
|75    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w10_d2_S_35                                                                                                                                               |     79|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3510                                                                                                                                    |     70|
|77    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w10_d2_S_36                                                                                                                                               |   2715|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3509                                                                                                                                    |   2705|
|79    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w10_d2_S_37                                                                                                                                               |     81|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3508                                                                                                                                    |     70|
|81    |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w10_d2_S_38                                                                                                                                               |   2702|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3507                                                                                                                                    |   2692|
|83    |  sparse_arr_feat_conv2_out_10_U                                     |hls_dummy_fifo_w10_d2_S_39                                                                                                                                               |     51|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3506                                                                                                                                    |     41|
|85    |  sparse_arr_feat_conv2_out_11_U                                     |hls_dummy_fifo_w10_d2_S_40                                                                                                                                               |     50|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3505                                                                                                                                    |     41|
|87    |  sparse_arr_feat_conv2_out_12_U                                     |hls_dummy_fifo_w10_d2_S_41                                                                                                                                               |     55|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3504                                                                                                                                    |     41|
|89    |  sparse_arr_feat_conv2_out_13_U                                     |hls_dummy_fifo_w10_d2_S_42                                                                                                                                               |     52|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3503                                                                                                                                    |     41|
|91    |  sparse_arr_feat_conv2_out_14_U                                     |hls_dummy_fifo_w10_d2_S_43                                                                                                                                               |     50|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3502                                                                                                                                    |     41|
|93    |  sparse_arr_feat_conv2_out_15_U                                     |hls_dummy_fifo_w10_d2_S_44                                                                                                                                               |     51|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3501                                                                                                                                    |     41|
|95    |  sparse_arr_feat_conv2_out_16_U                                     |hls_dummy_fifo_w10_d2_S_45                                                                                                                                               |     50|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3500                                                                                                                                    |     41|
|97    |  sparse_arr_feat_conv2_out_17_U                                     |hls_dummy_fifo_w10_d2_S_46                                                                                                                                               |     52|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3499                                                                                                                                    |     41|
|99    |  sparse_arr_feat_conv2_out_18_U                                     |hls_dummy_fifo_w10_d2_S_47                                                                                                                                               |     52|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3498                                                                                                                                    |     41|
|101   |  sparse_arr_feat_conv2_out_19_U                                     |hls_dummy_fifo_w10_d2_S_48                                                                                                                                               |     51|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3497                                                                                                                                    |     41|
|103   |  sparse_arr_feat_conv2_out_1_U                                      |hls_dummy_fifo_w10_d2_S_49                                                                                                                                               |     50|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3496                                                                                                                                    |     41|
|105   |  sparse_arr_feat_conv2_out_20_U                                     |hls_dummy_fifo_w10_d2_S_50                                                                                                                                               |     50|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3495                                                                                                                                    |     41|
|107   |  sparse_arr_feat_conv2_out_21_U                                     |hls_dummy_fifo_w10_d2_S_51                                                                                                                                               |     51|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3494                                                                                                                                    |     41|
|109   |  sparse_arr_feat_conv2_out_22_U                                     |hls_dummy_fifo_w10_d2_S_52                                                                                                                                               |     52|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3493                                                                                                                                    |     41|
|111   |  sparse_arr_feat_conv2_out_23_U                                     |hls_dummy_fifo_w10_d2_S_53                                                                                                                                               |     51|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3492                                                                                                                                    |     41|
|113   |  sparse_arr_feat_conv2_out_24_U                                     |hls_dummy_fifo_w10_d2_S_54                                                                                                                                               |     53|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3491                                                                                                                                    |     41|
|115   |  sparse_arr_feat_conv2_out_25_U                                     |hls_dummy_fifo_w10_d2_S_55                                                                                                                                               |     50|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3490                                                                                                                                    |     41|
|117   |  sparse_arr_feat_conv2_out_26_U                                     |hls_dummy_fifo_w10_d2_S_56                                                                                                                                               |     51|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3489                                                                                                                                    |     41|
|119   |  sparse_arr_feat_conv2_out_27_U                                     |hls_dummy_fifo_w10_d2_S_57                                                                                                                                               |     51|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3488                                                                                                                                    |     41|
|121   |  sparse_arr_feat_conv2_out_28_U                                     |hls_dummy_fifo_w10_d2_S_58                                                                                                                                               |     51|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3487                                                                                                                                    |     41|
|123   |  sparse_arr_feat_conv2_out_29_U                                     |hls_dummy_fifo_w10_d2_S_59                                                                                                                                               |     50|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3486                                                                                                                                    |     41|
|125   |  sparse_arr_feat_conv2_out_2_U                                      |hls_dummy_fifo_w10_d2_S_60                                                                                                                                               |     51|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3485                                                                                                                                    |     41|
|127   |  sparse_arr_feat_conv2_out_30_U                                     |hls_dummy_fifo_w10_d2_S_61                                                                                                                                               |     50|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3484                                                                                                                                    |     41|
|129   |  sparse_arr_feat_conv2_out_31_U                                     |hls_dummy_fifo_w10_d2_S_62                                                                                                                                               |     52|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3483                                                                                                                                    |     41|
|131   |  sparse_arr_feat_conv2_out_32_U                                     |hls_dummy_fifo_w10_d2_S_63                                                                                                                                               |     51|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3482                                                                                                                                    |     41|
|133   |  sparse_arr_feat_conv2_out_33_U                                     |hls_dummy_fifo_w10_d2_S_64                                                                                                                                               |     51|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3481                                                                                                                                    |     41|
|135   |  sparse_arr_feat_conv2_out_34_U                                     |hls_dummy_fifo_w10_d2_S_65                                                                                                                                               |     52|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3480                                                                                                                                    |     41|
|137   |  sparse_arr_feat_conv2_out_35_U                                     |hls_dummy_fifo_w10_d2_S_66                                                                                                                                               |     50|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3479                                                                                                                                    |     41|
|139   |  sparse_arr_feat_conv2_out_36_U                                     |hls_dummy_fifo_w10_d2_S_67                                                                                                                                               |     52|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3478                                                                                                                                    |     41|
|141   |  sparse_arr_feat_conv2_out_37_U                                     |hls_dummy_fifo_w10_d2_S_68                                                                                                                                               |     51|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3477                                                                                                                                    |     41|
|143   |  sparse_arr_feat_conv2_out_38_U                                     |hls_dummy_fifo_w10_d2_S_69                                                                                                                                               |     50|
|144   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3476                                                                                                                                    |     41|
|145   |  sparse_arr_feat_conv2_out_39_U                                     |hls_dummy_fifo_w10_d2_S_70                                                                                                                                               |     50|
|146   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3475                                                                                                                                    |     41|
|147   |  sparse_arr_feat_conv2_out_3_U                                      |hls_dummy_fifo_w10_d2_S_71                                                                                                                                               |     51|
|148   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3474                                                                                                                                    |     41|
|149   |  sparse_arr_feat_conv2_out_4_U                                      |hls_dummy_fifo_w10_d2_S_72                                                                                                                                               |     51|
|150   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3473                                                                                                                                    |     41|
|151   |  sparse_arr_feat_conv2_out_5_U                                      |hls_dummy_fifo_w10_d2_S_73                                                                                                                                               |     50|
|152   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3472                                                                                                                                    |     41|
|153   |  sparse_arr_feat_conv2_out_6_U                                      |hls_dummy_fifo_w10_d2_S_74                                                                                                                                               |     51|
|154   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3471                                                                                                                                    |     41|
|155   |  sparse_arr_feat_conv2_out_7_U                                      |hls_dummy_fifo_w10_d2_S_75                                                                                                                                               |     51|
|156   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3470                                                                                                                                    |     41|
|157   |  sparse_arr_feat_conv2_out_8_U                                      |hls_dummy_fifo_w10_d2_S_76                                                                                                                                               |     52|
|158   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3469                                                                                                                                    |     41|
|159   |  sparse_arr_feat_conv2_out_9_U                                      |hls_dummy_fifo_w10_d2_S_77                                                                                                                                               |     50|
|160   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3468                                                                                                                                    |     41|
|161   |  sparse_arr_feat_conv2_out_U                                        |hls_dummy_fifo_w10_d2_S_78                                                                                                                                               |     50|
|162   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3467                                                                                                                                    |     41|
|163   |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S_79                                                                                                                                               |   2572|
|164   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3466                                                                                                                                    |   2562|
|165   |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_80                                                                                                                                               |   2495|
|166   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3465                                                                                                                                    |   2486|
|167   |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_81                                                                                                                                               |   2495|
|168   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3464                                                                                                                                    |   2486|
|169   |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_82                                                                                                                                               |   2336|
|170   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3463                                                                                                                                    |   2324|
|171   |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_83                                                                                                                                               |   2360|
|172   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3462                                                                                                                                    |   2351|
|173   |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_84                                                                                                                                               |   2414|
|174   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3461                                                                                                                                    |   2405|
|175   |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_85                                                                                                                                               |   2374|
|176   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3460                                                                                                                                    |   2365|
|177   |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_86                                                                                                                                               |   2470|
|178   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3459                                                                                                                                    |   2461|
|179   |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_87                                                                                                                                               |   2501|
|180   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3458                                                                                                                                    |   2492|
|181   |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_88                                                                                                                                               |   2282|
|182   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3457                                                                                                                                    |   2273|
|183   |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_89                                                                                                                                               |   2224|
|184   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3456                                                                                                                                    |   2213|
|185   |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_90                                                                                                                                               |   2468|
|186   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3455                                                                                                                                    |   2459|
|187   |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_91                                                                                                                                               |   2426|
|188   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3454                                                                                                                                    |   2415|
|189   |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_92                                                                                                                                               |   2335|
|190   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3453                                                                                                                                    |   2326|
|191   |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_93                                                                                                                                               |   2496|
|192   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3452                                                                                                                                    |   2487|
|193   |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_94                                                                                                                                               |   2391|
|194   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3451                                                                                                                                    |   2381|
|195   |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_95                                                                                                                                               |   2443|
|196   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3450                                                                                                                                    |   2432|
|197   |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_96                                                                                                                                               |   2452|
|198   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3449                                                                                                                                    |   2443|
|199   |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_97                                                                                                                                               |   2592|
|200   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3448                                                                                                                                    |   2583|
|201   |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_98                                                                                                                                               |   2067|
|202   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                                                                                                                         |   2058|
|203   |  sparse_arr_hash_reduce_out_10_c22_channel_U                        |hls_dummy_fifo_w4_d2_S                                                                                                                                                   |    177|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3447                                                                                                                                     |    168|
|205   |  sparse_arr_hash_reduce_out_10_c_U                                  |hls_dummy_fifo_w4_d2_S_99                                                                                                                                                |    147|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3446                                                                                                                                     |    138|
|207   |  sparse_arr_hash_reduce_out_11_c23_channel_U                        |hls_dummy_fifo_w4_d2_S_100                                                                                                                                               |    184|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3445                                                                                                                                     |    175|
|209   |  sparse_arr_hash_reduce_out_11_c_U                                  |hls_dummy_fifo_w4_d2_S_101                                                                                                                                               |    136|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3444                                                                                                                                     |    127|
|211   |  sparse_arr_hash_reduce_out_12_c24_channel_U                        |hls_dummy_fifo_w4_d2_S_102                                                                                                                                               |    155|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3443                                                                                                                                     |    146|
|213   |  sparse_arr_hash_reduce_out_12_c_U                                  |hls_dummy_fifo_w4_d2_S_103                                                                                                                                               |    125|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3442                                                                                                                                     |    115|
|215   |  sparse_arr_hash_reduce_out_13_c25_channel_U                        |hls_dummy_fifo_w4_d2_S_104                                                                                                                                               |    135|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3441                                                                                                                                     |    126|
|217   |  sparse_arr_hash_reduce_out_13_c_U                                  |hls_dummy_fifo_w4_d2_S_105                                                                                                                                               |    153|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3440                                                                                                                                     |    144|
|219   |  sparse_arr_hash_reduce_out_14_c26_channel_U                        |hls_dummy_fifo_w4_d2_S_106                                                                                                                                               |    166|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3439                                                                                                                                     |    156|
|221   |  sparse_arr_hash_reduce_out_14_c_U                                  |hls_dummy_fifo_w4_d2_S_107                                                                                                                                               |    105|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3438                                                                                                                                     |     96|
|223   |  sparse_arr_hash_reduce_out_15_c27_channel_U                        |hls_dummy_fifo_w4_d2_S_108                                                                                                                                               |    154|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3437                                                                                                                                     |    144|
|225   |  sparse_arr_hash_reduce_out_15_c_U                                  |hls_dummy_fifo_w4_d2_S_109                                                                                                                                               |    126|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3436                                                                                                                                     |    116|
|227   |  sparse_arr_hash_reduce_out_16_c28_channel_U                        |hls_dummy_fifo_w4_d2_S_110                                                                                                                                               |    193|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3435                                                                                                                                     |    184|
|229   |  sparse_arr_hash_reduce_out_16_c_U                                  |hls_dummy_fifo_w4_d2_S_111                                                                                                                                               |    125|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3434                                                                                                                                     |    116|
|231   |  sparse_arr_hash_reduce_out_17_c29_channel_U                        |hls_dummy_fifo_w4_d2_S_112                                                                                                                                               |    178|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3433                                                                                                                                     |    169|
|233   |  sparse_arr_hash_reduce_out_17_c_U                                  |hls_dummy_fifo_w4_d2_S_113                                                                                                                                               |    126|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3432                                                                                                                                     |    117|
|235   |  sparse_arr_hash_reduce_out_18_c30_channel_U                        |hls_dummy_fifo_w4_d2_S_114                                                                                                                                               |    206|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3431                                                                                                                                     |    196|
|237   |  sparse_arr_hash_reduce_out_18_c_U                                  |hls_dummy_fifo_w4_d2_S_115                                                                                                                                               |     97|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3430                                                                                                                                     |     88|
|239   |  sparse_arr_hash_reduce_out_19_c31_channel_U                        |hls_dummy_fifo_w4_d2_S_116                                                                                                                                               |    200|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3429                                                                                                                                     |    190|
|241   |  sparse_arr_hash_reduce_out_19_c_U                                  |hls_dummy_fifo_w4_d2_S_117                                                                                                                                               |    109|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3428                                                                                                                                     |    100|
|243   |  sparse_arr_hash_reduce_out_1_c13_channel_U                         |hls_dummy_fifo_w4_d2_S_118                                                                                                                                               |    150|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3427                                                                                                                                     |    141|
|245   |  sparse_arr_hash_reduce_out_1_c_U                                   |hls_dummy_fifo_w4_d2_S_119                                                                                                                                               |    145|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3426                                                                                                                                     |    136|
|247   |  sparse_arr_hash_reduce_out_20_c32_channel_U                        |hls_dummy_fifo_w4_d2_S_120                                                                                                                                               |    135|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3425                                                                                                                                     |    126|
|249   |  sparse_arr_hash_reduce_out_20_c_U                                  |hls_dummy_fifo_w4_d2_S_121                                                                                                                                               |    147|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3424                                                                                                                                     |    137|
|251   |  sparse_arr_hash_reduce_out_21_c33_channel_U                        |hls_dummy_fifo_w4_d2_S_122                                                                                                                                               |    104|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3423                                                                                                                                     |     94|
|253   |  sparse_arr_hash_reduce_out_21_c_U                                  |hls_dummy_fifo_w4_d2_S_123                                                                                                                                               |    142|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3422                                                                                                                                     |    132|
|255   |  sparse_arr_hash_reduce_out_22_c34_channel_U                        |hls_dummy_fifo_w4_d2_S_124                                                                                                                                               |    148|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3421                                                                                                                                     |    139|
|257   |  sparse_arr_hash_reduce_out_22_c_U                                  |hls_dummy_fifo_w4_d2_S_125                                                                                                                                               |    123|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3420                                                                                                                                     |    114|
|259   |  sparse_arr_hash_reduce_out_23_c35_channel_U                        |hls_dummy_fifo_w4_d2_S_126                                                                                                                                               |    132|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3419                                                                                                                                     |    123|
|261   |  sparse_arr_hash_reduce_out_23_c_U                                  |hls_dummy_fifo_w4_d2_S_127                                                                                                                                               |    131|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3418                                                                                                                                     |    112|
|263   |  sparse_arr_hash_reduce_out_24_c36_channel_U                        |hls_dummy_fifo_w4_d2_S_128                                                                                                                                               |    160|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3417                                                                                                                                     |    151|
|265   |  sparse_arr_hash_reduce_out_24_c_U                                  |hls_dummy_fifo_w4_d2_S_129                                                                                                                                               |    108|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3416                                                                                                                                     |     99|
|267   |  sparse_arr_hash_reduce_out_25_c37_channel_U                        |hls_dummy_fifo_w4_d2_S_130                                                                                                                                               |    148|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3415                                                                                                                                     |    139|
|269   |  sparse_arr_hash_reduce_out_25_c_U                                  |hls_dummy_fifo_w4_d2_S_131                                                                                                                                               |    107|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3414                                                                                                                                     |     98|
|271   |  sparse_arr_hash_reduce_out_26_c38_channel_U                        |hls_dummy_fifo_w4_d2_S_132                                                                                                                                               |    155|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3413                                                                                                                                     |    146|
|273   |  sparse_arr_hash_reduce_out_26_c_U                                  |hls_dummy_fifo_w4_d2_S_133                                                                                                                                               |     97|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3412                                                                                                                                     |     88|
|275   |  sparse_arr_hash_reduce_out_27_c39_channel_U                        |hls_dummy_fifo_w4_d2_S_134                                                                                                                                               |    144|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3411                                                                                                                                     |    133|
|277   |  sparse_arr_hash_reduce_out_27_c_U                                  |hls_dummy_fifo_w4_d2_S_135                                                                                                                                               |    105|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3410                                                                                                                                     |     96|
|279   |  sparse_arr_hash_reduce_out_28_c40_channel_U                        |hls_dummy_fifo_w4_d2_S_136                                                                                                                                               |    220|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3409                                                                                                                                     |    209|
|281   |  sparse_arr_hash_reduce_out_28_c_U                                  |hls_dummy_fifo_w4_d2_S_137                                                                                                                                               |    137|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3408                                                                                                                                     |    128|
|283   |  sparse_arr_hash_reduce_out_29_c41_channel_U                        |hls_dummy_fifo_w4_d2_S_138                                                                                                                                               |    215|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3407                                                                                                                                     |    206|
|285   |  sparse_arr_hash_reduce_out_29_c_U                                  |hls_dummy_fifo_w4_d2_S_139                                                                                                                                               |    143|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3406                                                                                                                                     |    133|
|287   |  sparse_arr_hash_reduce_out_2_c14_channel_U                         |hls_dummy_fifo_w4_d2_S_140                                                                                                                                               |    178|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3405                                                                                                                                     |    169|
|289   |  sparse_arr_hash_reduce_out_2_c_U                                   |hls_dummy_fifo_w4_d2_S_141                                                                                                                                               |    126|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3404                                                                                                                                     |    115|
|291   |  sparse_arr_hash_reduce_out_30_c42_channel_U                        |hls_dummy_fifo_w4_d2_S_142                                                                                                                                               |    240|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3403                                                                                                                                     |    231|
|293   |  sparse_arr_hash_reduce_out_30_c_U                                  |hls_dummy_fifo_w4_d2_S_143                                                                                                                                               |    135|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3402                                                                                                                                     |    104|
|295   |  sparse_arr_hash_reduce_out_31_c43_channel_U                        |hls_dummy_fifo_w4_d2_S_144                                                                                                                                               |    252|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3401                                                                                                                                     |    241|
|297   |  sparse_arr_hash_reduce_out_31_c_U                                  |hls_dummy_fifo_w4_d2_S_145                                                                                                                                               |     95|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3400                                                                                                                                     |     85|
|299   |  sparse_arr_hash_reduce_out_32_c44_channel_U                        |hls_dummy_fifo_w4_d2_S_146                                                                                                                                               |    214|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3399                                                                                                                                     |    205|
|301   |  sparse_arr_hash_reduce_out_32_c_U                                  |hls_dummy_fifo_w4_d2_S_147                                                                                                                                               |    112|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3398                                                                                                                                     |    103|
|303   |  sparse_arr_hash_reduce_out_33_c45_channel_U                        |hls_dummy_fifo_w4_d2_S_148                                                                                                                                               |    232|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3397                                                                                                                                     |    223|
|305   |  sparse_arr_hash_reduce_out_33_c_U                                  |hls_dummy_fifo_w4_d2_S_149                                                                                                                                               |    111|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3396                                                                                                                                     |    102|
|307   |  sparse_arr_hash_reduce_out_34_c46_channel_U                        |hls_dummy_fifo_w4_d2_S_150                                                                                                                                               |    175|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3395                                                                                                                                     |    165|
|309   |  sparse_arr_hash_reduce_out_34_c_U                                  |hls_dummy_fifo_w4_d2_S_151                                                                                                                                               |    154|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3394                                                                                                                                     |    145|
|311   |  sparse_arr_hash_reduce_out_35_c47_channel_U                        |hls_dummy_fifo_w4_d2_S_152                                                                                                                                               |    160|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3393                                                                                                                                     |    151|
|313   |  sparse_arr_hash_reduce_out_35_c_U                                  |hls_dummy_fifo_w4_d2_S_153                                                                                                                                               |    150|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3392                                                                                                                                     |    140|
|315   |  sparse_arr_hash_reduce_out_36_c48_channel_U                        |hls_dummy_fifo_w4_d2_S_154                                                                                                                                               |    162|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3391                                                                                                                                     |    150|
|317   |  sparse_arr_hash_reduce_out_36_c_U                                  |hls_dummy_fifo_w4_d2_S_155                                                                                                                                               |    170|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3390                                                                                                                                     |    160|
|319   |  sparse_arr_hash_reduce_out_37_c49_channel_U                        |hls_dummy_fifo_w4_d2_S_156                                                                                                                                               |    160|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3389                                                                                                                                     |    151|
|321   |  sparse_arr_hash_reduce_out_37_c_U                                  |hls_dummy_fifo_w4_d2_S_157                                                                                                                                               |    150|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3388                                                                                                                                     |    141|
|323   |  sparse_arr_hash_reduce_out_38_c50_channel_U                        |hls_dummy_fifo_w4_d2_S_158                                                                                                                                               |    154|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3387                                                                                                                                     |    144|
|325   |  sparse_arr_hash_reduce_out_38_c_U                                  |hls_dummy_fifo_w4_d2_S_159                                                                                                                                               |    124|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3386                                                                                                                                     |    114|
|327   |  sparse_arr_hash_reduce_out_39_c51_channel_U                        |hls_dummy_fifo_w4_d2_S_160                                                                                                                                               |    142|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3385                                                                                                                                     |    133|
|329   |  sparse_arr_hash_reduce_out_39_c_U                                  |hls_dummy_fifo_w4_d2_S_161                                                                                                                                               |    117|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3384                                                                                                                                     |    107|
|331   |  sparse_arr_hash_reduce_out_3_c15_channel_U                         |hls_dummy_fifo_w4_d2_S_162                                                                                                                                               |    179|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3383                                                                                                                                     |    170|
|333   |  sparse_arr_hash_reduce_out_3_c_U                                   |hls_dummy_fifo_w4_d2_S_163                                                                                                                                               |    127|
|334   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3382                                                                                                                                     |    118|
|335   |  sparse_arr_hash_reduce_out_4_c16_channel_U                         |hls_dummy_fifo_w4_d2_S_164                                                                                                                                               |    205|
|336   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3381                                                                                                                                     |    193|
|337   |  sparse_arr_hash_reduce_out_4_c_U                                   |hls_dummy_fifo_w4_d2_S_165                                                                                                                                               |    143|
|338   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3380                                                                                                                                     |    134|
|339   |  sparse_arr_hash_reduce_out_5_c17_channel_U                         |hls_dummy_fifo_w4_d2_S_166                                                                                                                                               |    156|
|340   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3379                                                                                                                                     |    147|
|341   |  sparse_arr_hash_reduce_out_5_c_U                                   |hls_dummy_fifo_w4_d2_S_167                                                                                                                                               |    144|
|342   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3378                                                                                                                                     |    133|
|343   |  sparse_arr_hash_reduce_out_6_c18_channel_U                         |hls_dummy_fifo_w4_d2_S_168                                                                                                                                               |    149|
|344   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3377                                                                                                                                     |    139|
|345   |  sparse_arr_hash_reduce_out_6_c_U                                   |hls_dummy_fifo_w4_d2_S_169                                                                                                                                               |    140|
|346   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3376                                                                                                                                     |    129|
|347   |  sparse_arr_hash_reduce_out_7_c19_channel_U                         |hls_dummy_fifo_w4_d2_S_170                                                                                                                                               |    143|
|348   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3375                                                                                                                                     |    134|
|349   |  sparse_arr_hash_reduce_out_7_c_U                                   |hls_dummy_fifo_w4_d2_S_171                                                                                                                                               |    139|
|350   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3374                                                                                                                                     |    130|
|351   |  sparse_arr_hash_reduce_out_8_c20_channel_U                         |hls_dummy_fifo_w4_d2_S_172                                                                                                                                               |    155|
|352   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3373                                                                                                                                     |    146|
|353   |  sparse_arr_hash_reduce_out_8_c_U                                   |hls_dummy_fifo_w4_d2_S_173                                                                                                                                               |    152|
|354   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3372                                                                                                                                     |    143|
|355   |  sparse_arr_hash_reduce_out_9_c21_channel_U                         |hls_dummy_fifo_w4_d2_S_174                                                                                                                                               |    162|
|356   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3371                                                                                                                                     |    153|
|357   |  sparse_arr_hash_reduce_out_9_c_U                                   |hls_dummy_fifo_w4_d2_S_175                                                                                                                                               |    140|
|358   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3370                                                                                                                                     |    131|
|359   |  sparse_arr_hash_reduce_out_c12_channel_U                           |hls_dummy_fifo_w4_d2_S_176                                                                                                                                               |    123|
|360   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3369                                                                                                                                     |    114|
|361   |  sparse_arr_hash_reduce_out_c_U                                     |hls_dummy_fifo_w4_d2_S_177                                                                                                                                               |    138|
|362   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                          |    129|
|363   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s                                                                                               |  91742|
|364   |    mul_10s_10ns_18_1_1_U10                                          |hls_dummy_mul_10s_10ns_18_1_1                                                                                                                                            |     13|
|365   |    mul_10s_10ns_18_1_1_U130                                         |hls_dummy_mul_10s_10ns_18_1_1_2570                                                                                                                                       |     13|
|366   |    mul_10s_10ns_18_1_1_U170                                         |hls_dummy_mul_10s_10ns_18_1_1_2571                                                                                                                                       |     13|
|367   |    mul_10s_10ns_18_1_1_U210                                         |hls_dummy_mul_10s_10ns_18_1_1_2572                                                                                                                                       |     13|
|368   |    mul_10s_10ns_18_1_1_U250                                         |hls_dummy_mul_10s_10ns_18_1_1_2573                                                                                                                                       |     13|
|369   |    mul_10s_10ns_18_1_1_U290                                         |hls_dummy_mul_10s_10ns_18_1_1_2574                                                                                                                                       |     13|
|370   |    mul_10s_10ns_18_1_1_U330                                         |hls_dummy_mul_10s_10ns_18_1_1_2575                                                                                                                                       |     13|
|371   |    mul_10s_10ns_18_1_1_U370                                         |hls_dummy_mul_10s_10ns_18_1_1_2576                                                                                                                                       |     13|
|372   |    mul_10s_10ns_18_1_1_U410                                         |hls_dummy_mul_10s_10ns_18_1_1_2577                                                                                                                                       |     13|
|373   |    mul_10s_10ns_18_1_1_U450                                         |hls_dummy_mul_10s_10ns_18_1_1_2578                                                                                                                                       |     13|
|374   |    mul_10s_10ns_18_1_1_U490                                         |hls_dummy_mul_10s_10ns_18_1_1_2579                                                                                                                                       |     13|
|375   |    mul_10s_10ns_18_1_1_U50                                          |hls_dummy_mul_10s_10ns_18_1_1_2580                                                                                                                                       |     13|
|376   |    mul_10s_10ns_18_1_1_U530                                         |hls_dummy_mul_10s_10ns_18_1_1_2581                                                                                                                                       |     13|
|377   |    mul_10s_10ns_18_1_1_U570                                         |hls_dummy_mul_10s_10ns_18_1_1_2582                                                                                                                                       |     13|
|378   |    mul_10s_10ns_18_1_1_U610                                         |hls_dummy_mul_10s_10ns_18_1_1_2583                                                                                                                                       |     13|
|379   |    mul_10s_10ns_18_1_1_U650                                         |hls_dummy_mul_10s_10ns_18_1_1_2584                                                                                                                                       |     13|
|380   |    mul_10s_10ns_18_1_1_U690                                         |hls_dummy_mul_10s_10ns_18_1_1_2585                                                                                                                                       |     13|
|381   |    mul_10s_10ns_18_1_1_U730                                         |hls_dummy_mul_10s_10ns_18_1_1_2586                                                                                                                                       |     13|
|382   |    mul_10s_10ns_18_1_1_U770                                         |hls_dummy_mul_10s_10ns_18_1_1_2587                                                                                                                                       |     13|
|383   |    mul_10s_10ns_18_1_1_U90                                          |hls_dummy_mul_10s_10ns_18_1_1_2588                                                                                                                                       |     13|
|384   |    mul_10s_10s_18_1_1_U100                                          |hls_dummy_mul_10s_10s_18_1_1_2589                                                                                                                                        |     82|
|385   |    mul_10s_10s_18_1_1_U101                                          |hls_dummy_mul_10s_10s_18_1_1_2590                                                                                                                                        |     77|
|386   |    mul_10s_10s_18_1_1_U102                                          |hls_dummy_mul_10s_10s_18_1_1_2591                                                                                                                                        |     96|
|387   |    mul_10s_10s_18_1_1_U103                                          |hls_dummy_mul_10s_10s_18_1_1_2592                                                                                                                                        |    132|
|388   |    mul_10s_10s_18_1_1_U104                                          |hls_dummy_mul_10s_10s_18_1_1_2593                                                                                                                                        |     96|
|389   |    mul_10s_10s_18_1_1_U105                                          |hls_dummy_mul_10s_10s_18_1_1_2594                                                                                                                                        |     78|
|390   |    mul_10s_10s_18_1_1_U106                                          |hls_dummy_mul_10s_10s_18_1_1_2595                                                                                                                                        |     77|
|391   |    mul_10s_10s_18_1_1_U107                                          |hls_dummy_mul_10s_10s_18_1_1_2596                                                                                                                                        |     79|
|392   |    mul_10s_10s_18_1_1_U108                                          |hls_dummy_mul_10s_10s_18_1_1_2597                                                                                                                                        |     83|
|393   |    mul_10s_10s_18_1_1_U109                                          |hls_dummy_mul_10s_10s_18_1_1_2598                                                                                                                                        |    150|
|394   |    mul_10s_10s_18_1_1_U11                                           |hls_dummy_mul_10s_10s_18_1_1_2599                                                                                                                                        |    165|
|395   |    mul_10s_10s_18_1_1_U110                                          |hls_dummy_mul_10s_10s_18_1_1_2600                                                                                                                                        |     24|
|396   |    mul_10s_10s_18_1_1_U111                                          |hls_dummy_mul_10s_10s_18_1_1_2601                                                                                                                                        |    136|
|397   |    mul_10s_10s_18_1_1_U112                                          |hls_dummy_mul_10s_10s_18_1_1_2602                                                                                                                                        |     91|
|398   |    mul_10s_10s_18_1_1_U113                                          |hls_dummy_mul_10s_10s_18_1_1_2603                                                                                                                                        |     90|
|399   |    mul_10s_10s_18_1_1_U114                                          |hls_dummy_mul_10s_10s_18_1_1_2604                                                                                                                                        |     89|
|400   |    mul_10s_10s_18_1_1_U115                                          |hls_dummy_mul_10s_10s_18_1_1_2605                                                                                                                                        |    109|
|401   |    mul_10s_10s_18_1_1_U116                                          |hls_dummy_mul_10s_10s_18_1_1_2606                                                                                                                                        |     89|
|402   |    mul_10s_10s_18_1_1_U117                                          |hls_dummy_mul_10s_10s_18_1_1_2607                                                                                                                                        |     91|
|403   |    mul_10s_10s_18_1_1_U118                                          |hls_dummy_mul_10s_10s_18_1_1_2608                                                                                                                                        |    125|
|404   |    mul_10s_10s_18_1_1_U119                                          |hls_dummy_mul_10s_10s_18_1_1_2609                                                                                                                                        |     78|
|405   |    mul_10s_10s_18_1_1_U12                                           |hls_dummy_mul_10s_10s_18_1_1_2610                                                                                                                                        |    110|
|406   |    mul_10s_10s_18_1_1_U120                                          |hls_dummy_mul_10s_10s_18_1_1_2611                                                                                                                                        |     77|
|407   |    mul_10s_10s_18_1_1_U121                                          |hls_dummy_mul_10s_10s_18_1_1_2612                                                                                                                                        |     90|
|408   |    mul_10s_10s_18_1_1_U122                                          |hls_dummy_mul_10s_10s_18_1_1_2613                                                                                                                                        |    109|
|409   |    mul_10s_10s_18_1_1_U123                                          |hls_dummy_mul_10s_10s_18_1_1_2614                                                                                                                                        |    126|
|410   |    mul_10s_10s_18_1_1_U124                                          |hls_dummy_mul_10s_10s_18_1_1_2615                                                                                                                                        |    109|
|411   |    mul_10s_10s_18_1_1_U125                                          |hls_dummy_mul_10s_10s_18_1_1_2616                                                                                                                                        |     91|
|412   |    mul_10s_10s_18_1_1_U126                                          |hls_dummy_mul_10s_10s_18_1_1_2617                                                                                                                                        |     90|
|413   |    mul_10s_10s_18_1_1_U127                                          |hls_dummy_mul_10s_10s_18_1_1_2618                                                                                                                                        |     89|
|414   |    mul_10s_10s_18_1_1_U128                                          |hls_dummy_mul_10s_10s_18_1_1_2619                                                                                                                                        |     76|
|415   |    mul_10s_10s_18_1_1_U129                                          |hls_dummy_mul_10s_10s_18_1_1_2620                                                                                                                                        |    144|
|416   |    mul_10s_10s_18_1_1_U13                                           |hls_dummy_mul_10s_10s_18_1_1_2621                                                                                                                                        |    132|
|417   |    mul_10s_10s_18_1_1_U131                                          |hls_dummy_mul_10s_10s_18_1_1_2622                                                                                                                                        |    128|
|418   |    mul_10s_10s_18_1_1_U132                                          |hls_dummy_mul_10s_10s_18_1_1_2623                                                                                                                                        |     78|
|419   |    mul_10s_10s_18_1_1_U133                                          |hls_dummy_mul_10s_10s_18_1_1_2624                                                                                                                                        |     77|
|420   |    mul_10s_10s_18_1_1_U134                                          |hls_dummy_mul_10s_10s_18_1_1_2625                                                                                                                                        |     79|
|421   |    mul_10s_10s_18_1_1_U135                                          |hls_dummy_mul_10s_10s_18_1_1_2626                                                                                                                                        |     96|
|422   |    mul_10s_10s_18_1_1_U136                                          |hls_dummy_mul_10s_10s_18_1_1_2627                                                                                                                                        |     79|
|423   |    mul_10s_10s_18_1_1_U137                                          |hls_dummy_mul_10s_10s_18_1_1_2628                                                                                                                                        |     78|
|424   |    mul_10s_10s_18_1_1_U138                                          |hls_dummy_mul_10s_10s_18_1_1_2629                                                                                                                                        |     77|
|425   |    mul_10s_10s_18_1_1_U139                                          |hls_dummy_mul_10s_10s_18_1_1_2630                                                                                                                                        |     80|
|426   |    mul_10s_10s_18_1_1_U14                                           |hls_dummy_mul_10s_10s_18_1_1_2631                                                                                                                                        |     93|
|427   |    mul_10s_10s_18_1_1_U140                                          |hls_dummy_mul_10s_10s_18_1_1_2632                                                                                                                                        |     79|
|428   |    mul_10s_10s_18_1_1_U141                                          |hls_dummy_mul_10s_10s_18_1_1_2633                                                                                                                                        |     77|
|429   |    mul_10s_10s_18_1_1_U142                                          |hls_dummy_mul_10s_10s_18_1_1_2634                                                                                                                                        |     96|
|430   |    mul_10s_10s_18_1_1_U143                                          |hls_dummy_mul_10s_10s_18_1_1_2635                                                                                                                                        |     78|
|431   |    mul_10s_10s_18_1_1_U144                                          |hls_dummy_mul_10s_10s_18_1_1_2636                                                                                                                                        |     96|
|432   |    mul_10s_10s_18_1_1_U145                                          |hls_dummy_mul_10s_10s_18_1_1_2637                                                                                                                                        |     78|
|433   |    mul_10s_10s_18_1_1_U146                                          |hls_dummy_mul_10s_10s_18_1_1_2638                                                                                                                                        |     77|
|434   |    mul_10s_10s_18_1_1_U147                                          |hls_dummy_mul_10s_10s_18_1_1_2639                                                                                                                                        |     79|
|435   |    mul_10s_10s_18_1_1_U148                                          |hls_dummy_mul_10s_10s_18_1_1_2640                                                                                                                                        |     79|
|436   |    mul_10s_10s_18_1_1_U149                                          |hls_dummy_mul_10s_10s_18_1_1_2641                                                                                                                                        |     96|
|437   |    mul_10s_10s_18_1_1_U15                                           |hls_dummy_mul_10s_10s_18_1_1_2642                                                                                                                                        |    128|
|438   |    mul_10s_10s_18_1_1_U150                                          |hls_dummy_mul_10s_10s_18_1_1_2643                                                                                                                                        |     24|
|439   |    mul_10s_10s_18_1_1_U151                                          |hls_dummy_mul_10s_10s_18_1_1_2644                                                                                                                                        |    136|
|440   |    mul_10s_10s_18_1_1_U152                                          |hls_dummy_mul_10s_10s_18_1_1_2645                                                                                                                                        |     91|
|441   |    mul_10s_10s_18_1_1_U153                                          |hls_dummy_mul_10s_10s_18_1_1_2646                                                                                                                                        |     90|
|442   |    mul_10s_10s_18_1_1_U154                                          |hls_dummy_mul_10s_10s_18_1_1_2647                                                                                                                                        |     89|
|443   |    mul_10s_10s_18_1_1_U155                                          |hls_dummy_mul_10s_10s_18_1_1_2648                                                                                                                                        |    109|
|444   |    mul_10s_10s_18_1_1_U156                                          |hls_dummy_mul_10s_10s_18_1_1_2649                                                                                                                                        |     89|
|445   |    mul_10s_10s_18_1_1_U157                                          |hls_dummy_mul_10s_10s_18_1_1_2650                                                                                                                                        |     91|
|446   |    mul_10s_10s_18_1_1_U158                                          |hls_dummy_mul_10s_10s_18_1_1_2651                                                                                                                                        |     90|
|447   |    mul_10s_10s_18_1_1_U159                                          |hls_dummy_mul_10s_10s_18_1_1_2652                                                                                                                                        |     83|
|448   |    mul_10s_10s_18_1_1_U16                                           |hls_dummy_mul_10s_10s_18_1_1_2653                                                                                                                                        |    111|
|449   |    mul_10s_10s_18_1_1_U160                                          |hls_dummy_mul_10s_10s_18_1_1_2654                                                                                                                                        |     89|
|450   |    mul_10s_10s_18_1_1_U161                                          |hls_dummy_mul_10s_10s_18_1_1_2655                                                                                                                                        |     90|
|451   |    mul_10s_10s_18_1_1_U162                                          |hls_dummy_mul_10s_10s_18_1_1_2656                                                                                                                                        |    109|
|452   |    mul_10s_10s_18_1_1_U163                                          |hls_dummy_mul_10s_10s_18_1_1_2657                                                                                                                                        |     91|
|453   |    mul_10s_10s_18_1_1_U164                                          |hls_dummy_mul_10s_10s_18_1_1_2658                                                                                                                                        |    109|
|454   |    mul_10s_10s_18_1_1_U165                                          |hls_dummy_mul_10s_10s_18_1_1_2659                                                                                                                                        |     91|
|455   |    mul_10s_10s_18_1_1_U166                                          |hls_dummy_mul_10s_10s_18_1_1_2660                                                                                                                                        |     90|
|456   |    mul_10s_10s_18_1_1_U167                                          |hls_dummy_mul_10s_10s_18_1_1_2661                                                                                                                                        |     89|
|457   |    mul_10s_10s_18_1_1_U168                                          |hls_dummy_mul_10s_10s_18_1_1_2662                                                                                                                                        |     89|
|458   |    mul_10s_10s_18_1_1_U169                                          |hls_dummy_mul_10s_10s_18_1_1_2663                                                                                                                                        |    109|
|459   |    mul_10s_10s_18_1_1_U17                                           |hls_dummy_mul_10s_10s_18_1_1_2664                                                                                                                                        |    110|
|460   |    mul_10s_10s_18_1_1_U171                                          |hls_dummy_mul_10s_10s_18_1_1_2665                                                                                                                                        |    128|
|461   |    mul_10s_10s_18_1_1_U172                                          |hls_dummy_mul_10s_10s_18_1_1_2666                                                                                                                                        |    132|
|462   |    mul_10s_10s_18_1_1_U173                                          |hls_dummy_mul_10s_10s_18_1_1_2667                                                                                                                                        |     77|
|463   |    mul_10s_10s_18_1_1_U174                                          |hls_dummy_mul_10s_10s_18_1_1_2668                                                                                                                                        |     79|
|464   |    mul_10s_10s_18_1_1_U175                                          |hls_dummy_mul_10s_10s_18_1_1_2669                                                                                                                                        |     96|
|465   |    mul_10s_10s_18_1_1_U176                                          |hls_dummy_mul_10s_10s_18_1_1_2670                                                                                                                                        |     79|
|466   |    mul_10s_10s_18_1_1_U177                                          |hls_dummy_mul_10s_10s_18_1_1_2671                                                                                                                                        |     78|
|467   |    mul_10s_10s_18_1_1_U178                                          |hls_dummy_mul_10s_10s_18_1_1_2672                                                                                                                                        |     77|
|468   |    mul_10s_10s_18_1_1_U179                                          |hls_dummy_mul_10s_10s_18_1_1_2673                                                                                                                                        |     82|
|469   |    mul_10s_10s_18_1_1_U18                                           |hls_dummy_mul_10s_10s_18_1_1_2674                                                                                                                                        |    109|
|470   |    mul_10s_10s_18_1_1_U180                                          |hls_dummy_mul_10s_10s_18_1_1_2675                                                                                                                                        |     79|
|471   |    mul_10s_10s_18_1_1_U181                                          |hls_dummy_mul_10s_10s_18_1_1_2676                                                                                                                                        |     77|
|472   |    mul_10s_10s_18_1_1_U182                                          |hls_dummy_mul_10s_10s_18_1_1_2677                                                                                                                                        |     96|
|473   |    mul_10s_10s_18_1_1_U183                                          |hls_dummy_mul_10s_10s_18_1_1_2678                                                                                                                                        |    132|
|474   |    mul_10s_10s_18_1_1_U184                                          |hls_dummy_mul_10s_10s_18_1_1_2679                                                                                                                                        |    150|
|475   |    mul_10s_10s_18_1_1_U185                                          |hls_dummy_mul_10s_10s_18_1_1_2680                                                                                                                                        |    132|
|476   |    mul_10s_10s_18_1_1_U186                                          |hls_dummy_mul_10s_10s_18_1_1_2681                                                                                                                                        |    131|
|477   |    mul_10s_10s_18_1_1_U187                                          |hls_dummy_mul_10s_10s_18_1_1_2682                                                                                                                                        |     79|
|478   |    mul_10s_10s_18_1_1_U188                                          |hls_dummy_mul_10s_10s_18_1_1_2683                                                                                                                                        |     79|
|479   |    mul_10s_10s_18_1_1_U189                                          |hls_dummy_mul_10s_10s_18_1_1_2684                                                                                                                                        |     96|
|480   |    mul_10s_10s_18_1_1_U19                                           |hls_dummy_mul_10s_10s_18_1_1_2685                                                                                                                                        |     94|
|481   |    mul_10s_10s_18_1_1_U190                                          |hls_dummy_mul_10s_10s_18_1_1_2686                                                                                                                                        |     24|
|482   |    mul_10s_10s_18_1_1_U191                                          |hls_dummy_mul_10s_10s_18_1_1_2687                                                                                                                                        |    136|
|483   |    mul_10s_10s_18_1_1_U192                                          |hls_dummy_mul_10s_10s_18_1_1_2688                                                                                                                                        |    126|
|484   |    mul_10s_10s_18_1_1_U193                                          |hls_dummy_mul_10s_10s_18_1_1_2689                                                                                                                                        |     90|
|485   |    mul_10s_10s_18_1_1_U194                                          |hls_dummy_mul_10s_10s_18_1_1_2690                                                                                                                                        |     89|
|486   |    mul_10s_10s_18_1_1_U195                                          |hls_dummy_mul_10s_10s_18_1_1_2691                                                                                                                                        |    109|
|487   |    mul_10s_10s_18_1_1_U196                                          |hls_dummy_mul_10s_10s_18_1_1_2692                                                                                                                                        |     89|
|488   |    mul_10s_10s_18_1_1_U197                                          |hls_dummy_mul_10s_10s_18_1_1_2693                                                                                                                                        |     91|
|489   |    mul_10s_10s_18_1_1_U198                                          |hls_dummy_mul_10s_10s_18_1_1_2694                                                                                                                                        |     90|
|490   |    mul_10s_10s_18_1_1_U199                                          |hls_dummy_mul_10s_10s_18_1_1_2695                                                                                                                                        |     83|
|491   |    mul_10s_10s_18_1_1_U20                                           |hls_dummy_mul_10s_10s_18_1_1_2696                                                                                                                                        |     93|
|492   |    mul_10s_10s_18_1_1_U200                                          |hls_dummy_mul_10s_10s_18_1_1_2697                                                                                                                                        |     89|
|493   |    mul_10s_10s_18_1_1_U201                                          |hls_dummy_mul_10s_10s_18_1_1_2698                                                                                                                                        |     90|
|494   |    mul_10s_10s_18_1_1_U202                                          |hls_dummy_mul_10s_10s_18_1_1_2699                                                                                                                                        |    109|
|495   |    mul_10s_10s_18_1_1_U203                                          |hls_dummy_mul_10s_10s_18_1_1_2700                                                                                                                                        |    126|
|496   |    mul_10s_10s_18_1_1_U204                                          |hls_dummy_mul_10s_10s_18_1_1_2701                                                                                                                                        |    144|
|497   |    mul_10s_10s_18_1_1_U205                                          |hls_dummy_mul_10s_10s_18_1_1_2702                                                                                                                                        |    126|
|498   |    mul_10s_10s_18_1_1_U206                                          |hls_dummy_mul_10s_10s_18_1_1_2703                                                                                                                                        |    125|
|499   |    mul_10s_10s_18_1_1_U207                                          |hls_dummy_mul_10s_10s_18_1_1_2704                                                                                                                                        |     89|
|500   |    mul_10s_10s_18_1_1_U208                                          |hls_dummy_mul_10s_10s_18_1_1_2705                                                                                                                                        |     89|
|501   |    mul_10s_10s_18_1_1_U209                                          |hls_dummy_mul_10s_10s_18_1_1_2706                                                                                                                                        |    109|
|502   |    mul_10s_10s_18_1_1_U21                                           |hls_dummy_mul_10s_10s_18_1_1_2707                                                                                                                                        |    109|
|503   |    mul_10s_10s_18_1_1_U211                                          |hls_dummy_mul_10s_10s_18_1_1_2708                                                                                                                                        |    128|
|504   |    mul_10s_10s_18_1_1_U212                                          |hls_dummy_mul_10s_10s_18_1_1_2709                                                                                                                                        |     78|
|505   |    mul_10s_10s_18_1_1_U213                                          |hls_dummy_mul_10s_10s_18_1_1_2710                                                                                                                                        |     77|
|506   |    mul_10s_10s_18_1_1_U214                                          |hls_dummy_mul_10s_10s_18_1_1_2711                                                                                                                                        |     79|
|507   |    mul_10s_10s_18_1_1_U215                                          |hls_dummy_mul_10s_10s_18_1_1_2712                                                                                                                                        |    150|
|508   |    mul_10s_10s_18_1_1_U216                                          |hls_dummy_mul_10s_10s_18_1_1_2713                                                                                                                                        |     79|
|509   |    mul_10s_10s_18_1_1_U217                                          |hls_dummy_mul_10s_10s_18_1_1_2714                                                                                                                                        |     78|
|510   |    mul_10s_10s_18_1_1_U218                                          |hls_dummy_mul_10s_10s_18_1_1_2715                                                                                                                                        |    131|
|511   |    mul_10s_10s_18_1_1_U219                                          |hls_dummy_mul_10s_10s_18_1_1_2716                                                                                                                                        |     72|
|512   |    mul_10s_10s_18_1_1_U22                                           |hls_dummy_mul_10s_10s_18_1_1_2717                                                                                                                                        |    128|
|513   |    mul_10s_10s_18_1_1_U220                                          |hls_dummy_mul_10s_10s_18_1_1_2718                                                                                                                                        |     85|
|514   |    mul_10s_10s_18_1_1_U221                                          |hls_dummy_mul_10s_10s_18_1_1_2719                                                                                                                                        |     77|
|515   |    mul_10s_10s_18_1_1_U222                                          |hls_dummy_mul_10s_10s_18_1_1_2720                                                                                                                                        |     96|
|516   |    mul_10s_10s_18_1_1_U223                                          |hls_dummy_mul_10s_10s_18_1_1_2721                                                                                                                                        |     78|
|517   |    mul_10s_10s_18_1_1_U224                                          |hls_dummy_mul_10s_10s_18_1_1_2722                                                                                                                                        |     96|
|518   |    mul_10s_10s_18_1_1_U225                                          |hls_dummy_mul_10s_10s_18_1_1_2723                                                                                                                                        |     78|
|519   |    mul_10s_10s_18_1_1_U226                                          |hls_dummy_mul_10s_10s_18_1_1_2724                                                                                                                                        |     77|
|520   |    mul_10s_10s_18_1_1_U227                                          |hls_dummy_mul_10s_10s_18_1_1_2725                                                                                                                                        |     79|
|521   |    mul_10s_10s_18_1_1_U228                                          |hls_dummy_mul_10s_10s_18_1_1_2726                                                                                                                                        |     83|
|522   |    mul_10s_10s_18_1_1_U229                                          |hls_dummy_mul_10s_10s_18_1_1_2727                                                                                                                                        |    150|
|523   |    mul_10s_10s_18_1_1_U23                                           |hls_dummy_mul_10s_10s_18_1_1_2728                                                                                                                                        |    110|
|524   |    mul_10s_10s_18_1_1_U230                                          |hls_dummy_mul_10s_10s_18_1_1_2729                                                                                                                                        |     24|
|525   |    mul_10s_10s_18_1_1_U231                                          |hls_dummy_mul_10s_10s_18_1_1_2730                                                                                                                                        |    136|
|526   |    mul_10s_10s_18_1_1_U232                                          |hls_dummy_mul_10s_10s_18_1_1_2731                                                                                                                                        |     91|
|527   |    mul_10s_10s_18_1_1_U233                                          |hls_dummy_mul_10s_10s_18_1_1_2732                                                                                                                                        |     90|
|528   |    mul_10s_10s_18_1_1_U234                                          |hls_dummy_mul_10s_10s_18_1_1_2733                                                                                                                                        |     78|
|529   |    mul_10s_10s_18_1_1_U235                                          |hls_dummy_mul_10s_10s_18_1_1_2734                                                                                                                                        |    144|
|530   |    mul_10s_10s_18_1_1_U236                                          |hls_dummy_mul_10s_10s_18_1_1_2735                                                                                                                                        |     89|
|531   |    mul_10s_10s_18_1_1_U237                                          |hls_dummy_mul_10s_10s_18_1_1_2736                                                                                                                                        |     91|
|532   |    mul_10s_10s_18_1_1_U238                                          |hls_dummy_mul_10s_10s_18_1_1_2737                                                                                                                                        |    125|
|533   |    mul_10s_10s_18_1_1_U239                                          |hls_dummy_mul_10s_10s_18_1_1_2738                                                                                                                                        |     72|
|534   |    mul_10s_10s_18_1_1_U24                                           |hls_dummy_mul_10s_10s_18_1_1_2739                                                                                                                                        |    128|
|535   |    mul_10s_10s_18_1_1_U240                                          |hls_dummy_mul_10s_10s_18_1_1_2740                                                                                                                                        |     74|
|536   |    mul_10s_10s_18_1_1_U241                                          |hls_dummy_mul_10s_10s_18_1_1_2741                                                                                                                                        |     90|
|537   |    mul_10s_10s_18_1_1_U242                                          |hls_dummy_mul_10s_10s_18_1_1_2742                                                                                                                                        |    109|
|538   |    mul_10s_10s_18_1_1_U243                                          |hls_dummy_mul_10s_10s_18_1_1_2743                                                                                                                                        |     91|
|539   |    mul_10s_10s_18_1_1_U244                                          |hls_dummy_mul_10s_10s_18_1_1_2744                                                                                                                                        |    109|
|540   |    mul_10s_10s_18_1_1_U245                                          |hls_dummy_mul_10s_10s_18_1_1_2745                                                                                                                                        |     91|
|541   |    mul_10s_10s_18_1_1_U246                                          |hls_dummy_mul_10s_10s_18_1_1_2746                                                                                                                                        |     90|
|542   |    mul_10s_10s_18_1_1_U247                                          |hls_dummy_mul_10s_10s_18_1_1_2747                                                                                                                                        |     89|
|543   |    mul_10s_10s_18_1_1_U248                                          |hls_dummy_mul_10s_10s_18_1_1_2748                                                                                                                                        |     72|
|544   |    mul_10s_10s_18_1_1_U249                                          |hls_dummy_mul_10s_10s_18_1_1_2749                                                                                                                                        |    144|
|545   |    mul_10s_10s_18_1_1_U25                                           |hls_dummy_mul_10s_10s_18_1_1_2750                                                                                                                                        |    110|
|546   |    mul_10s_10s_18_1_1_U251                                          |hls_dummy_mul_10s_10s_18_1_1_2751                                                                                                                                        |    128|
|547   |    mul_10s_10s_18_1_1_U252                                          |hls_dummy_mul_10s_10s_18_1_1_2752                                                                                                                                        |    132|
|548   |    mul_10s_10s_18_1_1_U253                                          |hls_dummy_mul_10s_10s_18_1_1_2753                                                                                                                                        |     77|
|549   |    mul_10s_10s_18_1_1_U254                                          |hls_dummy_mul_10s_10s_18_1_1_2754                                                                                                                                        |     78|
|550   |    mul_10s_10s_18_1_1_U255                                          |hls_dummy_mul_10s_10s_18_1_1_2755                                                                                                                                        |    150|
|551   |    mul_10s_10s_18_1_1_U256                                          |hls_dummy_mul_10s_10s_18_1_1_2756                                                                                                                                        |     85|
|552   |    mul_10s_10s_18_1_1_U257                                          |hls_dummy_mul_10s_10s_18_1_1_2757                                                                                                                                        |     78|
|553   |    mul_10s_10s_18_1_1_U258                                          |hls_dummy_mul_10s_10s_18_1_1_2758                                                                                                                                        |     77|
|554   |    mul_10s_10s_18_1_1_U259                                          |hls_dummy_mul_10s_10s_18_1_1_2759                                                                                                                                        |     82|
|555   |    mul_10s_10s_18_1_1_U26                                           |hls_dummy_mul_10s_10s_18_1_1_2760                                                                                                                                        |    109|
|556   |    mul_10s_10s_18_1_1_U260                                          |hls_dummy_mul_10s_10s_18_1_1_2761                                                                                                                                        |     82|
|557   |    mul_10s_10s_18_1_1_U261                                          |hls_dummy_mul_10s_10s_18_1_1_2762                                                                                                                                        |     77|
|558   |    mul_10s_10s_18_1_1_U262                                          |hls_dummy_mul_10s_10s_18_1_1_2763                                                                                                                                        |     96|
|559   |    mul_10s_10s_18_1_1_U263                                          |hls_dummy_mul_10s_10s_18_1_1_2764                                                                                                                                        |     78|
|560   |    mul_10s_10s_18_1_1_U264                                          |hls_dummy_mul_10s_10s_18_1_1_2765                                                                                                                                        |    150|
|561   |    mul_10s_10s_18_1_1_U265                                          |hls_dummy_mul_10s_10s_18_1_1_2766                                                                                                                                        |    132|
|562   |    mul_10s_10s_18_1_1_U266                                          |hls_dummy_mul_10s_10s_18_1_1_2767                                                                                                                                        |    131|
|563   |    mul_10s_10s_18_1_1_U267                                          |hls_dummy_mul_10s_10s_18_1_1_2768                                                                                                                                        |     83|
|564   |    mul_10s_10s_18_1_1_U268                                          |hls_dummy_mul_10s_10s_18_1_1_2769                                                                                                                                        |     79|
|565   |    mul_10s_10s_18_1_1_U269                                          |hls_dummy_mul_10s_10s_18_1_1_2770                                                                                                                                        |     96|
|566   |    mul_10s_10s_18_1_1_U27                                           |hls_dummy_mul_10s_10s_18_1_1_2771                                                                                                                                        |    108|
|567   |    mul_10s_10s_18_1_1_U270                                          |hls_dummy_mul_10s_10s_18_1_1_2772                                                                                                                                        |     24|
|568   |    mul_10s_10s_18_1_1_U271                                          |hls_dummy_mul_10s_10s_18_1_1_2773                                                                                                                                        |    136|
|569   |    mul_10s_10s_18_1_1_U272                                          |hls_dummy_mul_10s_10s_18_1_1_2774                                                                                                                                        |    125|
|570   |    mul_10s_10s_18_1_1_U273                                          |hls_dummy_mul_10s_10s_18_1_1_2775                                                                                                                                        |     89|
|571   |    mul_10s_10s_18_1_1_U274                                          |hls_dummy_mul_10s_10s_18_1_1_2776                                                                                                                                        |     89|
|572   |    mul_10s_10s_18_1_1_U275                                          |hls_dummy_mul_10s_10s_18_1_1_2777                                                                                                                                        |    143|
|573   |    mul_10s_10s_18_1_1_U276                                          |hls_dummy_mul_10s_10s_18_1_1_2778                                                                                                                                        |     74|
|574   |    mul_10s_10s_18_1_1_U277                                          |hls_dummy_mul_10s_10s_18_1_1_2779                                                                                                                                        |     91|
|575   |    mul_10s_10s_18_1_1_U278                                          |hls_dummy_mul_10s_10s_18_1_1_2780                                                                                                                                        |     90|
|576   |    mul_10s_10s_18_1_1_U279                                          |hls_dummy_mul_10s_10s_18_1_1_2781                                                                                                                                        |     77|
|577   |    mul_10s_10s_18_1_1_U28                                           |hls_dummy_mul_10s_10s_18_1_1_2782                                                                                                                                        |    108|
|578   |    mul_10s_10s_18_1_1_U280                                          |hls_dummy_mul_10s_10s_18_1_1_2783                                                                                                                                        |     77|
|579   |    mul_10s_10s_18_1_1_U281                                          |hls_dummy_mul_10s_10s_18_1_1_2784                                                                                                                                        |     90|
|580   |    mul_10s_10s_18_1_1_U282                                          |hls_dummy_mul_10s_10s_18_1_1_2785                                                                                                                                        |    109|
|581   |    mul_10s_10s_18_1_1_U283                                          |hls_dummy_mul_10s_10s_18_1_1_2786                                                                                                                                        |     91|
|582   |    mul_10s_10s_18_1_1_U284                                          |hls_dummy_mul_10s_10s_18_1_1_2787                                                                                                                                        |    144|
|583   |    mul_10s_10s_18_1_1_U285                                          |hls_dummy_mul_10s_10s_18_1_1_2788                                                                                                                                        |    126|
|584   |    mul_10s_10s_18_1_1_U286                                          |hls_dummy_mul_10s_10s_18_1_1_2789                                                                                                                                        |    125|
|585   |    mul_10s_10s_18_1_1_U287                                          |hls_dummy_mul_10s_10s_18_1_1_2790                                                                                                                                        |     83|
|586   |    mul_10s_10s_18_1_1_U288                                          |hls_dummy_mul_10s_10s_18_1_1_2791                                                                                                                                        |     89|
|587   |    mul_10s_10s_18_1_1_U289                                          |hls_dummy_mul_10s_10s_18_1_1_2792                                                                                                                                        |    109|
|588   |    mul_10s_10s_18_1_1_U29                                           |hls_dummy_mul_10s_10s_18_1_1_2793                                                                                                                                        |    128|
|589   |    mul_10s_10s_18_1_1_U291                                          |hls_dummy_mul_10s_10s_18_1_1_2794                                                                                                                                        |    128|
|590   |    mul_10s_10s_18_1_1_U292                                          |hls_dummy_mul_10s_10s_18_1_1_2795                                                                                                                                        |    132|
|591   |    mul_10s_10s_18_1_1_U293                                          |hls_dummy_mul_10s_10s_18_1_1_2796                                                                                                                                        |     77|
|592   |    mul_10s_10s_18_1_1_U294                                          |hls_dummy_mul_10s_10s_18_1_1_2797                                                                                                                                        |     79|
|593   |    mul_10s_10s_18_1_1_U295                                          |hls_dummy_mul_10s_10s_18_1_1_2798                                                                                                                                        |    150|
|594   |    mul_10s_10s_18_1_1_U296                                          |hls_dummy_mul_10s_10s_18_1_1_2799                                                                                                                                        |     79|
|595   |    mul_10s_10s_18_1_1_U297                                          |hls_dummy_mul_10s_10s_18_1_1_2800                                                                                                                                        |    132|
|596   |    mul_10s_10s_18_1_1_U298                                          |hls_dummy_mul_10s_10s_18_1_1_2801                                                                                                                                        |    131|
|597   |    mul_10s_10s_18_1_1_U299                                          |hls_dummy_mul_10s_10s_18_1_1_2802                                                                                                                                        |     79|
|598   |    mul_10s_10s_18_1_1_U30                                           |hls_dummy_mul_10s_10s_18_1_1_2803                                                                                                                                        |     24|
|599   |    mul_10s_10s_18_1_1_U300                                          |hls_dummy_mul_10s_10s_18_1_1_2804                                                                                                                                        |     86|
|600   |    mul_10s_10s_18_1_1_U301                                          |hls_dummy_mul_10s_10s_18_1_1_2805                                                                                                                                        |    131|
|601   |    mul_10s_10s_18_1_1_U302                                          |hls_dummy_mul_10s_10s_18_1_1_2806                                                                                                                                        |    150|
|602   |    mul_10s_10s_18_1_1_U303                                          |hls_dummy_mul_10s_10s_18_1_1_2807                                                                                                                                        |     78|
|603   |    mul_10s_10s_18_1_1_U304                                          |hls_dummy_mul_10s_10s_18_1_1_2808                                                                                                                                        |     96|
|604   |    mul_10s_10s_18_1_1_U305                                          |hls_dummy_mul_10s_10s_18_1_1_2809                                                                                                                                        |     78|
|605   |    mul_10s_10s_18_1_1_U306                                          |hls_dummy_mul_10s_10s_18_1_1_2810                                                                                                                                        |     77|
|606   |    mul_10s_10s_18_1_1_U307                                          |hls_dummy_mul_10s_10s_18_1_1_2811                                                                                                                                        |     79|
|607   |    mul_10s_10s_18_1_1_U308                                          |hls_dummy_mul_10s_10s_18_1_1_2812                                                                                                                                        |     83|
|608   |    mul_10s_10s_18_1_1_U309                                          |hls_dummy_mul_10s_10s_18_1_1_2813                                                                                                                                        |    150|
|609   |    mul_10s_10s_18_1_1_U31                                           |hls_dummy_mul_10s_10s_18_1_1_2814                                                                                                                                        |    133|
|610   |    mul_10s_10s_18_1_1_U310                                          |hls_dummy_mul_10s_10s_18_1_1_2815                                                                                                                                        |     24|
|611   |    mul_10s_10s_18_1_1_U311                                          |hls_dummy_mul_10s_10s_18_1_1_2816                                                                                                                                        |    136|
|612   |    mul_10s_10s_18_1_1_U312                                          |hls_dummy_mul_10s_10s_18_1_1_2817                                                                                                                                        |    126|
|613   |    mul_10s_10s_18_1_1_U313                                          |hls_dummy_mul_10s_10s_18_1_1_2818                                                                                                                                        |     90|
|614   |    mul_10s_10s_18_1_1_U314                                          |hls_dummy_mul_10s_10s_18_1_1_2819                                                                                                                                        |     89|
|615   |    mul_10s_10s_18_1_1_U315                                          |hls_dummy_mul_10s_10s_18_1_1_2820                                                                                                                                        |    144|
|616   |    mul_10s_10s_18_1_1_U316                                          |hls_dummy_mul_10s_10s_18_1_1_2821                                                                                                                                        |     78|
|617   |    mul_10s_10s_18_1_1_U317                                          |hls_dummy_mul_10s_10s_18_1_1_2822                                                                                                                                        |    126|
|618   |    mul_10s_10s_18_1_1_U318                                          |hls_dummy_mul_10s_10s_18_1_1_2823                                                                                                                                        |    125|
|619   |    mul_10s_10s_18_1_1_U319                                          |hls_dummy_mul_10s_10s_18_1_1_2824                                                                                                                                        |     89|
|620   |    mul_10s_10s_18_1_1_U32                                           |hls_dummy_mul_10s_10s_18_1_1_2825                                                                                                                                        |     89|
|621   |    mul_10s_10s_18_1_1_U320                                          |hls_dummy_mul_10s_10s_18_1_1_2826                                                                                                                                        |     79|
|622   |    mul_10s_10s_18_1_1_U321                                          |hls_dummy_mul_10s_10s_18_1_1_2827                                                                                                                                        |    125|
|623   |    mul_10s_10s_18_1_1_U322                                          |hls_dummy_mul_10s_10s_18_1_1_2828                                                                                                                                        |    144|
|624   |    mul_10s_10s_18_1_1_U323                                          |hls_dummy_mul_10s_10s_18_1_1_2829                                                                                                                                        |     91|
|625   |    mul_10s_10s_18_1_1_U324                                          |hls_dummy_mul_10s_10s_18_1_1_2830                                                                                                                                        |    109|
|626   |    mul_10s_10s_18_1_1_U325                                          |hls_dummy_mul_10s_10s_18_1_1_2831                                                                                                                                        |     91|
|627   |    mul_10s_10s_18_1_1_U326                                          |hls_dummy_mul_10s_10s_18_1_1_2832                                                                                                                                        |     90|
|628   |    mul_10s_10s_18_1_1_U327                                          |hls_dummy_mul_10s_10s_18_1_1_2833                                                                                                                                        |     78|
|629   |    mul_10s_10s_18_1_1_U328                                          |hls_dummy_mul_10s_10s_18_1_1_2834                                                                                                                                        |     77|
|630   |    mul_10s_10s_18_1_1_U329                                          |hls_dummy_mul_10s_10s_18_1_1_2835                                                                                                                                        |    144|
|631   |    mul_10s_10s_18_1_1_U33                                           |hls_dummy_mul_10s_10s_18_1_1_2836                                                                                                                                        |    124|
|632   |    mul_10s_10s_18_1_1_U331                                          |hls_dummy_mul_10s_10s_18_1_1_2837                                                                                                                                        |    128|
|633   |    mul_10s_10s_18_1_1_U332                                          |hls_dummy_mul_10s_10s_18_1_1_2838                                                                                                                                        |    132|
|634   |    mul_10s_10s_18_1_1_U333                                          |hls_dummy_mul_10s_10s_18_1_1_2839                                                                                                                                        |     77|
|635   |    mul_10s_10s_18_1_1_U334                                          |hls_dummy_mul_10s_10s_18_1_1_2840                                                                                                                                        |     78|
|636   |    mul_10s_10s_18_1_1_U335                                          |hls_dummy_mul_10s_10s_18_1_1_2841                                                                                                                                        |    150|
|637   |    mul_10s_10s_18_1_1_U336                                          |hls_dummy_mul_10s_10s_18_1_1_2842                                                                                                                                        |     83|
|638   |    mul_10s_10s_18_1_1_U337                                          |hls_dummy_mul_10s_10s_18_1_1_2843                                                                                                                                        |     78|
|639   |    mul_10s_10s_18_1_1_U338                                          |hls_dummy_mul_10s_10s_18_1_1_2844                                                                                                                                        |     77|
|640   |    mul_10s_10s_18_1_1_U339                                          |hls_dummy_mul_10s_10s_18_1_1_2845                                                                                                                                        |     74|
|641   |    mul_10s_10s_18_1_1_U34                                           |hls_dummy_mul_10s_10s_18_1_1_2846                                                                                                                                        |     55|
|642   |    mul_10s_10s_18_1_1_U340                                          |hls_dummy_mul_10s_10s_18_1_1_2847                                                                                                                                        |     82|
|643   |    mul_10s_10s_18_1_1_U341                                          |hls_dummy_mul_10s_10s_18_1_1_2848                                                                                                                                        |     77|
|644   |    mul_10s_10s_18_1_1_U342                                          |hls_dummy_mul_10s_10s_18_1_1_2849                                                                                                                                        |     96|
|645   |    mul_10s_10s_18_1_1_U343                                          |hls_dummy_mul_10s_10s_18_1_1_2850                                                                                                                                        |     78|
|646   |    mul_10s_10s_18_1_1_U344                                          |hls_dummy_mul_10s_10s_18_1_1_2851                                                                                                                                        |    150|
|647   |    mul_10s_10s_18_1_1_U345                                          |hls_dummy_mul_10s_10s_18_1_1_2852                                                                                                                                        |     78|
|648   |    mul_10s_10s_18_1_1_U346                                          |hls_dummy_mul_10s_10s_18_1_1_2853                                                                                                                                        |    131|
|649   |    mul_10s_10s_18_1_1_U347                                          |hls_dummy_mul_10s_10s_18_1_1_2854                                                                                                                                        |     82|
|650   |    mul_10s_10s_18_1_1_U348                                          |hls_dummy_mul_10s_10s_18_1_1_2855                                                                                                                                        |     72|
|651   |    mul_10s_10s_18_1_1_U349                                          |hls_dummy_mul_10s_10s_18_1_1_2856                                                                                                                                        |     96|
|652   |    mul_10s_10s_18_1_1_U35                                           |hls_dummy_mul_10s_10s_18_1_1_2857                                                                                                                                        |    107|
|653   |    mul_10s_10s_18_1_1_U350                                          |hls_dummy_mul_10s_10s_18_1_1_2858                                                                                                                                        |     24|
|654   |    mul_10s_10s_18_1_1_U351                                          |hls_dummy_mul_10s_10s_18_1_1_2859                                                                                                                                        |    136|
|655   |    mul_10s_10s_18_1_1_U352                                          |hls_dummy_mul_10s_10s_18_1_1_2860                                                                                                                                        |    125|
|656   |    mul_10s_10s_18_1_1_U353                                          |hls_dummy_mul_10s_10s_18_1_1_2861                                                                                                                                        |     89|
|657   |    mul_10s_10s_18_1_1_U354                                          |hls_dummy_mul_10s_10s_18_1_1_2862                                                                                                                                        |     89|
|658   |    mul_10s_10s_18_1_1_U355                                          |hls_dummy_mul_10s_10s_18_1_1_2863                                                                                                                                        |    143|
|659   |    mul_10s_10s_18_1_1_U356                                          |hls_dummy_mul_10s_10s_18_1_1_2864                                                                                                                                        |     83|
|660   |    mul_10s_10s_18_1_1_U357                                          |hls_dummy_mul_10s_10s_18_1_1_2865                                                                                                                                        |     91|
|661   |    mul_10s_10s_18_1_1_U358                                          |hls_dummy_mul_10s_10s_18_1_1_2866                                                                                                                                        |     90|
|662   |    mul_10s_10s_18_1_1_U359                                          |hls_dummy_mul_10s_10s_18_1_1_2867                                                                                                                                        |     74|
|663   |    mul_10s_10s_18_1_1_U36                                           |hls_dummy_mul_10s_10s_18_1_1_2868                                                                                                                                        |     78|
|664   |    mul_10s_10s_18_1_1_U360                                          |hls_dummy_mul_10s_10s_18_1_1_2869                                                                                                                                        |     77|
|665   |    mul_10s_10s_18_1_1_U361                                          |hls_dummy_mul_10s_10s_18_1_1_2870                                                                                                                                        |     90|
|666   |    mul_10s_10s_18_1_1_U362                                          |hls_dummy_mul_10s_10s_18_1_1_2871                                                                                                                                        |    109|
|667   |    mul_10s_10s_18_1_1_U363                                          |hls_dummy_mul_10s_10s_18_1_1_2872                                                                                                                                        |     91|
|668   |    mul_10s_10s_18_1_1_U364                                          |hls_dummy_mul_10s_10s_18_1_1_2873                                                                                                                                        |    144|
|669   |    mul_10s_10s_18_1_1_U365                                          |hls_dummy_mul_10s_10s_18_1_1_2874                                                                                                                                        |     91|
|670   |    mul_10s_10s_18_1_1_U366                                          |hls_dummy_mul_10s_10s_18_1_1_2875                                                                                                                                        |    125|
|671   |    mul_10s_10s_18_1_1_U367                                          |hls_dummy_mul_10s_10s_18_1_1_2876                                                                                                                                        |     77|
|672   |    mul_10s_10s_18_1_1_U368                                          |hls_dummy_mul_10s_10s_18_1_1_2877                                                                                                                                        |     72|
|673   |    mul_10s_10s_18_1_1_U369                                          |hls_dummy_mul_10s_10s_18_1_1_2878                                                                                                                                        |    109|
|674   |    mul_10s_10s_18_1_1_U37                                           |hls_dummy_mul_10s_10s_18_1_1_2879                                                                                                                                        |     90|
|675   |    mul_10s_10s_18_1_1_U371                                          |hls_dummy_mul_10s_10s_18_1_1_2880                                                                                                                                        |    128|
|676   |    mul_10s_10s_18_1_1_U372                                          |hls_dummy_mul_10s_10s_18_1_1_2881                                                                                                                                        |    132|
|677   |    mul_10s_10s_18_1_1_U373                                          |hls_dummy_mul_10s_10s_18_1_1_2882                                                                                                                                        |     77|
|678   |    mul_10s_10s_18_1_1_U374                                          |hls_dummy_mul_10s_10s_18_1_1_2883                                                                                                                                        |     79|
|679   |    mul_10s_10s_18_1_1_U375                                          |hls_dummy_mul_10s_10s_18_1_1_2884                                                                                                                                        |    150|
|680   |    mul_10s_10s_18_1_1_U376                                          |hls_dummy_mul_10s_10s_18_1_1_2885                                                                                                                                        |     72|
|681   |    mul_10s_10s_18_1_1_U377                                          |hls_dummy_mul_10s_10s_18_1_1_2886                                                                                                                                        |     78|
|682   |    mul_10s_10s_18_1_1_U378                                          |hls_dummy_mul_10s_10s_18_1_1_2887                                                                                                                                        |     77|
|683   |    mul_10s_10s_18_1_1_U379                                          |hls_dummy_mul_10s_10s_18_1_1_2888                                                                                                                                        |     79|
|684   |    mul_10s_10s_18_1_1_U38                                           |hls_dummy_mul_10s_10s_18_1_1_2889                                                                                                                                        |     89|
|685   |    mul_10s_10s_18_1_1_U380                                          |hls_dummy_mul_10s_10s_18_1_1_2890                                                                                                                                        |     82|
|686   |    mul_10s_10s_18_1_1_U381                                          |hls_dummy_mul_10s_10s_18_1_1_2891                                                                                                                                        |    131|
|687   |    mul_10s_10s_18_1_1_U382                                          |hls_dummy_mul_10s_10s_18_1_1_2892                                                                                                                                        |    150|
|688   |    mul_10s_10s_18_1_1_U383                                          |hls_dummy_mul_10s_10s_18_1_1_2893                                                                                                                                        |    132|
|689   |    mul_10s_10s_18_1_1_U384                                          |hls_dummy_mul_10s_10s_18_1_1_2894                                                                                                                                        |     96|
|690   |    mul_10s_10s_18_1_1_U385                                          |hls_dummy_mul_10s_10s_18_1_1_2895                                                                                                                                        |     78|
|691   |    mul_10s_10s_18_1_1_U386                                          |hls_dummy_mul_10s_10s_18_1_1_2896                                                                                                                                        |     77|
|692   |    mul_10s_10s_18_1_1_U387                                          |hls_dummy_mul_10s_10s_18_1_1_2897                                                                                                                                        |     79|
|693   |    mul_10s_10s_18_1_1_U388                                          |hls_dummy_mul_10s_10s_18_1_1_2898                                                                                                                                        |     83|
|694   |    mul_10s_10s_18_1_1_U389                                          |hls_dummy_mul_10s_10s_18_1_1_2899                                                                                                                                        |     96|
|695   |    mul_10s_10s_18_1_1_U39                                           |hls_dummy_mul_10s_10s_18_1_1_2900                                                                                                                                        |     55|
|696   |    mul_10s_10s_18_1_1_U390                                          |hls_dummy_mul_10s_10s_18_1_1_2901                                                                                                                                        |     24|
|697   |    mul_10s_10s_18_1_1_U391                                          |hls_dummy_mul_10s_10s_18_1_1_2902                                                                                                                                        |    136|
|698   |    mul_10s_10s_18_1_1_U392                                          |hls_dummy_mul_10s_10s_18_1_1_2903                                                                                                                                        |    126|
|699   |    mul_10s_10s_18_1_1_U393                                          |hls_dummy_mul_10s_10s_18_1_1_2904                                                                                                                                        |     90|
|700   |    mul_10s_10s_18_1_1_U394                                          |hls_dummy_mul_10s_10s_18_1_1_2905                                                                                                                                        |     89|
|701   |    mul_10s_10s_18_1_1_U395                                          |hls_dummy_mul_10s_10s_18_1_1_2906                                                                                                                                        |    144|
|702   |    mul_10s_10s_18_1_1_U396                                          |hls_dummy_mul_10s_10s_18_1_1_2907                                                                                                                                        |     72|
|703   |    mul_10s_10s_18_1_1_U397                                          |hls_dummy_mul_10s_10s_18_1_1_2908                                                                                                                                        |     91|
|704   |    mul_10s_10s_18_1_1_U398                                          |hls_dummy_mul_10s_10s_18_1_1_2909                                                                                                                                        |     90|
|705   |    mul_10s_10s_18_1_1_U399                                          |hls_dummy_mul_10s_10s_18_1_1_2910                                                                                                                                        |     89|
|706   |    mul_10s_10s_18_1_1_U40                                           |hls_dummy_mul_10s_10s_18_1_1_2911                                                                                                                                        |     55|
|707   |    mul_10s_10s_18_1_1_U400                                          |hls_dummy_mul_10s_10s_18_1_1_2912                                                                                                                                        |     77|
|708   |    mul_10s_10s_18_1_1_U401                                          |hls_dummy_mul_10s_10s_18_1_1_2913                                                                                                                                        |    125|
|709   |    mul_10s_10s_18_1_1_U402                                          |hls_dummy_mul_10s_10s_18_1_1_2914                                                                                                                                        |    144|
|710   |    mul_10s_10s_18_1_1_U403                                          |hls_dummy_mul_10s_10s_18_1_1_2915                                                                                                                                        |    126|
|711   |    mul_10s_10s_18_1_1_U404                                          |hls_dummy_mul_10s_10s_18_1_1_2916                                                                                                                                        |    109|
|712   |    mul_10s_10s_18_1_1_U405                                          |hls_dummy_mul_10s_10s_18_1_1_2917                                                                                                                                        |     91|
|713   |    mul_10s_10s_18_1_1_U406                                          |hls_dummy_mul_10s_10s_18_1_1_2918                                                                                                                                        |     90|
|714   |    mul_10s_10s_18_1_1_U407                                          |hls_dummy_mul_10s_10s_18_1_1_2919                                                                                                                                        |     89|
|715   |    mul_10s_10s_18_1_1_U408                                          |hls_dummy_mul_10s_10s_18_1_1_2920                                                                                                                                        |     77|
|716   |    mul_10s_10s_18_1_1_U409                                          |hls_dummy_mul_10s_10s_18_1_1_2921                                                                                                                                        |    109|
|717   |    mul_10s_10s_18_1_1_U41                                           |hls_dummy_mul_10s_10s_18_1_1_2922                                                                                                                                        |     89|
|718   |    mul_10s_10s_18_1_1_U411                                          |hls_dummy_mul_10s_10s_18_1_1_2923                                                                                                                                        |    128|
|719   |    mul_10s_10s_18_1_1_U412                                          |hls_dummy_mul_10s_10s_18_1_1_2924                                                                                                                                        |    132|
|720   |    mul_10s_10s_18_1_1_U413                                          |hls_dummy_mul_10s_10s_18_1_1_2925                                                                                                                                        |     77|
|721   |    mul_10s_10s_18_1_1_U414                                          |hls_dummy_mul_10s_10s_18_1_1_2926                                                                                                                                        |     79|
|722   |    mul_10s_10s_18_1_1_U415                                          |hls_dummy_mul_10s_10s_18_1_1_2927                                                                                                                                        |    150|
|723   |    mul_10s_10s_18_1_1_U416                                          |hls_dummy_mul_10s_10s_18_1_1_2928                                                                                                                                        |     79|
|724   |    mul_10s_10s_18_1_1_U417                                          |hls_dummy_mul_10s_10s_18_1_1_2929                                                                                                                                        |     78|
|725   |    mul_10s_10s_18_1_1_U418                                          |hls_dummy_mul_10s_10s_18_1_1_2930                                                                                                                                        |     77|
|726   |    mul_10s_10s_18_1_1_U419                                          |hls_dummy_mul_10s_10s_18_1_1_2931                                                                                                                                        |     74|
|727   |    mul_10s_10s_18_1_1_U42                                           |hls_dummy_mul_10s_10s_18_1_1_2932                                                                                                                                        |    108|
|728   |    mul_10s_10s_18_1_1_U420                                          |hls_dummy_mul_10s_10s_18_1_1_2933                                                                                                                                        |     80|
|729   |    mul_10s_10s_18_1_1_U421                                          |hls_dummy_mul_10s_10s_18_1_1_2934                                                                                                                                        |     77|
|730   |    mul_10s_10s_18_1_1_U422                                          |hls_dummy_mul_10s_10s_18_1_1_2935                                                                                                                                        |     96|
|731   |    mul_10s_10s_18_1_1_U423                                          |hls_dummy_mul_10s_10s_18_1_1_2936                                                                                                                                        |     78|
|732   |    mul_10s_10s_18_1_1_U424                                          |hls_dummy_mul_10s_10s_18_1_1_2937                                                                                                                                        |    150|
|733   |    mul_10s_10s_18_1_1_U425                                          |hls_dummy_mul_10s_10s_18_1_1_2938                                                                                                                                        |    132|
|734   |    mul_10s_10s_18_1_1_U426                                          |hls_dummy_mul_10s_10s_18_1_1_2939                                                                                                                                        |    131|
|735   |    mul_10s_10s_18_1_1_U427                                          |hls_dummy_mul_10s_10s_18_1_1_2940                                                                                                                                        |     79|
|736   |    mul_10s_10s_18_1_1_U428                                          |hls_dummy_mul_10s_10s_18_1_1_2941                                                                                                                                        |     79|
|737   |    mul_10s_10s_18_1_1_U429                                          |hls_dummy_mul_10s_10s_18_1_1_2942                                                                                                                                        |    150|
|738   |    mul_10s_10s_18_1_1_U43                                           |hls_dummy_mul_10s_10s_18_1_1_2943                                                                                                                                        |     90|
|739   |    mul_10s_10s_18_1_1_U430                                          |hls_dummy_mul_10s_10s_18_1_1_2944                                                                                                                                        |     24|
|740   |    mul_10s_10s_18_1_1_U431                                          |hls_dummy_mul_10s_10s_18_1_1_2945                                                                                                                                        |    136|
|741   |    mul_10s_10s_18_1_1_U432                                          |hls_dummy_mul_10s_10s_18_1_1_2946                                                                                                                                        |    126|
|742   |    mul_10s_10s_18_1_1_U433                                          |hls_dummy_mul_10s_10s_18_1_1_2947                                                                                                                                        |     90|
|743   |    mul_10s_10s_18_1_1_U434                                          |hls_dummy_mul_10s_10s_18_1_1_2948                                                                                                                                        |     89|
|744   |    mul_10s_10s_18_1_1_U435                                          |hls_dummy_mul_10s_10s_18_1_1_2949                                                                                                                                        |    144|
|745   |    mul_10s_10s_18_1_1_U436                                          |hls_dummy_mul_10s_10s_18_1_1_2950                                                                                                                                        |     89|
|746   |    mul_10s_10s_18_1_1_U437                                          |hls_dummy_mul_10s_10s_18_1_1_2951                                                                                                                                        |     91|
|747   |    mul_10s_10s_18_1_1_U438                                          |hls_dummy_mul_10s_10s_18_1_1_2952                                                                                                                                        |     90|
|748   |    mul_10s_10s_18_1_1_U439                                          |hls_dummy_mul_10s_10s_18_1_1_2953                                                                                                                                        |     74|
|749   |    mul_10s_10s_18_1_1_U44                                           |hls_dummy_mul_10s_10s_18_1_1_2954                                                                                                                                        |    108|
|750   |    mul_10s_10s_18_1_1_U440                                          |hls_dummy_mul_10s_10s_18_1_1_2955                                                                                                                                        |     83|
|751   |    mul_10s_10s_18_1_1_U441                                          |hls_dummy_mul_10s_10s_18_1_1_2956                                                                                                                                        |     90|
|752   |    mul_10s_10s_18_1_1_U442                                          |hls_dummy_mul_10s_10s_18_1_1_2957                                                                                                                                        |    109|
|753   |    mul_10s_10s_18_1_1_U443                                          |hls_dummy_mul_10s_10s_18_1_1_2958                                                                                                                                        |     91|
|754   |    mul_10s_10s_18_1_1_U444                                          |hls_dummy_mul_10s_10s_18_1_1_2959                                                                                                                                        |    144|
|755   |    mul_10s_10s_18_1_1_U445                                          |hls_dummy_mul_10s_10s_18_1_1_2960                                                                                                                                        |    126|
|756   |    mul_10s_10s_18_1_1_U446                                          |hls_dummy_mul_10s_10s_18_1_1_2961                                                                                                                                        |    125|
|757   |    mul_10s_10s_18_1_1_U447                                          |hls_dummy_mul_10s_10s_18_1_1_2962                                                                                                                                        |     89|
|758   |    mul_10s_10s_18_1_1_U448                                          |hls_dummy_mul_10s_10s_18_1_1_2963                                                                                                                                        |     89|
|759   |    mul_10s_10s_18_1_1_U449                                          |hls_dummy_mul_10s_10s_18_1_1_2964                                                                                                                                        |    144|
|760   |    mul_10s_10s_18_1_1_U45                                           |hls_dummy_mul_10s_10s_18_1_1_2965                                                                                                                                        |     90|
|761   |    mul_10s_10s_18_1_1_U451                                          |hls_dummy_mul_10s_10s_18_1_1_2966                                                                                                                                        |    130|
|762   |    mul_10s_10s_18_1_1_U452                                          |hls_dummy_mul_10s_10s_18_1_1_2967                                                                                                                                        |     78|
|763   |    mul_10s_10s_18_1_1_U453                                          |hls_dummy_mul_10s_10s_18_1_1_2968                                                                                                                                        |     77|
|764   |    mul_10s_10s_18_1_1_U454                                          |hls_dummy_mul_10s_10s_18_1_1_2969                                                                                                                                        |     78|
|765   |    mul_10s_10s_18_1_1_U455                                          |hls_dummy_mul_10s_10s_18_1_1_2970                                                                                                                                        |     96|
|766   |    mul_10s_10s_18_1_1_U456                                          |hls_dummy_mul_10s_10s_18_1_1_2971                                                                                                                                        |     78|
|767   |    mul_10s_10s_18_1_1_U457                                          |hls_dummy_mul_10s_10s_18_1_1_2972                                                                                                                                        |    132|
|768   |    mul_10s_10s_18_1_1_U458                                          |hls_dummy_mul_10s_10s_18_1_1_2973                                                                                                                                        |     77|
|769   |    mul_10s_10s_18_1_1_U459                                          |hls_dummy_mul_10s_10s_18_1_1_2974                                                                                                                                        |     79|
|770   |    mul_10s_10s_18_1_1_U46                                           |hls_dummy_mul_10s_10s_18_1_1_2975                                                                                                                                        |     89|
|771   |    mul_10s_10s_18_1_1_U460                                          |hls_dummy_mul_10s_10s_18_1_1_2976                                                                                                                                        |     88|
|772   |    mul_10s_10s_18_1_1_U461                                          |hls_dummy_mul_10s_10s_18_1_1_2977                                                                                                                                        |     77|
|773   |    mul_10s_10s_18_1_1_U462                                          |hls_dummy_mul_10s_10s_18_1_1_2978                                                                                                                                        |     96|
|774   |    mul_10s_10s_18_1_1_U463                                          |hls_dummy_mul_10s_10s_18_1_1_2979                                                                                                                                        |     78|
|775   |    mul_10s_10s_18_1_1_U464                                          |hls_dummy_mul_10s_10s_18_1_1_2980                                                                                                                                        |    150|
|776   |    mul_10s_10s_18_1_1_U465                                          |hls_dummy_mul_10s_10s_18_1_1_2981                                                                                                                                        |    132|
|777   |    mul_10s_10s_18_1_1_U466                                          |hls_dummy_mul_10s_10s_18_1_1_2982                                                                                                                                        |    131|
|778   |    mul_10s_10s_18_1_1_U467                                          |hls_dummy_mul_10s_10s_18_1_1_2983                                                                                                                                        |     82|
|779   |    mul_10s_10s_18_1_1_U468                                          |hls_dummy_mul_10s_10s_18_1_1_2984                                                                                                                                        |     82|
|780   |    mul_10s_10s_18_1_1_U469                                          |hls_dummy_mul_10s_10s_18_1_1_2985                                                                                                                                        |    150|
|781   |    mul_10s_10s_18_1_1_U47                                           |hls_dummy_mul_10s_10s_18_1_1_2986                                                                                                                                        |     82|
|782   |    mul_10s_10s_18_1_1_U470                                          |hls_dummy_mul_10s_10s_18_1_1_2987                                                                                                                                        |     24|
|783   |    mul_10s_10s_18_1_1_U471                                          |hls_dummy_mul_10s_10s_18_1_1_2988                                                                                                                                        |    132|
|784   |    mul_10s_10s_18_1_1_U472                                          |hls_dummy_mul_10s_10s_18_1_1_2989                                                                                                                                        |     91|
|785   |    mul_10s_10s_18_1_1_U473                                          |hls_dummy_mul_10s_10s_18_1_1_2990                                                                                                                                        |     90|
|786   |    mul_10s_10s_18_1_1_U474                                          |hls_dummy_mul_10s_10s_18_1_1_2991                                                                                                                                        |     89|
|787   |    mul_10s_10s_18_1_1_U475                                          |hls_dummy_mul_10s_10s_18_1_1_2992                                                                                                                                        |    109|
|788   |    mul_10s_10s_18_1_1_U476                                          |hls_dummy_mul_10s_10s_18_1_1_2993                                                                                                                                        |     89|
|789   |    mul_10s_10s_18_1_1_U477                                          |hls_dummy_mul_10s_10s_18_1_1_2994                                                                                                                                        |    126|
|790   |    mul_10s_10s_18_1_1_U478                                          |hls_dummy_mul_10s_10s_18_1_1_2995                                                                                                                                        |     90|
|791   |    mul_10s_10s_18_1_1_U479                                          |hls_dummy_mul_10s_10s_18_1_1_2996                                                                                                                                        |     89|
|792   |    mul_10s_10s_18_1_1_U48                                           |hls_dummy_mul_10s_10s_18_1_1_2997                                                                                                                                        |     82|
|793   |    mul_10s_10s_18_1_1_U480                                          |hls_dummy_mul_10s_10s_18_1_1_2998                                                                                                                                        |     69|
|794   |    mul_10s_10s_18_1_1_U481                                          |hls_dummy_mul_10s_10s_18_1_1_2999                                                                                                                                        |     90|
|795   |    mul_10s_10s_18_1_1_U482                                          |hls_dummy_mul_10s_10s_18_1_1_3000                                                                                                                                        |    109|
|796   |    mul_10s_10s_18_1_1_U483                                          |hls_dummy_mul_10s_10s_18_1_1_3001                                                                                                                                        |     91|
|797   |    mul_10s_10s_18_1_1_U484                                          |hls_dummy_mul_10s_10s_18_1_1_3002                                                                                                                                        |    144|
|798   |    mul_10s_10s_18_1_1_U485                                          |hls_dummy_mul_10s_10s_18_1_1_3003                                                                                                                                        |    126|
|799   |    mul_10s_10s_18_1_1_U486                                          |hls_dummy_mul_10s_10s_18_1_1_3004                                                                                                                                        |    125|
|800   |    mul_10s_10s_18_1_1_U487                                          |hls_dummy_mul_10s_10s_18_1_1_3005                                                                                                                                        |     78|
|801   |    mul_10s_10s_18_1_1_U488                                          |hls_dummy_mul_10s_10s_18_1_1_3006                                                                                                                                        |     77|
|802   |    mul_10s_10s_18_1_1_U489                                          |hls_dummy_mul_10s_10s_18_1_1_3007                                                                                                                                        |    144|
|803   |    mul_10s_10s_18_1_1_U49                                           |hls_dummy_mul_10s_10s_18_1_1_3008                                                                                                                                        |    108|
|804   |    mul_10s_10s_18_1_1_U491                                          |hls_dummy_mul_10s_10s_18_1_1_3009                                                                                                                                        |    130|
|805   |    mul_10s_10s_18_1_1_U492                                          |hls_dummy_mul_10s_10s_18_1_1_3010                                                                                                                                        |     78|
|806   |    mul_10s_10s_18_1_1_U493                                          |hls_dummy_mul_10s_10s_18_1_1_3011                                                                                                                                        |     77|
|807   |    mul_10s_10s_18_1_1_U494                                          |hls_dummy_mul_10s_10s_18_1_1_3012                                                                                                                                        |     78|
|808   |    mul_10s_10s_18_1_1_U495                                          |hls_dummy_mul_10s_10s_18_1_1_3013                                                                                                                                        |     96|
|809   |    mul_10s_10s_18_1_1_U496                                          |hls_dummy_mul_10s_10s_18_1_1_3014                                                                                                                                        |     78|
|810   |    mul_10s_10s_18_1_1_U497                                          |hls_dummy_mul_10s_10s_18_1_1_3015                                                                                                                                        |    132|
|811   |    mul_10s_10s_18_1_1_U498                                          |hls_dummy_mul_10s_10s_18_1_1_3016                                                                                                                                        |     77|
|812   |    mul_10s_10s_18_1_1_U499                                          |hls_dummy_mul_10s_10s_18_1_1_3017                                                                                                                                        |     79|
|813   |    mul_10s_10s_18_1_1_U500                                          |hls_dummy_mul_10s_10s_18_1_1_3018                                                                                                                                        |     96|
|814   |    mul_10s_10s_18_1_1_U501                                          |hls_dummy_mul_10s_10s_18_1_1_3019                                                                                                                                        |     77|
|815   |    mul_10s_10s_18_1_1_U502                                          |hls_dummy_mul_10s_10s_18_1_1_3020                                                                                                                                        |     96|
|816   |    mul_10s_10s_18_1_1_U503                                          |hls_dummy_mul_10s_10s_18_1_1_3021                                                                                                                                        |     78|
|817   |    mul_10s_10s_18_1_1_U504                                          |hls_dummy_mul_10s_10s_18_1_1_3022                                                                                                                                        |    150|
|818   |    mul_10s_10s_18_1_1_U505                                          |hls_dummy_mul_10s_10s_18_1_1_3023                                                                                                                                        |    132|
|819   |    mul_10s_10s_18_1_1_U506                                          |hls_dummy_mul_10s_10s_18_1_1_3024                                                                                                                                        |    131|
|820   |    mul_10s_10s_18_1_1_U507                                          |hls_dummy_mul_10s_10s_18_1_1_3025                                                                                                                                        |     82|
|821   |    mul_10s_10s_18_1_1_U508                                          |hls_dummy_mul_10s_10s_18_1_1_3026                                                                                                                                        |     82|
|822   |    mul_10s_10s_18_1_1_U509                                          |hls_dummy_mul_10s_10s_18_1_1_3027                                                                                                                                        |    150|
|823   |    mul_10s_10s_18_1_1_U51                                           |hls_dummy_mul_10s_10s_18_1_1_3028                                                                                                                                        |    129|
|824   |    mul_10s_10s_18_1_1_U510                                          |hls_dummy_mul_10s_10s_18_1_1_3029                                                                                                                                        |     24|
|825   |    mul_10s_10s_18_1_1_U511                                          |hls_dummy_mul_10s_10s_18_1_1_3030                                                                                                                                        |    132|
|826   |    mul_10s_10s_18_1_1_U512                                          |hls_dummy_mul_10s_10s_18_1_1_3031                                                                                                                                        |     91|
|827   |    mul_10s_10s_18_1_1_U513                                          |hls_dummy_mul_10s_10s_18_1_1_3032                                                                                                                                        |     90|
|828   |    mul_10s_10s_18_1_1_U514                                          |hls_dummy_mul_10s_10s_18_1_1_3033                                                                                                                                        |     89|
|829   |    mul_10s_10s_18_1_1_U515                                          |hls_dummy_mul_10s_10s_18_1_1_3034                                                                                                                                        |    109|
|830   |    mul_10s_10s_18_1_1_U516                                          |hls_dummy_mul_10s_10s_18_1_1_3035                                                                                                                                        |     89|
|831   |    mul_10s_10s_18_1_1_U517                                          |hls_dummy_mul_10s_10s_18_1_1_3036                                                                                                                                        |    126|
|832   |    mul_10s_10s_18_1_1_U518                                          |hls_dummy_mul_10s_10s_18_1_1_3037                                                                                                                                        |     90|
|833   |    mul_10s_10s_18_1_1_U519                                          |hls_dummy_mul_10s_10s_18_1_1_3038                                                                                                                                        |     89|
|834   |    mul_10s_10s_18_1_1_U52                                           |hls_dummy_mul_10s_10s_18_1_1_3039                                                                                                                                        |     78|
|835   |    mul_10s_10s_18_1_1_U520                                          |hls_dummy_mul_10s_10s_18_1_1_3040                                                                                                                                        |     63|
|836   |    mul_10s_10s_18_1_1_U521                                          |hls_dummy_mul_10s_10s_18_1_1_3041                                                                                                                                        |     90|
|837   |    mul_10s_10s_18_1_1_U522                                          |hls_dummy_mul_10s_10s_18_1_1_3042                                                                                                                                        |    109|
|838   |    mul_10s_10s_18_1_1_U523                                          |hls_dummy_mul_10s_10s_18_1_1_3043                                                                                                                                        |     91|
|839   |    mul_10s_10s_18_1_1_U524                                          |hls_dummy_mul_10s_10s_18_1_1_3044                                                                                                                                        |    144|
|840   |    mul_10s_10s_18_1_1_U525                                          |hls_dummy_mul_10s_10s_18_1_1_3045                                                                                                                                        |    126|
|841   |    mul_10s_10s_18_1_1_U526                                          |hls_dummy_mul_10s_10s_18_1_1_3046                                                                                                                                        |    125|
|842   |    mul_10s_10s_18_1_1_U527                                          |hls_dummy_mul_10s_10s_18_1_1_3047                                                                                                                                        |     77|
|843   |    mul_10s_10s_18_1_1_U528                                          |hls_dummy_mul_10s_10s_18_1_1_3048                                                                                                                                        |     77|
|844   |    mul_10s_10s_18_1_1_U529                                          |hls_dummy_mul_10s_10s_18_1_1_3049                                                                                                                                        |    144|
|845   |    mul_10s_10s_18_1_1_U53                                           |hls_dummy_mul_10s_10s_18_1_1_3050                                                                                                                                        |     77|
|846   |    mul_10s_10s_18_1_1_U531                                          |hls_dummy_mul_10s_10s_18_1_1_3051                                                                                                                                        |    130|
|847   |    mul_10s_10s_18_1_1_U532                                          |hls_dummy_mul_10s_10s_18_1_1_3052                                                                                                                                        |     78|
|848   |    mul_10s_10s_18_1_1_U533                                          |hls_dummy_mul_10s_10s_18_1_1_3053                                                                                                                                        |     77|
|849   |    mul_10s_10s_18_1_1_U534                                          |hls_dummy_mul_10s_10s_18_1_1_3054                                                                                                                                        |     79|
|850   |    mul_10s_10s_18_1_1_U535                                          |hls_dummy_mul_10s_10s_18_1_1_3055                                                                                                                                        |     96|
|851   |    mul_10s_10s_18_1_1_U536                                          |hls_dummy_mul_10s_10s_18_1_1_3056                                                                                                                                        |     79|
|852   |    mul_10s_10s_18_1_1_U537                                          |hls_dummy_mul_10s_10s_18_1_1_3057                                                                                                                                        |    132|
|853   |    mul_10s_10s_18_1_1_U538                                          |hls_dummy_mul_10s_10s_18_1_1_3058                                                                                                                                        |     77|
|854   |    mul_10s_10s_18_1_1_U539                                          |hls_dummy_mul_10s_10s_18_1_1_3059                                                                                                                                        |     82|
|855   |    mul_10s_10s_18_1_1_U54                                           |hls_dummy_mul_10s_10s_18_1_1_3060                                                                                                                                        |     88|
|856   |    mul_10s_10s_18_1_1_U540                                          |hls_dummy_mul_10s_10s_18_1_1_3061                                                                                                                                        |     82|
|857   |    mul_10s_10s_18_1_1_U541                                          |hls_dummy_mul_10s_10s_18_1_1_3062                                                                                                                                        |     77|
|858   |    mul_10s_10s_18_1_1_U542                                          |hls_dummy_mul_10s_10s_18_1_1_3063                                                                                                                                        |     96|
|859   |    mul_10s_10s_18_1_1_U543                                          |hls_dummy_mul_10s_10s_18_1_1_3064                                                                                                                                        |     78|
|860   |    mul_10s_10s_18_1_1_U544                                          |hls_dummy_mul_10s_10s_18_1_1_3065                                                                                                                                        |     96|
|861   |    mul_10s_10s_18_1_1_U545                                          |hls_dummy_mul_10s_10s_18_1_1_3066                                                                                                                                        |     78|
|862   |    mul_10s_10s_18_1_1_U546                                          |hls_dummy_mul_10s_10s_18_1_1_3067                                                                                                                                        |     77|
|863   |    mul_10s_10s_18_1_1_U547                                          |hls_dummy_mul_10s_10s_18_1_1_3068                                                                                                                                        |     79|
|864   |    mul_10s_10s_18_1_1_U548                                          |hls_dummy_mul_10s_10s_18_1_1_3069                                                                                                                                        |     78|
|865   |    mul_10s_10s_18_1_1_U549                                          |hls_dummy_mul_10s_10s_18_1_1_3070                                                                                                                                        |    150|
|866   |    mul_10s_10s_18_1_1_U55                                           |hls_dummy_mul_10s_10s_18_1_1_3071                                                                                                                                        |     96|
|867   |    mul_10s_10s_18_1_1_U550                                          |hls_dummy_mul_10s_10s_18_1_1_3072                                                                                                                                        |     24|
|868   |    mul_10s_10s_18_1_1_U551                                          |hls_dummy_mul_10s_10s_18_1_1_3073                                                                                                                                        |    132|
|869   |    mul_10s_10s_18_1_1_U552                                          |hls_dummy_mul_10s_10s_18_1_1_3074                                                                                                                                        |     91|
|870   |    mul_10s_10s_18_1_1_U553                                          |hls_dummy_mul_10s_10s_18_1_1_3075                                                                                                                                        |     90|
|871   |    mul_10s_10s_18_1_1_U554                                          |hls_dummy_mul_10s_10s_18_1_1_3076                                                                                                                                        |     81|
|872   |    mul_10s_10s_18_1_1_U555                                          |hls_dummy_mul_10s_10s_18_1_1_3077                                                                                                                                        |    109|
|873   |    mul_10s_10s_18_1_1_U556                                          |hls_dummy_mul_10s_10s_18_1_1_3078                                                                                                                                        |     89|
|874   |    mul_10s_10s_18_1_1_U557                                          |hls_dummy_mul_10s_10s_18_1_1_3079                                                                                                                                        |    126|
|875   |    mul_10s_10s_18_1_1_U558                                          |hls_dummy_mul_10s_10s_18_1_1_3080                                                                                                                                        |     90|
|876   |    mul_10s_10s_18_1_1_U559                                          |hls_dummy_mul_10s_10s_18_1_1_3081                                                                                                                                        |     77|
|877   |    mul_10s_10s_18_1_1_U56                                           |hls_dummy_mul_10s_10s_18_1_1_3082                                                                                                                                        |     79|
|878   |    mul_10s_10s_18_1_1_U560                                          |hls_dummy_mul_10s_10s_18_1_1_3083                                                                                                                                        |     83|
|879   |    mul_10s_10s_18_1_1_U561                                          |hls_dummy_mul_10s_10s_18_1_1_3084                                                                                                                                        |     90|
|880   |    mul_10s_10s_18_1_1_U562                                          |hls_dummy_mul_10s_10s_18_1_1_3085                                                                                                                                        |    109|
|881   |    mul_10s_10s_18_1_1_U563                                          |hls_dummy_mul_10s_10s_18_1_1_3086                                                                                                                                        |     91|
|882   |    mul_10s_10s_18_1_1_U564                                          |hls_dummy_mul_10s_10s_18_1_1_3087                                                                                                                                        |    109|
|883   |    mul_10s_10s_18_1_1_U565                                          |hls_dummy_mul_10s_10s_18_1_1_3088                                                                                                                                        |     91|
|884   |    mul_10s_10s_18_1_1_U566                                          |hls_dummy_mul_10s_10s_18_1_1_3089                                                                                                                                        |     90|
|885   |    mul_10s_10s_18_1_1_U567                                          |hls_dummy_mul_10s_10s_18_1_1_3090                                                                                                                                        |     89|
|886   |    mul_10s_10s_18_1_1_U568                                          |hls_dummy_mul_10s_10s_18_1_1_3091                                                                                                                                        |     79|
|887   |    mul_10s_10s_18_1_1_U569                                          |hls_dummy_mul_10s_10s_18_1_1_3092                                                                                                                                        |    144|
|888   |    mul_10s_10s_18_1_1_U57                                           |hls_dummy_mul_10s_10s_18_1_1_3093                                                                                                                                        |     78|
|889   |    mul_10s_10s_18_1_1_U571                                          |hls_dummy_mul_10s_10s_18_1_1_3094                                                                                                                                        |    130|
|890   |    mul_10s_10s_18_1_1_U572                                          |hls_dummy_mul_10s_10s_18_1_1_3095                                                                                                                                        |     78|
|891   |    mul_10s_10s_18_1_1_U573                                          |hls_dummy_mul_10s_10s_18_1_1_3096                                                                                                                                        |     77|
|892   |    mul_10s_10s_18_1_1_U574                                          |hls_dummy_mul_10s_10s_18_1_1_3097                                                                                                                                        |    131|
|893   |    mul_10s_10s_18_1_1_U575                                          |hls_dummy_mul_10s_10s_18_1_1_3098                                                                                                                                        |     96|
|894   |    mul_10s_10s_18_1_1_U576                                          |hls_dummy_mul_10s_10s_18_1_1_3099                                                                                                                                        |     78|
|895   |    mul_10s_10s_18_1_1_U577                                          |hls_dummy_mul_10s_10s_18_1_1_3100                                                                                                                                        |     78|
|896   |    mul_10s_10s_18_1_1_U578                                          |hls_dummy_mul_10s_10s_18_1_1_3101                                                                                                                                        |    131|
|897   |    mul_10s_10s_18_1_1_U579                                          |hls_dummy_mul_10s_10s_18_1_1_3102                                                                                                                                        |     88|
|898   |    mul_10s_10s_18_1_1_U58                                           |hls_dummy_mul_10s_10s_18_1_1_3103                                                                                                                                        |     77|
|899   |    mul_10s_10s_18_1_1_U580                                          |hls_dummy_mul_10s_10s_18_1_1_3104                                                                                                                                        |     80|
|900   |    mul_10s_10s_18_1_1_U581                                          |hls_dummy_mul_10s_10s_18_1_1_3105                                                                                                                                        |     77|
|901   |    mul_10s_10s_18_1_1_U582                                          |hls_dummy_mul_10s_10s_18_1_1_3106                                                                                                                                        |     96|
|902   |    mul_10s_10s_18_1_1_U583                                          |hls_dummy_mul_10s_10s_18_1_1_3107                                                                                                                                        |     78|
|903   |    mul_10s_10s_18_1_1_U584                                          |hls_dummy_mul_10s_10s_18_1_1_3108                                                                                                                                        |    150|
|904   |    mul_10s_10s_18_1_1_U585                                          |hls_dummy_mul_10s_10s_18_1_1_3109                                                                                                                                        |     78|
|905   |    mul_10s_10s_18_1_1_U586                                          |hls_dummy_mul_10s_10s_18_1_1_3110                                                                                                                                        |     77|
|906   |    mul_10s_10s_18_1_1_U587                                          |hls_dummy_mul_10s_10s_18_1_1_3111                                                                                                                                        |     78|
|907   |    mul_10s_10s_18_1_1_U588                                          |hls_dummy_mul_10s_10s_18_1_1_3112                                                                                                                                        |     88|
|908   |    mul_10s_10s_18_1_1_U589                                          |hls_dummy_mul_10s_10s_18_1_1_3113                                                                                                                                        |    150|
|909   |    mul_10s_10s_18_1_1_U59                                           |hls_dummy_mul_10s_10s_18_1_1_3114                                                                                                                                        |     88|
|910   |    mul_10s_10s_18_1_1_U590                                          |hls_dummy_mul_10s_10s_18_1_1_3115                                                                                                                                        |     24|
|911   |    mul_10s_10s_18_1_1_U591                                          |hls_dummy_mul_10s_10s_18_1_1_3116                                                                                                                                        |    132|
|912   |    mul_10s_10s_18_1_1_U592                                          |hls_dummy_mul_10s_10s_18_1_1_3117                                                                                                                                        |     91|
|913   |    mul_10s_10s_18_1_1_U593                                          |hls_dummy_mul_10s_10s_18_1_1_3118                                                                                                                                        |     90|
|914   |    mul_10s_10s_18_1_1_U594                                          |hls_dummy_mul_10s_10s_18_1_1_3119                                                                                                                                        |    124|
|915   |    mul_10s_10s_18_1_1_U595                                          |hls_dummy_mul_10s_10s_18_1_1_3120                                                                                                                                        |    108|
|916   |    mul_10s_10s_18_1_1_U596                                          |hls_dummy_mul_10s_10s_18_1_1_3121                                                                                                                                        |     89|
|917   |    mul_10s_10s_18_1_1_U597                                          |hls_dummy_mul_10s_10s_18_1_1_3122                                                                                                                                        |     91|
|918   |    mul_10s_10s_18_1_1_U598                                          |hls_dummy_mul_10s_10s_18_1_1_3123                                                                                                                                        |    125|
|919   |    mul_10s_10s_18_1_1_U599                                          |hls_dummy_mul_10s_10s_18_1_1_3124                                                                                                                                        |     69|
|920   |    mul_10s_10s_18_1_1_U60                                           |hls_dummy_mul_10s_10s_18_1_1_3125                                                                                                                                        |     88|
|921   |    mul_10s_10s_18_1_1_U600                                          |hls_dummy_mul_10s_10s_18_1_1_3126                                                                                                                                        |     77|
|922   |    mul_10s_10s_18_1_1_U601                                          |hls_dummy_mul_10s_10s_18_1_1_3127                                                                                                                                        |     90|
|923   |    mul_10s_10s_18_1_1_U602                                          |hls_dummy_mul_10s_10s_18_1_1_3128                                                                                                                                        |    109|
|924   |    mul_10s_10s_18_1_1_U603                                          |hls_dummy_mul_10s_10s_18_1_1_3129                                                                                                                                        |     91|
|925   |    mul_10s_10s_18_1_1_U604                                          |hls_dummy_mul_10s_10s_18_1_1_3130                                                                                                                                        |    144|
|926   |    mul_10s_10s_18_1_1_U605                                          |hls_dummy_mul_10s_10s_18_1_1_3131                                                                                                                                        |     91|
|927   |    mul_10s_10s_18_1_1_U606                                          |hls_dummy_mul_10s_10s_18_1_1_3132                                                                                                                                        |     90|
|928   |    mul_10s_10s_18_1_1_U607                                          |hls_dummy_mul_10s_10s_18_1_1_3133                                                                                                                                        |     89|
|929   |    mul_10s_10s_18_1_1_U608                                          |hls_dummy_mul_10s_10s_18_1_1_3134                                                                                                                                        |     69|
|930   |    mul_10s_10s_18_1_1_U609                                          |hls_dummy_mul_10s_10s_18_1_1_3135                                                                                                                                        |    144|
|931   |    mul_10s_10s_18_1_1_U61                                           |hls_dummy_mul_10s_10s_18_1_1_3136                                                                                                                                        |     77|
|932   |    mul_10s_10s_18_1_1_U611                                          |hls_dummy_mul_10s_10s_18_1_1_3137                                                                                                                                        |    128|
|933   |    mul_10s_10s_18_1_1_U612                                          |hls_dummy_mul_10s_10s_18_1_1_3138                                                                                                                                        |    132|
|934   |    mul_10s_10s_18_1_1_U613                                          |hls_dummy_mul_10s_10s_18_1_1_3139                                                                                                                                        |    131|
|935   |    mul_10s_10s_18_1_1_U614                                          |hls_dummy_mul_10s_10s_18_1_1_3140                                                                                                                                        |     78|
|936   |    mul_10s_10s_18_1_1_U615                                          |hls_dummy_mul_10s_10s_18_1_1_3141                                                                                                                                        |     96|
|937   |    mul_10s_10s_18_1_1_U616                                          |hls_dummy_mul_10s_10s_18_1_1_3142                                                                                                                                        |     82|
|938   |    mul_10s_10s_18_1_1_U617                                          |hls_dummy_mul_10s_10s_18_1_1_3143                                                                                                                                        |     78|
|939   |    mul_10s_10s_18_1_1_U618                                          |hls_dummy_mul_10s_10s_18_1_1_3144                                                                                                                                        |    131|
|940   |    mul_10s_10s_18_1_1_U619                                          |hls_dummy_mul_10s_10s_18_1_1_3145                                                                                                                                        |     80|
|941   |    mul_10s_10s_18_1_1_U62                                           |hls_dummy_mul_10s_10s_18_1_1_3146                                                                                                                                        |     96|
|942   |    mul_10s_10s_18_1_1_U620                                          |hls_dummy_mul_10s_10s_18_1_1_3147                                                                                                                                        |     82|
|943   |    mul_10s_10s_18_1_1_U621                                          |hls_dummy_mul_10s_10s_18_1_1_3148                                                                                                                                        |     77|
|944   |    mul_10s_10s_18_1_1_U622                                          |hls_dummy_mul_10s_10s_18_1_1_3149                                                                                                                                        |     96|
|945   |    mul_10s_10s_18_1_1_U623                                          |hls_dummy_mul_10s_10s_18_1_1_3150                                                                                                                                        |     78|
|946   |    mul_10s_10s_18_1_1_U624                                          |hls_dummy_mul_10s_10s_18_1_1_3151                                                                                                                                        |    150|
|947   |    mul_10s_10s_18_1_1_U625                                          |hls_dummy_mul_10s_10s_18_1_1_3152                                                                                                                                        |     78|
|948   |    mul_10s_10s_18_1_1_U626                                          |hls_dummy_mul_10s_10s_18_1_1_3153                                                                                                                                        |     77|
|949   |    mul_10s_10s_18_1_1_U627                                          |hls_dummy_mul_10s_10s_18_1_1_3154                                                                                                                                        |     82|
|950   |    mul_10s_10s_18_1_1_U628                                          |hls_dummy_mul_10s_10s_18_1_1_3155                                                                                                                                        |     80|
|951   |    mul_10s_10s_18_1_1_U629                                          |hls_dummy_mul_10s_10s_18_1_1_3156                                                                                                                                        |    150|
|952   |    mul_10s_10s_18_1_1_U63                                           |hls_dummy_mul_10s_10s_18_1_1_3157                                                                                                                                        |    132|
|953   |    mul_10s_10s_18_1_1_U630                                          |hls_dummy_mul_10s_10s_18_1_1_3158                                                                                                                                        |     24|
|954   |    mul_10s_10s_18_1_1_U631                                          |hls_dummy_mul_10s_10s_18_1_1_3159                                                                                                                                        |    136|
|955   |    mul_10s_10s_18_1_1_U632                                          |hls_dummy_mul_10s_10s_18_1_1_3160                                                                                                                                        |    125|
|956   |    mul_10s_10s_18_1_1_U633                                          |hls_dummy_mul_10s_10s_18_1_1_3161                                                                                                                                        |    124|
|957   |    mul_10s_10s_18_1_1_U634                                          |hls_dummy_mul_10s_10s_18_1_1_3162                                                                                                                                        |     89|
|958   |    mul_10s_10s_18_1_1_U635                                          |hls_dummy_mul_10s_10s_18_1_1_3163                                                                                                                                        |    108|
|959   |    mul_10s_10s_18_1_1_U636                                          |hls_dummy_mul_10s_10s_18_1_1_3164                                                                                                                                        |     77|
|960   |    mul_10s_10s_18_1_1_U637                                          |hls_dummy_mul_10s_10s_18_1_1_3165                                                                                                                                        |     91|
|961   |    mul_10s_10s_18_1_1_U638                                          |hls_dummy_mul_10s_10s_18_1_1_3166                                                                                                                                        |    125|
|962   |    mul_10s_10s_18_1_1_U639                                          |hls_dummy_mul_10s_10s_18_1_1_3167                                                                                                                                        |     77|
|963   |    mul_10s_10s_18_1_1_U64                                           |hls_dummy_mul_10s_10s_18_1_1_3168                                                                                                                                        |     96|
|964   |    mul_10s_10s_18_1_1_U640                                          |hls_dummy_mul_10s_10s_18_1_1_3169                                                                                                                                        |     77|
|965   |    mul_10s_10s_18_1_1_U641                                          |hls_dummy_mul_10s_10s_18_1_1_3170                                                                                                                                        |     90|
|966   |    mul_10s_10s_18_1_1_U642                                          |hls_dummy_mul_10s_10s_18_1_1_3171                                                                                                                                        |    109|
|967   |    mul_10s_10s_18_1_1_U643                                          |hls_dummy_mul_10s_10s_18_1_1_3172                                                                                                                                        |     91|
|968   |    mul_10s_10s_18_1_1_U644                                          |hls_dummy_mul_10s_10s_18_1_1_3173                                                                                                                                        |    144|
|969   |    mul_10s_10s_18_1_1_U645                                          |hls_dummy_mul_10s_10s_18_1_1_3174                                                                                                                                        |     91|
|970   |    mul_10s_10s_18_1_1_U646                                          |hls_dummy_mul_10s_10s_18_1_1_3175                                                                                                                                        |     90|
|971   |    mul_10s_10s_18_1_1_U647                                          |hls_dummy_mul_10s_10s_18_1_1_3176                                                                                                                                        |     77|
|972   |    mul_10s_10s_18_1_1_U648                                          |hls_dummy_mul_10s_10s_18_1_1_3177                                                                                                                                        |     77|
|973   |    mul_10s_10s_18_1_1_U649                                          |hls_dummy_mul_10s_10s_18_1_1_3178                                                                                                                                        |    144|
|974   |    mul_10s_10s_18_1_1_U65                                           |hls_dummy_mul_10s_10s_18_1_1_3179                                                                                                                                        |     78|
|975   |    mul_10s_10s_18_1_1_U651                                          |hls_dummy_mul_10s_10s_18_1_1_3180                                                                                                                                        |    129|
|976   |    mul_10s_10s_18_1_1_U652                                          |hls_dummy_mul_10s_10s_18_1_1_3181                                                                                                                                        |    132|
|977   |    mul_10s_10s_18_1_1_U653                                          |hls_dummy_mul_10s_10s_18_1_1_3182                                                                                                                                        |    131|
|978   |    mul_10s_10s_18_1_1_U654                                          |hls_dummy_mul_10s_10s_18_1_1_3183                                                                                                                                        |     79|
|979   |    mul_10s_10s_18_1_1_U655                                          |hls_dummy_mul_10s_10s_18_1_1_3184                                                                                                                                        |     96|
|980   |    mul_10s_10s_18_1_1_U656                                          |hls_dummy_mul_10s_10s_18_1_1_3185                                                                                                                                        |     79|
|981   |    mul_10s_10s_18_1_1_U657                                          |hls_dummy_mul_10s_10s_18_1_1_3186                                                                                                                                        |     84|
|982   |    mul_10s_10s_18_1_1_U658                                          |hls_dummy_mul_10s_10s_18_1_1_3187                                                                                                                                        |    131|
|983   |    mul_10s_10s_18_1_1_U659                                          |hls_dummy_mul_10s_10s_18_1_1_3188                                                                                                                                        |     82|
|984   |    mul_10s_10s_18_1_1_U66                                           |hls_dummy_mul_10s_10s_18_1_1_3189                                                                                                                                        |     77|
|985   |    mul_10s_10s_18_1_1_U660                                          |hls_dummy_mul_10s_10s_18_1_1_3190                                                                                                                                        |     81|
|986   |    mul_10s_10s_18_1_1_U661                                          |hls_dummy_mul_10s_10s_18_1_1_3191                                                                                                                                        |     77|
|987   |    mul_10s_10s_18_1_1_U662                                          |hls_dummy_mul_10s_10s_18_1_1_3192                                                                                                                                        |     96|
|988   |    mul_10s_10s_18_1_1_U663                                          |hls_dummy_mul_10s_10s_18_1_1_3193                                                                                                                                        |     78|
|989   |    mul_10s_10s_18_1_1_U664                                          |hls_dummy_mul_10s_10s_18_1_1_3194                                                                                                                                        |    150|
|990   |    mul_10s_10s_18_1_1_U665                                          |hls_dummy_mul_10s_10s_18_1_1_3195                                                                                                                                        |     78|
|991   |    mul_10s_10s_18_1_1_U666                                          |hls_dummy_mul_10s_10s_18_1_1_3196                                                                                                                                        |     77|
|992   |    mul_10s_10s_18_1_1_U667                                          |hls_dummy_mul_10s_10s_18_1_1_3197                                                                                                                                        |     80|
|993   |    mul_10s_10s_18_1_1_U668                                          |hls_dummy_mul_10s_10s_18_1_1_3198                                                                                                                                        |     80|
|994   |    mul_10s_10s_18_1_1_U669                                          |hls_dummy_mul_10s_10s_18_1_1_3199                                                                                                                                        |    100|
|995   |    mul_10s_10s_18_1_1_U67                                           |hls_dummy_mul_10s_10s_18_1_1_3200                                                                                                                                        |     83|
|996   |    mul_10s_10s_18_1_1_U670                                          |hls_dummy_mul_10s_10s_18_1_1_3201                                                                                                                                        |     24|
|997   |    mul_10s_10s_18_1_1_U671                                          |hls_dummy_mul_10s_10s_18_1_1_3202                                                                                                                                        |    135|
|998   |    mul_10s_10s_18_1_1_U672                                          |hls_dummy_mul_10s_10s_18_1_1_3203                                                                                                                                        |    126|
|999   |    mul_10s_10s_18_1_1_U673                                          |hls_dummy_mul_10s_10s_18_1_1_3204                                                                                                                                        |    125|
|1000  |    mul_10s_10s_18_1_1_U674                                          |hls_dummy_mul_10s_10s_18_1_1_3205                                                                                                                                        |     89|
|1001  |    mul_10s_10s_18_1_1_U675                                          |hls_dummy_mul_10s_10s_18_1_1_3206                                                                                                                                        |    109|
|1002  |    mul_10s_10s_18_1_1_U676                                          |hls_dummy_mul_10s_10s_18_1_1_3207                                                                                                                                        |     89|
|1003  |    mul_10s_10s_18_1_1_U677                                          |hls_dummy_mul_10s_10s_18_1_1_3208                                                                                                                                        |     77|
|1004  |    mul_10s_10s_18_1_1_U678                                          |hls_dummy_mul_10s_10s_18_1_1_3209                                                                                                                                        |    125|
|1005  |    mul_10s_10s_18_1_1_U679                                          |hls_dummy_mul_10s_10s_18_1_1_3210                                                                                                                                        |     84|
|1006  |    mul_10s_10s_18_1_1_U68                                           |hls_dummy_mul_10s_10s_18_1_1_3211                                                                                                                                        |     83|
|1007  |    mul_10s_10s_18_1_1_U680                                          |hls_dummy_mul_10s_10s_18_1_1_3212                                                                                                                                        |     78|
|1008  |    mul_10s_10s_18_1_1_U681                                          |hls_dummy_mul_10s_10s_18_1_1_3213                                                                                                                                        |     90|
|1009  |    mul_10s_10s_18_1_1_U682                                          |hls_dummy_mul_10s_10s_18_1_1_3214                                                                                                                                        |    109|
|1010  |    mul_10s_10s_18_1_1_U683                                          |hls_dummy_mul_10s_10s_18_1_1_3215                                                                                                                                        |     91|
|1011  |    mul_10s_10s_18_1_1_U684                                          |hls_dummy_mul_10s_10s_18_1_1_3216                                                                                                                                        |    144|
|1012  |    mul_10s_10s_18_1_1_U685                                          |hls_dummy_mul_10s_10s_18_1_1_3217                                                                                                                                        |     91|
|1013  |    mul_10s_10s_18_1_1_U686                                          |hls_dummy_mul_10s_10s_18_1_1_3218                                                                                                                                        |     90|
|1014  |    mul_10s_10s_18_1_1_U687                                          |hls_dummy_mul_10s_10s_18_1_1_3219                                                                                                                                        |     89|
|1015  |    mul_10s_10s_18_1_1_U688                                          |hls_dummy_mul_10s_10s_18_1_1_3220                                                                                                                                        |     89|
|1016  |    mul_10s_10s_18_1_1_U689                                          |hls_dummy_mul_10s_10s_18_1_1_3221                                                                                                                                        |    108|
|1017  |    mul_10s_10s_18_1_1_U69                                           |hls_dummy_mul_10s_10s_18_1_1_3222                                                                                                                                        |     96|
|1018  |    mul_10s_10s_18_1_1_U691                                          |hls_dummy_mul_10s_10s_18_1_1_3223                                                                                                                                        |    129|
|1019  |    mul_10s_10s_18_1_1_U692                                          |hls_dummy_mul_10s_10s_18_1_1_3224                                                                                                                                        |    132|
|1020  |    mul_10s_10s_18_1_1_U693                                          |hls_dummy_mul_10s_10s_18_1_1_3225                                                                                                                                        |     77|
|1021  |    mul_10s_10s_18_1_1_U694                                          |hls_dummy_mul_10s_10s_18_1_1_3226                                                                                                                                        |     79|
|1022  |    mul_10s_10s_18_1_1_U695                                          |hls_dummy_mul_10s_10s_18_1_1_3227                                                                                                                                        |    150|
|1023  |    mul_10s_10s_18_1_1_U696                                          |hls_dummy_mul_10s_10s_18_1_1_3228                                                                                                                                        |     72|
|1024  |    mul_10s_10s_18_1_1_U697                                          |hls_dummy_mul_10s_10s_18_1_1_3229                                                                                                                                        |    132|
|1025  |    mul_10s_10s_18_1_1_U698                                          |hls_dummy_mul_10s_10s_18_1_1_3230                                                                                                                                        |     77|
|1026  |    mul_10s_10s_18_1_1_U699                                          |hls_dummy_mul_10s_10s_18_1_1_3231                                                                                                                                        |     83|
|1027  |    mul_10s_10s_18_1_1_U70                                           |hls_dummy_mul_10s_10s_18_1_1_3232                                                                                                                                        |     24|
|1028  |    mul_10s_10s_18_1_1_U700                                          |hls_dummy_mul_10s_10s_18_1_1_3233                                                                                                                                        |     74|
|1029  |    mul_10s_10s_18_1_1_U701                                          |hls_dummy_mul_10s_10s_18_1_1_3234                                                                                                                                        |     77|
|1030  |    mul_10s_10s_18_1_1_U702                                          |hls_dummy_mul_10s_10s_18_1_1_3235                                                                                                                                        |     96|
|1031  |    mul_10s_10s_18_1_1_U703                                          |hls_dummy_mul_10s_10s_18_1_1_3236                                                                                                                                        |     78|
|1032  |    mul_10s_10s_18_1_1_U704                                          |hls_dummy_mul_10s_10s_18_1_1_3237                                                                                                                                        |     96|
|1033  |    mul_10s_10s_18_1_1_U705                                          |hls_dummy_mul_10s_10s_18_1_1_3238                                                                                                                                        |     78|
|1034  |    mul_10s_10s_18_1_1_U706                                          |hls_dummy_mul_10s_10s_18_1_1_3239                                                                                                                                        |     77|
|1035  |    mul_10s_10s_18_1_1_U707                                          |hls_dummy_mul_10s_10s_18_1_1_3240                                                                                                                                        |     80|
|1036  |    mul_10s_10s_18_1_1_U708                                          |hls_dummy_mul_10s_10s_18_1_1_3241                                                                                                                                        |     79|
|1037  |    mul_10s_10s_18_1_1_U709                                          |hls_dummy_mul_10s_10s_18_1_1_3242                                                                                                                                        |    150|
|1038  |    mul_10s_10s_18_1_1_U71                                           |hls_dummy_mul_10s_10s_18_1_1_3243                                                                                                                                        |    134|
|1039  |    mul_10s_10s_18_1_1_U710                                          |hls_dummy_mul_10s_10s_18_1_1_3244                                                                                                                                        |     24|
|1040  |    mul_10s_10s_18_1_1_U711                                          |hls_dummy_mul_10s_10s_18_1_1_3245                                                                                                                                        |    135|
|1041  |    mul_10s_10s_18_1_1_U712                                          |hls_dummy_mul_10s_10s_18_1_1_3246                                                                                                                                        |    126|
|1042  |    mul_10s_10s_18_1_1_U713                                          |hls_dummy_mul_10s_10s_18_1_1_3247                                                                                                                                        |     90|
|1043  |    mul_10s_10s_18_1_1_U714                                          |hls_dummy_mul_10s_10s_18_1_1_3248                                                                                                                                        |     89|
|1044  |    mul_10s_10s_18_1_1_U715                                          |hls_dummy_mul_10s_10s_18_1_1_3249                                                                                                                                        |    144|
|1045  |    mul_10s_10s_18_1_1_U716                                          |hls_dummy_mul_10s_10s_18_1_1_3250                                                                                                                                        |     72|
|1046  |    mul_10s_10s_18_1_1_U717                                          |hls_dummy_mul_10s_10s_18_1_1_3251                                                                                                                                        |    126|
|1047  |    mul_10s_10s_18_1_1_U718                                          |hls_dummy_mul_10s_10s_18_1_1_3252                                                                                                                                        |     90|
|1048  |    mul_10s_10s_18_1_1_U719                                          |hls_dummy_mul_10s_10s_18_1_1_3253                                                                                                                                        |     77|
|1049  |    mul_10s_10s_18_1_1_U72                                           |hls_dummy_mul_10s_10s_18_1_1_3254                                                                                                                                        |     91|
|1050  |    mul_10s_10s_18_1_1_U720                                          |hls_dummy_mul_10s_10s_18_1_1_3255                                                                                                                                        |     74|
|1051  |    mul_10s_10s_18_1_1_U721                                          |hls_dummy_mul_10s_10s_18_1_1_3256                                                                                                                                        |     90|
|1052  |    mul_10s_10s_18_1_1_U722                                          |hls_dummy_mul_10s_10s_18_1_1_3257                                                                                                                                        |    109|
|1053  |    mul_10s_10s_18_1_1_U723                                          |hls_dummy_mul_10s_10s_18_1_1_3258                                                                                                                                        |     91|
|1054  |    mul_10s_10s_18_1_1_U724                                          |hls_dummy_mul_10s_10s_18_1_1_3259                                                                                                                                        |    109|
|1055  |    mul_10s_10s_18_1_1_U725                                          |hls_dummy_mul_10s_10s_18_1_1_3260                                                                                                                                        |     91|
|1056  |    mul_10s_10s_18_1_1_U726                                          |hls_dummy_mul_10s_10s_18_1_1_3261                                                                                                                                        |     90|
|1057  |    mul_10s_10s_18_1_1_U727                                          |hls_dummy_mul_10s_10s_18_1_1_3262                                                                                                                                        |     89|
|1058  |    mul_10s_10s_18_1_1_U728                                          |hls_dummy_mul_10s_10s_18_1_1_3263                                                                                                                                        |     89|
|1059  |    mul_10s_10s_18_1_1_U729                                          |hls_dummy_mul_10s_10s_18_1_1_3264                                                                                                                                        |    144|
|1060  |    mul_10s_10s_18_1_1_U73                                           |hls_dummy_mul_10s_10s_18_1_1_3265                                                                                                                                        |     90|
|1061  |    mul_10s_10s_18_1_1_U731                                          |hls_dummy_mul_10s_10s_18_1_1_3266                                                                                                                                        |    128|
|1062  |    mul_10s_10s_18_1_1_U732                                          |hls_dummy_mul_10s_10s_18_1_1_3267                                                                                                                                        |    132|
|1063  |    mul_10s_10s_18_1_1_U733                                          |hls_dummy_mul_10s_10s_18_1_1_3268                                                                                                                                        |    131|
|1064  |    mul_10s_10s_18_1_1_U734                                          |hls_dummy_mul_10s_10s_18_1_1_3269                                                                                                                                        |     79|
|1065  |    mul_10s_10s_18_1_1_U735                                          |hls_dummy_mul_10s_10s_18_1_1_3270                                                                                                                                        |    150|
|1066  |    mul_10s_10s_18_1_1_U736                                          |hls_dummy_mul_10s_10s_18_1_1_3271                                                                                                                                        |     79|
|1067  |    mul_10s_10s_18_1_1_U737                                          |hls_dummy_mul_10s_10s_18_1_1_3272                                                                                                                                        |     78|
|1068  |    mul_10s_10s_18_1_1_U738                                          |hls_dummy_mul_10s_10s_18_1_1_3273                                                                                                                                        |    131|
|1069  |    mul_10s_10s_18_1_1_U739                                          |hls_dummy_mul_10s_10s_18_1_1_3274                                                                                                                                        |     83|
|1070  |    mul_10s_10s_18_1_1_U74                                           |hls_dummy_mul_10s_10s_18_1_1_3275                                                                                                                                        |     69|
|1071  |    mul_10s_10s_18_1_1_U740                                          |hls_dummy_mul_10s_10s_18_1_1_3276                                                                                                                                        |     80|
|1072  |    mul_10s_10s_18_1_1_U741                                          |hls_dummy_mul_10s_10s_18_1_1_3277                                                                                                                                        |     77|
|1073  |    mul_10s_10s_18_1_1_U742                                          |hls_dummy_mul_10s_10s_18_1_1_3278                                                                                                                                        |     96|
|1074  |    mul_10s_10s_18_1_1_U743                                          |hls_dummy_mul_10s_10s_18_1_1_3279                                                                                                                                        |     78|
|1075  |    mul_10s_10s_18_1_1_U744                                          |hls_dummy_mul_10s_10s_18_1_1_3280                                                                                                                                        |    150|
|1076  |    mul_10s_10s_18_1_1_U745                                          |hls_dummy_mul_10s_10s_18_1_1_3281                                                                                                                                        |    132|
|1077  |    mul_10s_10s_18_1_1_U746                                          |hls_dummy_mul_10s_10s_18_1_1_3282                                                                                                                                        |     77|
|1078  |    mul_10s_10s_18_1_1_U747                                          |hls_dummy_mul_10s_10s_18_1_1_3283                                                                                                                                        |     80|
|1079  |    mul_10s_10s_18_1_1_U748                                          |hls_dummy_mul_10s_10s_18_1_1_3284                                                                                                                                        |     79|
|1080  |    mul_10s_10s_18_1_1_U749                                          |hls_dummy_mul_10s_10s_18_1_1_3285                                                                                                                                        |     98|
|1081  |    mul_10s_10s_18_1_1_U75                                           |hls_dummy_mul_10s_10s_18_1_1_3286                                                                                                                                        |    109|
|1082  |    mul_10s_10s_18_1_1_U750                                          |hls_dummy_mul_10s_10s_18_1_1_3287                                                                                                                                        |     24|
|1083  |    mul_10s_10s_18_1_1_U751                                          |hls_dummy_mul_10s_10s_18_1_1_3288                                                                                                                                        |    136|
|1084  |    mul_10s_10s_18_1_1_U752                                          |hls_dummy_mul_10s_10s_18_1_1_3289                                                                                                                                        |    126|
|1085  |    mul_10s_10s_18_1_1_U753                                          |hls_dummy_mul_10s_10s_18_1_1_3290                                                                                                                                        |    125|
|1086  |    mul_10s_10s_18_1_1_U754                                          |hls_dummy_mul_10s_10s_18_1_1_3291                                                                                                                                        |     89|
|1087  |    mul_10s_10s_18_1_1_U755                                          |hls_dummy_mul_10s_10s_18_1_1_3292                                                                                                                                        |    144|
|1088  |    mul_10s_10s_18_1_1_U756                                          |hls_dummy_mul_10s_10s_18_1_1_3293                                                                                                                                        |     89|
|1089  |    mul_10s_10s_18_1_1_U757                                          |hls_dummy_mul_10s_10s_18_1_1_3294                                                                                                                                        |     91|
|1090  |    mul_10s_10s_18_1_1_U758                                          |hls_dummy_mul_10s_10s_18_1_1_3295                                                                                                                                        |    125|
|1091  |    mul_10s_10s_18_1_1_U759                                          |hls_dummy_mul_10s_10s_18_1_1_3296                                                                                                                                        |     73|
|1092  |    mul_10s_10s_18_1_1_U76                                           |hls_dummy_mul_10s_10s_18_1_1_3297                                                                                                                                        |     78|
|1093  |    mul_10s_10s_18_1_1_U760                                          |hls_dummy_mul_10s_10s_18_1_1_3298                                                                                                                                        |     83|
|1094  |    mul_10s_10s_18_1_1_U761                                          |hls_dummy_mul_10s_10s_18_1_1_3299                                                                                                                                        |     90|
|1095  |    mul_10s_10s_18_1_1_U762                                          |hls_dummy_mul_10s_10s_18_1_1_3300                                                                                                                                        |    109|
|1096  |    mul_10s_10s_18_1_1_U763                                          |hls_dummy_mul_10s_10s_18_1_1_3301                                                                                                                                        |     91|
|1097  |    mul_10s_10s_18_1_1_U764                                          |hls_dummy_mul_10s_10s_18_1_1_3302                                                                                                                                        |    144|
|1098  |    mul_10s_10s_18_1_1_U765                                          |hls_dummy_mul_10s_10s_18_1_1_3303                                                                                                                                        |    126|
|1099  |    mul_10s_10s_18_1_1_U766                                          |hls_dummy_mul_10s_10s_18_1_1_3304                                                                                                                                        |     90|
|1100  |    mul_10s_10s_18_1_1_U767                                          |hls_dummy_mul_10s_10s_18_1_1_3305                                                                                                                                        |     89|
|1101  |    mul_10s_10s_18_1_1_U768                                          |hls_dummy_mul_10s_10s_18_1_1_3306                                                                                                                                        |     89|
|1102  |    mul_10s_10s_18_1_1_U769                                          |hls_dummy_mul_10s_10s_18_1_1_3307                                                                                                                                        |    101|
|1103  |    mul_10s_10s_18_1_1_U77                                           |hls_dummy_mul_10s_10s_18_1_1_3308                                                                                                                                        |     91|
|1104  |    mul_10s_10s_18_1_1_U771                                          |hls_dummy_mul_10s_10s_18_1_1_3309                                                                                                                                        |    128|
|1105  |    mul_10s_10s_18_1_1_U772                                          |hls_dummy_mul_10s_10s_18_1_1_3310                                                                                                                                        |    132|
|1106  |    mul_10s_10s_18_1_1_U773                                          |hls_dummy_mul_10s_10s_18_1_1_3311                                                                                                                                        |     77|
|1107  |    mul_10s_10s_18_1_1_U774                                          |hls_dummy_mul_10s_10s_18_1_1_3312                                                                                                                                        |     78|
|1108  |    mul_10s_10s_18_1_1_U775                                          |hls_dummy_mul_10s_10s_18_1_1_3313                                                                                                                                        |    150|
|1109  |    mul_10s_10s_18_1_1_U776                                          |hls_dummy_mul_10s_10s_18_1_1_3314                                                                                                                                        |     82|
|1110  |    mul_10s_10s_18_1_1_U777                                          |hls_dummy_mul_10s_10s_18_1_1_3315                                                                                                                                        |     78|
|1111  |    mul_10s_10s_18_1_1_U778                                          |hls_dummy_mul_10s_10s_18_1_1_3316                                                                                                                                        |     77|
|1112  |    mul_10s_10s_18_1_1_U779                                          |hls_dummy_mul_10s_10s_18_1_1_3317                                                                                                                                        |     80|
|1113  |    mul_10s_10s_18_1_1_U78                                           |hls_dummy_mul_10s_10s_18_1_1_3318                                                                                                                                        |     90|
|1114  |    mul_10s_10s_18_1_1_U780                                          |hls_dummy_mul_10s_10s_18_1_1_3319                                                                                                                                        |     82|
|1115  |    mul_10s_10s_18_1_1_U781                                          |hls_dummy_mul_10s_10s_18_1_1_3320                                                                                                                                        |     77|
|1116  |    mul_10s_10s_18_1_1_U782                                          |hls_dummy_mul_10s_10s_18_1_1_3321                                                                                                                                        |     96|
|1117  |    mul_10s_10s_18_1_1_U783                                          |hls_dummy_mul_10s_10s_18_1_1_3322                                                                                                                                        |     78|
|1118  |    mul_10s_10s_18_1_1_U784                                          |hls_dummy_mul_10s_10s_18_1_1_3323                                                                                                                                        |     96|
|1119  |    mul_10s_10s_18_1_1_U785                                          |hls_dummy_mul_10s_10s_18_1_1_3324                                                                                                                                        |     78|
|1120  |    mul_10s_10s_18_1_1_U786                                          |hls_dummy_mul_10s_10s_18_1_1_3325                                                                                                                                        |     77|
|1121  |    mul_10s_10s_18_1_1_U787                                          |hls_dummy_mul_10s_10s_18_1_1_3326                                                                                                                                        |     80|
|1122  |    mul_10s_10s_18_1_1_U788                                          |hls_dummy_mul_10s_10s_18_1_1_3327                                                                                                                                        |     82|
|1123  |    mul_10s_10s_18_1_1_U789                                          |hls_dummy_mul_10s_10s_18_1_1_3328                                                                                                                                        |    150|
|1124  |    mul_10s_10s_18_1_1_U79                                           |hls_dummy_mul_10s_10s_18_1_1_3329                                                                                                                                        |     69|
|1125  |    mul_10s_10s_18_1_1_U790                                          |hls_dummy_mul_10s_10s_18_1_1_3330                                                                                                                                        |     24|
|1126  |    mul_10s_10s_18_1_1_U791                                          |hls_dummy_mul_10s_10s_18_1_1_3331                                                                                                                                        |    136|
|1127  |    mul_10s_10s_18_1_1_U792                                          |hls_dummy_mul_10s_10s_18_1_1_3332                                                                                                                                        |    125|
|1128  |    mul_10s_10s_18_1_1_U793                                          |hls_dummy_mul_10s_10s_18_1_1_3333                                                                                                                                        |     89|
|1129  |    mul_10s_10s_18_1_1_U794                                          |hls_dummy_mul_10s_10s_18_1_1_3334                                                                                                                                        |     89|
|1130  |    mul_10s_10s_18_1_1_U795                                          |hls_dummy_mul_10s_10s_18_1_1_3335                                                                                                                                        |    143|
|1131  |    mul_10s_10s_18_1_1_U796                                          |hls_dummy_mul_10s_10s_18_1_1_3336                                                                                                                                        |     83|
|1132  |    mul_10s_10s_18_1_1_U797                                          |hls_dummy_mul_10s_10s_18_1_1_3337                                                                                                                                        |     91|
|1133  |    mul_10s_10s_18_1_1_U798                                          |hls_dummy_mul_10s_10s_18_1_1_3338                                                                                                                                        |     90|
|1134  |    mul_10s_10s_18_1_1_U799                                          |hls_dummy_mul_10s_10s_18_1_1_3339                                                                                                                                        |     78|
|1135  |    mul_10s_10s_18_1_1_U80                                           |hls_dummy_mul_10s_10s_18_1_1_3340                                                                                                                                        |     69|
|1136  |    mul_10s_10s_18_1_1_U800                                          |hls_dummy_mul_10s_10s_18_1_1_3341                                                                                                                                        |     78|
|1137  |    mul_10s_10s_18_1_1_U801                                          |hls_dummy_mul_10s_10s_18_1_1_3342                                                                                                                                        |     90|
|1138  |    mul_10s_10s_18_1_1_U802                                          |hls_dummy_mul_10s_10s_18_1_1_3343                                                                                                                                        |    109|
|1139  |    mul_10s_10s_18_1_1_U803                                          |hls_dummy_mul_10s_10s_18_1_1_3344                                                                                                                                        |     91|
|1140  |    mul_10s_10s_18_1_1_U804                                          |hls_dummy_mul_10s_10s_18_1_1_3345                                                                                                                                        |    109|
|1141  |    mul_10s_10s_18_1_1_U805                                          |hls_dummy_mul_10s_10s_18_1_1_3346                                                                                                                                        |     91|
|1142  |    mul_10s_10s_18_1_1_U806                                          |hls_dummy_mul_10s_10s_18_1_1_3347                                                                                                                                        |     90|
|1143  |    mul_10s_10s_18_1_1_U807                                          |hls_dummy_mul_10s_10s_18_1_1_3348                                                                                                                                        |     78|
|1144  |    mul_10s_10s_18_1_1_U808                                          |hls_dummy_mul_10s_10s_18_1_1_3349                                                                                                                                        |     83|
|1145  |    mul_10s_10s_18_1_1_U809                                          |hls_dummy_mul_10s_10s_18_1_1_3350                                                                                                                                        |    144|
|1146  |    mul_10s_10s_18_1_1_U81                                           |hls_dummy_mul_10s_10s_18_1_1_3351                                                                                                                                        |     90|
|1147  |    mul_10s_10s_18_1_1_U82                                           |hls_dummy_mul_10s_10s_18_1_1_3352                                                                                                                                        |    109|
|1148  |    mul_10s_10s_18_1_1_U83                                           |hls_dummy_mul_10s_10s_18_1_1_3353                                                                                                                                        |    126|
|1149  |    mul_10s_10s_18_1_1_U84                                           |hls_dummy_mul_10s_10s_18_1_1_3354                                                                                                                                        |    109|
|1150  |    mul_10s_10s_18_1_1_U85                                           |hls_dummy_mul_10s_10s_18_1_1_3355                                                                                                                                        |     91|
|1151  |    mul_10s_10s_18_1_1_U86                                           |hls_dummy_mul_10s_10s_18_1_1_3356                                                                                                                                        |     90|
|1152  |    mul_10s_10s_18_1_1_U87                                           |hls_dummy_mul_10s_10s_18_1_1_3357                                                                                                                                        |     83|
|1153  |    mul_10s_10s_18_1_1_U88                                           |hls_dummy_mul_10s_10s_18_1_1_3358                                                                                                                                        |     83|
|1154  |    mul_10s_10s_18_1_1_U89                                           |hls_dummy_mul_10s_10s_18_1_1_3359                                                                                                                                        |    109|
|1155  |    mul_10s_10s_18_1_1_U91                                           |hls_dummy_mul_10s_10s_18_1_1_3360                                                                                                                                        |    128|
|1156  |    mul_10s_10s_18_1_1_U92                                           |hls_dummy_mul_10s_10s_18_1_1_3361                                                                                                                                        |     78|
|1157  |    mul_10s_10s_18_1_1_U93                                           |hls_dummy_mul_10s_10s_18_1_1_3362                                                                                                                                        |     77|
|1158  |    mul_10s_10s_18_1_1_U94                                           |hls_dummy_mul_10s_10s_18_1_1_3363                                                                                                                                        |     79|
|1159  |    mul_10s_10s_18_1_1_U95                                           |hls_dummy_mul_10s_10s_18_1_1_3364                                                                                                                                        |     96|
|1160  |    mul_10s_10s_18_1_1_U96                                           |hls_dummy_mul_10s_10s_18_1_1_3365                                                                                                                                        |     79|
|1161  |    mul_10s_10s_18_1_1_U97                                           |hls_dummy_mul_10s_10s_18_1_1_3366                                                                                                                                        |     78|
|1162  |    mul_10s_10s_18_1_1_U98                                           |hls_dummy_mul_10s_10s_18_1_1_3367                                                                                                                                        |    131|
|1163  |    mul_10s_10s_18_1_1_U99                                           |hls_dummy_mul_10s_10s_18_1_1_3368                                                                                                                                        |     79|
|1164  |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_s                                                                                               |  98519|
|1165  |    mac_muladd_10s_10s_18ns_18_1_1_U1713                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                                                                                                                 |     21|
|1166  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2569                                                                                                                    |     21|
|1167  |    mac_muladd_10s_10s_18ns_18_1_1_U1714                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_178                                                                                                                             |     28|
|1168  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2568                                                                                                                    |     28|
|1169  |    mac_muladd_10s_10s_18ns_18_1_1_U1715                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_179                                                                                                                             |     28|
|1170  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2567                                                                                                                    |     28|
|1171  |    mac_muladd_10s_10s_18ns_18_1_1_U1716                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_180                                                                                                                             |     74|
|1172  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2566                                                                                                                    |     74|
|1173  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14  |      8|
|1174  |    mac_muladd_10s_10s_18ns_18_1_1_U1717                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_181                                                                                                                             |     48|
|1175  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2565                                                                                                                    |     48|
|1176  |    mac_muladd_10s_10s_18ns_18_1_1_U1718                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_182                                                                                                                             |     42|
|1177  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2564                                                                                                                    |     42|
|1178  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__22  |      8|
|1179  |    mac_muladd_10s_10s_18ns_18_1_1_U1719                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_183                                                                                                                             |     42|
|1180  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2563                                                                                                                    |     42|
|1181  |    mac_muladd_10s_10s_18ns_18_1_1_U1720                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_184                                                                                                                             |     21|
|1182  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2562                                                                                                                    |     21|
|1183  |    mac_muladd_10s_10s_18ns_18_1_1_U1721                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_185                                                                                                                             |     43|
|1184  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2561                                                                                                                    |     43|
|1185  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8   |      8|
|1186  |    mac_muladd_10s_10s_18ns_18_1_1_U1722                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_186                                                                                                                             |     41|
|1187  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2560                                                                                                                    |     41|
|1188  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1   |      8|
|1189  |    mac_muladd_10s_10s_18ns_18_1_1_U1723                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_187                                                                                                                             |     28|
|1190  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2559                                                                                                                    |     28|
|1191  |    mac_muladd_10s_10s_18ns_18_1_1_U1724                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_188                                                                                                                             |     41|
|1192  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2558                                                                                                                    |     41|
|1193  |    mac_muladd_10s_10s_18ns_18_1_1_U1725                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_189                                                                                                                             |     23|
|1194  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2557                                                                                                                    |     23|
|1195  |    mac_muladd_10s_10s_18ns_18_1_1_U1726                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_190                                                                                                                             |     40|
|1196  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2556                                                                                                                    |     40|
|1197  |    mac_muladd_10s_10s_18ns_18_1_1_U1727                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_191                                                                                                                             |     22|
|1198  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2555                                                                                                                    |     22|
|1199  |    mac_muladd_10s_10s_18ns_18_1_1_U1728                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_192                                                                                                                             |     21|
|1200  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2554                                                                                                                    |     21|
|1201  |    mac_muladd_10s_10s_18ns_18_1_1_U1729                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_193                                                                                                                             |     54|
|1202  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2553                                                                                                                    |     54|
|1203  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__30  |      8|
|1204  |    mac_muladd_10s_10s_18ns_18_1_1_U1730                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_194                                                                                                                             |     42|
|1205  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2552                                                                                                                    |     42|
|1206  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__48  |      8|
|1207  |    mac_muladd_10s_10s_18ns_18_1_1_U1731                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_195                                                                                                                             |     40|
|1208  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2551                                                                                                                    |     40|
|1209  |    mac_muladd_10s_10s_18ns_18_1_1_U1733                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_196                                                                                                                             |     22|
|1210  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2550                                                                                                                    |     22|
|1211  |    mac_muladd_10s_10s_18ns_18_1_1_U1734                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_197                                                                                                                             |     35|
|1212  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2549                                                                                                                    |     35|
|1213  |    mac_muladd_10s_10s_18ns_18_1_1_U1735                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_198                                                                                                                             |     34|
|1214  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2548                                                                                                                    |     34|
|1215  |    mac_muladd_10s_10s_18ns_18_1_1_U1736                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_199                                                                                                                             |     64|
|1216  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2547                                                                                                                    |     64|
|1217  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__49  |      8|
|1218  |    mac_muladd_10s_10s_18ns_18_1_1_U1737                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_200                                                                                                                             |     51|
|1219  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2546                                                                                                                    |     51|
|1220  |    mac_muladd_10s_10s_18ns_18_1_1_U1738                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_201                                                                                                                             |     43|
|1221  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2545                                                                                                                    |     43|
|1222  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__50  |      8|
|1223  |    mac_muladd_10s_10s_18ns_18_1_1_U1739                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_202                                                                                                                             |     43|
|1224  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2544                                                                                                                    |     43|
|1225  |    mac_muladd_10s_10s_18ns_18_1_1_U1740                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_203                                                                                                                             |     22|
|1226  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2543                                                                                                                    |     22|
|1227  |    mac_muladd_10s_10s_18ns_18_1_1_U1741                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_204                                                                                                                             |     59|
|1228  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2542                                                                                                                    |     59|
|1229  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__52  |      8|
|1230  |    mac_muladd_10s_10s_18ns_18_1_1_U1742                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_205                                                                                                                             |     47|
|1231  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2541                                                                                                                    |     47|
|1232  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__54  |      8|
|1233  |    mac_muladd_10s_10s_18ns_18_1_1_U1743                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_206                                                                                                                             |     32|
|1234  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2540                                                                                                                    |     32|
|1235  |    mac_muladd_10s_10s_18ns_18_1_1_U1744                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_207                                                                                                                             |     57|
|1236  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2539                                                                                                                    |     57|
|1237  |    mac_muladd_10s_10s_18ns_18_1_1_U1745                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_208                                                                                                                             |     39|
|1238  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2538                                                                                                                    |     39|
|1239  |    mac_muladd_10s_10s_18ns_18_1_1_U1746                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_209                                                                                                                             |     41|
|1240  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2537                                                                                                                    |     41|
|1241  |    mac_muladd_10s_10s_18ns_18_1_1_U1747                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_210                                                                                                                             |     23|
|1242  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2536                                                                                                                    |     23|
|1243  |    mac_muladd_10s_10s_18ns_18_1_1_U1748                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_211                                                                                                                             |     22|
|1244  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2535                                                                                                                    |     22|
|1245  |    mac_muladd_10s_10s_18ns_18_1_1_U1749                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_212                                                                                                                             |     47|
|1246  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2534                                                                                                                    |     47|
|1247  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__57  |      8|
|1248  |    mac_muladd_10s_10s_18ns_18_1_1_U1750                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_213                                                                                                                             |     44|
|1249  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2533                                                                                                                    |     44|
|1250  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__58  |      8|
|1251  |    mac_muladd_10s_10s_18ns_18_1_1_U1751                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_214                                                                                                                             |     41|
|1252  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2532                                                                                                                    |     41|
|1253  |    mac_muladd_10s_10s_18ns_18_1_1_U1753                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_215                                                                                                                             |     21|
|1254  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2531                                                                                                                    |     21|
|1255  |    mac_muladd_10s_10s_18ns_18_1_1_U1754                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_216                                                                                                                             |     42|
|1256  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2530                                                                                                                    |     42|
|1257  |    mac_muladd_10s_10s_18ns_18_1_1_U1755                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_217                                                                                                                             |     21|
|1258  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2529                                                                                                                    |     21|
|1259  |    mac_muladd_10s_10s_18ns_18_1_1_U1756                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_218                                                                                                                             |     72|
|1260  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2528                                                                                                                    |     72|
|1261  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__72  |      8|
|1262  |    mac_muladd_10s_10s_18ns_18_1_1_U1757                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_219                                                                                                                             |     60|
|1263  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2527                                                                                                                    |     60|
|1264  |    mac_muladd_10s_10s_18ns_18_1_1_U1758                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_220                                                                                                                             |     40|
|1265  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2526                                                                                                                    |     40|
|1266  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9   |      8|
|1267  |    mac_muladd_10s_10s_18ns_18_1_1_U1759                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_221                                                                                                                             |     42|
|1268  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2525                                                                                                                    |     42|
|1269  |    mac_muladd_10s_10s_18ns_18_1_1_U1760                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_222                                                                                                                             |     21|
|1270  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2524                                                                                                                    |     21|
|1271  |    mac_muladd_10s_10s_18ns_18_1_1_U1761                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_223                                                                                                                             |     43|
|1272  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2523                                                                                                                    |     43|
|1273  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17  |      8|
|1274  |    mac_muladd_10s_10s_18ns_18_1_1_U1762                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_224                                                                                                                             |     35|
|1275  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2522                                                                                                                    |     35|
|1276  |    mac_muladd_10s_10s_18ns_18_1_1_U1763                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_225                                                                                                                             |     22|
|1277  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2521                                                                                                                    |     22|
|1278  |    mac_muladd_10s_10s_18ns_18_1_1_U1764                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_226                                                                                                                             |     41|
|1279  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2520                                                                                                                    |     41|
|1280  |    mac_muladd_10s_10s_18ns_18_1_1_U1765                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_227                                                                                                                             |     23|
|1281  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2519                                                                                                                    |     23|
|1282  |    mac_muladd_10s_10s_18ns_18_1_1_U1766                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_228                                                                                                                             |     40|
|1283  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2518                                                                                                                    |     40|
|1284  |    mac_muladd_10s_10s_18ns_18_1_1_U1767                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_229                                                                                                                             |     22|
|1285  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2517                                                                                                                    |     22|
|1286  |    mac_muladd_10s_10s_18ns_18_1_1_U1768                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_230                                                                                                                             |     30|
|1287  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2516                                                                                                                    |     30|
|1288  |    mac_muladd_10s_10s_18ns_18_1_1_U1769                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_231                                                                                                                             |     54|
|1289  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2515                                                                                                                    |     54|
|1290  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__25  |      8|
|1291  |    mac_muladd_10s_10s_18ns_18_1_1_U1770                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_232                                                                                                                             |     40|
|1292  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2514                                                                                                                    |     40|
|1293  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__56  |      8|
|1294  |    mac_muladd_10s_10s_18ns_18_1_1_U1771                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_233                                                                                                                             |     40|
|1295  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2513                                                                                                                    |     40|
|1296  |    mac_muladd_10s_10s_18ns_18_1_1_U1773                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_234                                                                                                                             |     22|
|1297  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2512                                                                                                                    |     22|
|1298  |    mac_muladd_10s_10s_18ns_18_1_1_U1774                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_235                                                                                                                             |     45|
|1299  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2511                                                                                                                    |     45|
|1300  |    mac_muladd_10s_10s_18ns_18_1_1_U1775                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_236                                                                                                                             |     22|
|1301  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2510                                                                                                                    |     22|
|1302  |    mac_muladd_10s_10s_18ns_18_1_1_U1776                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_237                                                                                                                             |     67|
|1303  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2509                                                                                                                    |     67|
|1304  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__60  |      8|
|1305  |    mac_muladd_10s_10s_18ns_18_1_1_U1777                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_238                                                                                                                             |     61|
|1306  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2508                                                                                                                    |     61|
|1307  |    mac_muladd_10s_10s_18ns_18_1_1_U1778                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_239                                                                                                                             |     46|
|1308  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2507                                                                                                                    |     46|
|1309  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__61  |      8|
|1310  |    mac_muladd_10s_10s_18ns_18_1_1_U1779                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_240                                                                                                                             |     43|
|1311  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2506                                                                                                                    |     43|
|1312  |    mac_muladd_10s_10s_18ns_18_1_1_U1780                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_241                                                                                                                             |     22|
|1313  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2505                                                                                                                    |     22|
|1314  |    mac_muladd_10s_10s_18ns_18_1_1_U1781                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_242                                                                                                                             |     59|
|1315  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2504                                                                                                                    |     59|
|1316  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__64  |      8|
|1317  |    mac_muladd_10s_10s_18ns_18_1_1_U1782                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_243                                                                                                                             |     34|
|1318  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2503                                                                                                                    |     34|
|1319  |    mac_muladd_10s_10s_18ns_18_1_1_U1783                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_244                                                                                                                             |     40|
|1320  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2502                                                                                                                    |     40|
|1321  |    mac_muladd_10s_10s_18ns_18_1_1_U1784                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_245                                                                                                                             |     57|
|1322  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2501                                                                                                                    |     57|
|1323  |    mac_muladd_10s_10s_18ns_18_1_1_U1785                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_246                                                                                                                             |     39|
|1324  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2500                                                                                                                    |     39|
|1325  |    mac_muladd_10s_10s_18ns_18_1_1_U1786                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_247                                                                                                                             |     41|
|1326  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2499                                                                                                                    |     41|
|1327  |    mac_muladd_10s_10s_18ns_18_1_1_U1787                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_248                                                                                                                             |     23|
|1328  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2498                                                                                                                    |     23|
|1329  |    mac_muladd_10s_10s_18ns_18_1_1_U1788                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_249                                                                                                                             |     31|
|1330  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2497                                                                                                                    |     31|
|1331  |    mac_muladd_10s_10s_18ns_18_1_1_U1789                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_250                                                                                                                             |     47|
|1332  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2496                                                                                                                    |     47|
|1333  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__66  |      8|
|1334  |    mac_muladd_10s_10s_18ns_18_1_1_U1790                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_251                                                                                                                             |     47|
|1335  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2495                                                                                                                    |     47|
|1336  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__67  |      8|
|1337  |    mac_muladd_10s_10s_18ns_18_1_1_U1791                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_252                                                                                                                             |     41|
|1338  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2494                                                                                                                    |     41|
|1339  |    mac_muladd_10s_10s_18ns_18_1_1_U1793                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_253                                                                                                                             |     28|
|1340  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2493                                                                                                                    |     28|
|1341  |    mac_muladd_10s_10s_18ns_18_1_1_U1794                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_254                                                                                                                             |     27|
|1342  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2492                                                                                                                    |     27|
|1343  |    mac_muladd_10s_10s_18ns_18_1_1_U1795                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_255                                                                                                                             |     28|
|1344  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2491                                                                                                                    |     28|
|1345  |    mac_muladd_10s_10s_18ns_18_1_1_U1796                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_256                                                                                                                             |     65|
|1346  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2490                                                                                                                    |     65|
|1347  |    mac_muladd_10s_10s_18ns_18_1_1_U1797                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_257                                                                                                                             |     47|
|1348  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2489                                                                                                                    |     47|
|1349  |    mac_muladd_10s_10s_18ns_18_1_1_U1798                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_258                                                                                                                             |     33|
|1350  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2488                                                                                                                    |     33|
|1351  |    mac_muladd_10s_10s_18ns_18_1_1_U1799                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_259                                                                                                                             |     24|
|1352  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2487                                                                                                                    |     24|
|1353  |    mac_muladd_10s_10s_18ns_18_1_1_U1800                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_260                                                                                                                             |     23|
|1354  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2486                                                                                                                    |     23|
|1355  |    mac_muladd_10s_10s_18ns_18_1_1_U1801                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_261                                                                                                                             |     36|
|1356  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2485                                                                                                                    |     36|
|1357  |    mac_muladd_10s_10s_18ns_18_1_1_U1802                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_262                                                                                                                             |     35|
|1358  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2484                                                                                                                    |     35|
|1359  |    mac_muladd_10s_10s_18ns_18_1_1_U1803                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_263                                                                                                                             |     31|
|1360  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2483                                                                                                                    |     31|
|1361  |    mac_muladd_10s_10s_18ns_18_1_1_U1804                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_264                                                                                                                             |     49|
|1362  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2482                                                                                                                    |     49|
|1363  |    mac_muladd_10s_10s_18ns_18_1_1_U1805                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_265                                                                                                                             |     32|
|1364  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2481                                                                                                                    |     32|
|1365  |    mac_muladd_10s_10s_18ns_18_1_1_U1806                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_266                                                                                                                             |     49|
|1366  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2480                                                                                                                    |     49|
|1367  |    mac_muladd_10s_10s_18ns_18_1_1_U1807                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_267                                                                                                                             |     35|
|1368  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2479                                                                                                                    |     35|
|1369  |    mac_muladd_10s_10s_18ns_18_1_1_U1808                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_268                                                                                                                             |     30|
|1370  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2478                                                                                                                    |     30|
|1371  |    mac_muladd_10s_10s_18ns_18_1_1_U1809                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_269                                                                                                                             |     45|
|1372  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2477                                                                                                                    |     45|
|1373  |    mac_muladd_10s_10s_18ns_18_1_1_U1810                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_270                                                                                                                             |     33|
|1374  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2476                                                                                                                    |     33|
|1375  |    mac_muladd_10s_10s_18ns_18_1_1_U1811                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_271                                                                                                                             |     60|
|1376  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2475                                                                                                                    |     60|
|1377  |    mac_muladd_10s_10s_18ns_18_1_1_U1813                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_272                                                                                                                             |     33|
|1378  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2474                                                                                                                    |     33|
|1379  |    mac_muladd_10s_10s_18ns_18_1_1_U1814                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_273                                                                                                                             |     32|
|1380  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2473                                                                                                                    |     32|
|1381  |    mac_muladd_10s_10s_18ns_18_1_1_U1815                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_274                                                                                                                             |     34|
|1382  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2472                                                                                                                    |     34|
|1383  |    mac_muladd_10s_10s_18ns_18_1_1_U1816                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_275                                                                                                                             |     53|
|1384  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2471                                                                                                                    |     53|
|1385  |    mac_muladd_10s_10s_18ns_18_1_1_U1817                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_276                                                                                                                             |     51|
|1386  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2470                                                                                                                    |     51|
|1387  |    mac_muladd_10s_10s_18ns_18_1_1_U1818                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_277                                                                                                                             |     40|
|1388  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2469                                                                                                                    |     40|
|1389  |    mac_muladd_10s_10s_18ns_18_1_1_U1819                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_278                                                                                                                             |     31|
|1390  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2468                                                                                                                    |     31|
|1391  |    mac_muladd_10s_10s_18ns_18_1_1_U1820                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_279                                                                                                                             |     30|
|1392  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2467                                                                                                                    |     30|
|1393  |    mac_muladd_10s_10s_18ns_18_1_1_U1821                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_280                                                                                                                             |     51|
|1394  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2466                                                                                                                    |     51|
|1395  |    mac_muladd_10s_10s_18ns_18_1_1_U1822                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_281                                                                                                                             |     34|
|1396  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2465                                                                                                                    |     34|
|1397  |    mac_muladd_10s_10s_18ns_18_1_1_U1823                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_282                                                                                                                             |     32|
|1398  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2464                                                                                                                    |     32|
|1399  |    mac_muladd_10s_10s_18ns_18_1_1_U1824                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_283                                                                                                                             |     51|
|1400  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2463                                                                                                                    |     51|
|1401  |    mac_muladd_10s_10s_18ns_18_1_1_U1825                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_284                                                                                                                             |     33|
|1402  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2462                                                                                                                    |     33|
|1403  |    mac_muladd_10s_10s_18ns_18_1_1_U1826                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_285                                                                                                                             |     51|
|1404  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2461                                                                                                                    |     51|
|1405  |    mac_muladd_10s_10s_18ns_18_1_1_U1827                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_286                                                                                                                             |     30|
|1406  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2460                                                                                                                    |     30|
|1407  |    mac_muladd_10s_10s_18ns_18_1_1_U1828                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_287                                                                                                                             |     32|
|1408  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2459                                                                                                                    |     32|
|1409  |    mac_muladd_10s_10s_18ns_18_1_1_U1829                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_288                                                                                                                             |     43|
|1410  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2458                                                                                                                    |     43|
|1411  |    mac_muladd_10s_10s_18ns_18_1_1_U1830                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_289                                                                                                                             |     33|
|1412  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2457                                                                                                                    |     33|
|1413  |    mac_muladd_10s_10s_18ns_18_1_1_U1831                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_290                                                                                                                             |     57|
|1414  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2456                                                                                                                    |     57|
|1415  |    mac_muladd_10s_10s_18ns_18_1_1_U1833                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_291                                                                                                                             |     41|
|1416  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2455                                                                                                                    |     41|
|1417  |    mac_muladd_10s_10s_18ns_18_1_1_U1834                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_292                                                                                                                             |     22|
|1418  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2454                                                                                                                    |     22|
|1419  |    mac_muladd_10s_10s_18ns_18_1_1_U1835                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_293                                                                                                                             |     41|
|1420  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2453                                                                                                                    |     41|
|1421  |    mac_muladd_10s_10s_18ns_18_1_1_U1836                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_294                                                                                                                             |     67|
|1422  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2452                                                                                                                    |     67|
|1423  |    mac_muladd_10s_10s_18ns_18_1_1_U1837                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_295                                                                                                                             |     40|
|1424  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2451                                                                                                                    |     40|
|1425  |    mac_muladd_10s_10s_18ns_18_1_1_U1838                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_296                                                                                                                             |     35|
|1426  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2450                                                                                                                    |     35|
|1427  |    mac_muladd_10s_10s_18ns_18_1_1_U1839                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_297                                                                                                                             |     25|
|1428  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2449                                                                                                                    |     25|
|1429  |    mac_muladd_10s_10s_18ns_18_1_1_U1840                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_298                                                                                                                             |     23|
|1430  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2448                                                                                                                    |     23|
|1431  |    mac_muladd_10s_10s_18ns_18_1_1_U1841                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_299                                                                                                                             |     38|
|1432  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2447                                                                                                                    |     38|
|1433  |    mac_muladd_10s_10s_18ns_18_1_1_U1842                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_300                                                                                                                             |     34|
|1434  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2446                                                                                                                    |     34|
|1435  |    mac_muladd_10s_10s_18ns_18_1_1_U1843                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_301                                                                                                                             |     31|
|1436  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2445                                                                                                                    |     31|
|1437  |    mac_muladd_10s_10s_18ns_18_1_1_U1844                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_302                                                                                                                             |     41|
|1438  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2444                                                                                                                    |     41|
|1439  |    mac_muladd_10s_10s_18ns_18_1_1_U1845                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_303                                                                                                                             |     23|
|1440  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2443                                                                                                                    |     23|
|1441  |    mac_muladd_10s_10s_18ns_18_1_1_U1846                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_304                                                                                                                             |     40|
|1442  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2442                                                                                                                    |     40|
|1443  |    mac_muladd_10s_10s_18ns_18_1_1_U1847                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_305                                                                                                                             |     22|
|1444  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2441                                                                                                                    |     22|
|1445  |    mac_muladd_10s_10s_18ns_18_1_1_U1848                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_306                                                                                                                             |     31|
|1446  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2440                                                                                                                    |     31|
|1447  |    mac_muladd_10s_10s_18ns_18_1_1_U1849                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_307                                                                                                                             |     47|
|1448  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2439                                                                                                                    |     47|
|1449  |    mac_muladd_10s_10s_18ns_18_1_1_U1850                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_308                                                                                                                             |     33|
|1450  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2438                                                                                                                    |     33|
|1451  |    mac_muladd_10s_10s_18ns_18_1_1_U1851                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_309                                                                                                                             |     43|
|1452  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2437                                                                                                                    |     43|
|1453  |    mac_muladd_10s_10s_18ns_18_1_1_U1853                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_310                                                                                                                             |     42|
|1454  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2436                                                                                                                    |     42|
|1455  |    mac_muladd_10s_10s_18ns_18_1_1_U1854                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_311                                                                                                                             |     23|
|1456  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2435                                                                                                                    |     23|
|1457  |    mac_muladd_10s_10s_18ns_18_1_1_U1855                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_312                                                                                                                             |     42|
|1458  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2434                                                                                                                    |     42|
|1459  |    mac_muladd_10s_10s_18ns_18_1_1_U1856                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_313                                                                                                                             |     56|
|1460  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2433                                                                                                                    |     56|
|1461  |    mac_muladd_10s_10s_18ns_18_1_1_U1857                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_314                                                                                                                             |     41|
|1462  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2432                                                                                                                    |     41|
|1463  |    mac_muladd_10s_10s_18ns_18_1_1_U1858                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_315                                                                                                                             |     37|
|1464  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2431                                                                                                                    |     37|
|1465  |    mac_muladd_10s_10s_18ns_18_1_1_U1859                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_316                                                                                                                             |     31|
|1466  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2430                                                                                                                    |     31|
|1467  |    mac_muladd_10s_10s_18ns_18_1_1_U1860                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_317                                                                                                                             |     30|
|1468  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2429                                                                                                                    |     30|
|1469  |    mac_muladd_10s_10s_18ns_18_1_1_U1861                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_318                                                                                                                             |     49|
|1470  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2428                                                                                                                    |     49|
|1471  |    mac_muladd_10s_10s_18ns_18_1_1_U1862                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_319                                                                                                                             |     40|
|1472  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2427                                                                                                                    |     40|
|1473  |    mac_muladd_10s_10s_18ns_18_1_1_U1863                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_320                                                                                                                             |     33|
|1474  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2426                                                                                                                    |     33|
|1475  |    mac_muladd_10s_10s_18ns_18_1_1_U1864                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_321                                                                                                                             |     59|
|1476  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2425                                                                                                                    |     59|
|1477  |    mac_muladd_10s_10s_18ns_18_1_1_U1865                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_322                                                                                                                             |     41|
|1478  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2424                                                                                                                    |     41|
|1479  |    mac_muladd_10s_10s_18ns_18_1_1_U1866                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_323                                                                                                                             |     41|
|1480  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2423                                                                                                                    |     41|
|1481  |    mac_muladd_10s_10s_18ns_18_1_1_U1867                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_324                                                                                                                             |     23|
|1482  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2422                                                                                                                    |     23|
|1483  |    mac_muladd_10s_10s_18ns_18_1_1_U1868                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_325                                                                                                                             |     32|
|1484  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2421                                                                                                                    |     32|
|1485  |    mac_muladd_10s_10s_18ns_18_1_1_U1869                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_326                                                                                                                             |     41|
|1486  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2420                                                                                                                    |     41|
|1487  |    mac_muladd_10s_10s_18ns_18_1_1_U1870                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_327                                                                                                                             |     40|
|1488  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2419                                                                                                                    |     40|
|1489  |    mac_muladd_10s_10s_18ns_18_1_1_U1871                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_328                                                                                                                             |     49|
|1490  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2418                                                                                                                    |     49|
|1491  |    mac_muladd_10s_10s_18ns_18_1_1_U1873                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_329                                                                                                                             |     32|
|1492  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2417                                                                                                                    |     32|
|1493  |    mac_muladd_10s_10s_18ns_18_1_1_U1874                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_330                                                                                                                             |     28|
|1494  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2416                                                                                                                    |     28|
|1495  |    mac_muladd_10s_10s_18ns_18_1_1_U1875                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_331                                                                                                                             |     26|
|1496  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2415                                                                                                                    |     26|
|1497  |    mac_muladd_10s_10s_18ns_18_1_1_U1876                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_332                                                                                                                             |     73|
|1498  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2414                                                                                                                    |     73|
|1499  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__45  |      8|
|1500  |    mac_muladd_10s_10s_18ns_18_1_1_U1877                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_333                                                                                                                             |     46|
|1501  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2413                                                                                                                    |     46|
|1502  |    mac_muladd_10s_10s_18ns_18_1_1_U1878                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_334                                                                                                                             |     40|
|1503  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2412                                                                                                                    |     40|
|1504  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__63  |      8|
|1505  |    mac_muladd_10s_10s_18ns_18_1_1_U1879                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_335                                                                                                                             |     32|
|1506  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2411                                                                                                                    |     32|
|1507  |    mac_muladd_10s_10s_18ns_18_1_1_U1880                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_336                                                                                                                             |     41|
|1508  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2410                                                                                                                    |     41|
|1509  |    mac_muladd_10s_10s_18ns_18_1_1_U1881                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_337                                                                                                                             |     43|
|1510  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2409                                                                                                                    |     43|
|1511  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3   |      8|
|1512  |    mac_muladd_10s_10s_18ns_18_1_1_U1882                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_338                                                                                                                             |     41|
|1513  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2408                                                                                                                    |     41|
|1514  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__62  |      8|
|1515  |    mac_muladd_10s_10s_18ns_18_1_1_U1883                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_339                                                                                                                             |     31|
|1516  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2407                                                                                                                    |     31|
|1517  |    mac_muladd_10s_10s_18ns_18_1_1_U1884                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_340                                                                                                                             |     49|
|1518  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2406                                                                                                                    |     49|
|1519  |    mac_muladd_10s_10s_18ns_18_1_1_U1885                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_341                                                                                                                             |     30|
|1520  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2405                                                                                                                    |     30|
|1521  |    mac_muladd_10s_10s_18ns_18_1_1_U1886                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_342                                                                                                                             |     49|
|1522  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2404                                                                                                                    |     49|
|1523  |    mac_muladd_10s_10s_18ns_18_1_1_U1887                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_343                                                                                                                             |     22|
|1524  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2403                                                                                                                    |     22|
|1525  |    mac_muladd_10s_10s_18ns_18_1_1_U1888                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_344                                                                                                                             |     31|
|1526  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2402                                                                                                                    |     31|
|1527  |    mac_muladd_10s_10s_18ns_18_1_1_U1889                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_345                                                                                                                             |     52|
|1528  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2401                                                                                                                    |     52|
|1529  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4   |      8|
|1530  |    mac_muladd_10s_10s_18ns_18_1_1_U1890                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_346                                                                                                                             |     40|
|1531  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2400                                                                                                                    |     40|
|1532  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__53  |      8|
|1533  |    mac_muladd_10s_10s_18ns_18_1_1_U1891                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_347                                                                                                                             |     40|
|1534  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2399                                                                                                                    |     40|
|1535  |    mac_muladd_10s_10s_18ns_18_1_1_U1893                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_348                                                                                                                             |     25|
|1536  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2398                                                                                                                    |     25|
|1537  |    mac_muladd_10s_10s_18ns_18_1_1_U1894                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_349                                                                                                                             |     37|
|1538  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2397                                                                                                                    |     37|
|1539  |    mac_muladd_10s_10s_18ns_18_1_1_U1895                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_350                                                                                                                             |     35|
|1540  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2396                                                                                                                    |     35|
|1541  |    mac_muladd_10s_10s_18ns_18_1_1_U1896                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_351                                                                                                                             |     57|
|1542  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2395                                                                                                                    |     57|
|1543  |    mac_muladd_10s_10s_18ns_18_1_1_U1897                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_352                                                                                                                             |     56|
|1544  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2394                                                                                                                    |     56|
|1545  |    mac_muladd_10s_10s_18ns_18_1_1_U1898                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_353                                                                                                                             |     39|
|1546  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2393                                                                                                                    |     39|
|1547  |    mac_muladd_10s_10s_18ns_18_1_1_U1899                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_354                                                                                                                             |     31|
|1548  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2392                                                                                                                    |     31|
|1549  |    mac_muladd_10s_10s_18ns_18_1_1_U1900                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_355                                                                                                                             |     28|
|1550  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2391                                                                                                                    |     28|
|1551  |    mac_muladd_10s_10s_18ns_18_1_1_U1901                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_356                                                                                                                             |     52|
|1552  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2390                                                                                                                    |     52|
|1553  |    mac_muladd_10s_10s_18ns_18_1_1_U1902                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_357                                                                                                                             |     39|
|1554  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2389                                                                                                                    |     39|
|1555  |    mac_muladd_10s_10s_18ns_18_1_1_U1903                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_358                                                                                                                             |     31|
|1556  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2388                                                                                                                    |     31|
|1557  |    mac_muladd_10s_10s_18ns_18_1_1_U1904                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_359                                                                                                                             |     50|
|1558  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2387                                                                                                                    |     50|
|1559  |    mac_muladd_10s_10s_18ns_18_1_1_U1905                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_360                                                                                                                             |     33|
|1560  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2386                                                                                                                    |     33|
|1561  |    mac_muladd_10s_10s_18ns_18_1_1_U1906                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_361                                                                                                                             |     50|
|1562  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2385                                                                                                                    |     50|
|1563  |    mac_muladd_10s_10s_18ns_18_1_1_U1907                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_362                                                                                                                             |     23|
|1564  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2384                                                                                                                    |     23|
|1565  |    mac_muladd_10s_10s_18ns_18_1_1_U1908                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_363                                                                                                                             |     31|
|1566  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2383                                                                                                                    |     31|
|1567  |    mac_muladd_10s_10s_18ns_18_1_1_U1909                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_364                                                                                                                             |     44|
|1568  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2382                                                                                                                    |     44|
|1569  |    mac_muladd_10s_10s_18ns_18_1_1_U1910                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_365                                                                                                                             |     40|
|1570  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2381                                                                                                                    |     40|
|1571  |    mac_muladd_10s_10s_18ns_18_1_1_U1911                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_366                                                                                                                             |     41|
|1572  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2380                                                                                                                    |     41|
|1573  |    mac_muladd_10s_10s_18ns_18_1_1_U1913                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_367                                                                                                                             |     23|
|1574  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2379                                                                                                                    |     23|
|1575  |    mac_muladd_10s_10s_18ns_18_1_1_U1914                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_368                                                                                                                             |     28|
|1576  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2378                                                                                                                    |     28|
|1577  |    mac_muladd_10s_10s_18ns_18_1_1_U1915                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_369                                                                                                                             |     27|
|1578  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2377                                                                                                                    |     27|
|1579  |    mac_muladd_10s_10s_18ns_18_1_1_U1916                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_370                                                                                                                             |     72|
|1580  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2376                                                                                                                    |     72|
|1581  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__70  |      8|
|1582  |    mac_muladd_10s_10s_18ns_18_1_1_U1917                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_371                                                                                                                             |     45|
|1583  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2375                                                                                                                    |     45|
|1584  |    mac_muladd_10s_10s_18ns_18_1_1_U1918                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_372                                                                                                                             |     54|
|1585  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2374                                                                                                                    |     54|
|1586  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10  |      8|
|1587  |    mac_muladd_10s_10s_18ns_18_1_1_U1919                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_373                                                                                                                             |     42|
|1588  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2373                                                                                                                    |     42|
|1589  |    mac_muladd_10s_10s_18ns_18_1_1_U1920                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_374                                                                                                                             |     41|
|1590  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2372                                                                                                                    |     41|
|1591  |    mac_muladd_10s_10s_18ns_18_1_1_U1921                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_375                                                                                                                             |     43|
|1592  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2371                                                                                                                    |     43|
|1593  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__40  |      8|
|1594  |    mac_muladd_10s_10s_18ns_18_1_1_U1922                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_376                                                                                                                             |     34|
|1595  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2370                                                                                                                    |     34|
|1596  |    mac_muladd_10s_10s_18ns_18_1_1_U1923                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_377                                                                                                                             |     29|
|1597  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2369                                                                                                                    |     29|
|1598  |    mac_muladd_10s_10s_18ns_18_1_1_U1924                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_378                                                                                                                             |     41|
|1599  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2368                                                                                                                    |     41|
|1600  |    mac_muladd_10s_10s_18ns_18_1_1_U1925                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_379                                                                                                                             |     23|
|1601  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2367                                                                                                                    |     23|
|1602  |    mac_muladd_10s_10s_18ns_18_1_1_U1926                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_380                                                                                                                             |     40|
|1603  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2366                                                                                                                    |     40|
|1604  |    mac_muladd_10s_10s_18ns_18_1_1_U1927                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_381                                                                                                                             |     22|
|1605  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2365                                                                                                                    |     22|
|1606  |    mac_muladd_10s_10s_18ns_18_1_1_U1928                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_382                                                                                                                             |     29|
|1607  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2364                                                                                                                    |     29|
|1608  |    mac_muladd_10s_10s_18ns_18_1_1_U1929                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_383                                                                                                                             |     54|
|1609  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2363                                                                                                                    |     54|
|1610  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13  |      8|
|1611  |    mac_muladd_10s_10s_18ns_18_1_1_U1930                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_384                                                                                                                             |     40|
|1612  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2362                                                                                                                    |     40|
|1613  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20  |      8|
|1614  |    mac_muladd_10s_10s_18ns_18_1_1_U1931                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_385                                                                                                                             |     60|
|1615  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2361                                                                                                                    |     60|
|1616  |    mac_muladd_10s_10s_18ns_18_1_1_U1933                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_386                                                                                                                             |     30|
|1617  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2360                                                                                                                    |     30|
|1618  |    mac_muladd_10s_10s_18ns_18_1_1_U1934                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_387                                                                                                                             |     37|
|1619  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2359                                                                                                                    |     37|
|1620  |    mac_muladd_10s_10s_18ns_18_1_1_U1935                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_388                                                                                                                             |     38|
|1621  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2358                                                                                                                    |     38|
|1622  |    mac_muladd_10s_10s_18ns_18_1_1_U1936                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_389                                                                                                                             |     61|
|1623  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2357                                                                                                                    |     61|
|1624  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__41  |      8|
|1625  |    mac_muladd_10s_10s_18ns_18_1_1_U1937                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_390                                                                                                                             |     50|
|1626  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2356                                                                                                                    |     50|
|1627  |    mac_muladd_10s_10s_18ns_18_1_1_U1938                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_391                                                                                                                             |     53|
|1628  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2355                                                                                                                    |     53|
|1629  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__38  |      8|
|1630  |    mac_muladd_10s_10s_18ns_18_1_1_U1939                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_392                                                                                                                             |     44|
|1631  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2354                                                                                                                    |     44|
|1632  |    mac_muladd_10s_10s_18ns_18_1_1_U1940                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_393                                                                                                                             |     42|
|1633  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2353                                                                                                                    |     42|
|1634  |    mac_muladd_10s_10s_18ns_18_1_1_U1941                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_394                                                                                                                             |     59|
|1635  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2352                                                                                                                    |     59|
|1636  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__21  |      8|
|1637  |    mac_muladd_10s_10s_18ns_18_1_1_U1942                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_395                                                                                                                             |     33|
|1638  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2351                                                                                                                    |     33|
|1639  |    mac_muladd_10s_10s_18ns_18_1_1_U1943                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_396                                                                                                                             |     33|
|1640  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2350                                                                                                                    |     33|
|1641  |    mac_muladd_10s_10s_18ns_18_1_1_U1944                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_397                                                                                                                             |     59|
|1642  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2349                                                                                                                    |     59|
|1643  |    mac_muladd_10s_10s_18ns_18_1_1_U1945                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_398                                                                                                                             |     41|
|1644  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2348                                                                                                                    |     41|
|1645  |    mac_muladd_10s_10s_18ns_18_1_1_U1946                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_399                                                                                                                             |     41|
|1646  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2347                                                                                                                    |     41|
|1647  |    mac_muladd_10s_10s_18ns_18_1_1_U1947                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_400                                                                                                                             |     23|
|1648  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2346                                                                                                                    |     23|
|1649  |    mac_muladd_10s_10s_18ns_18_1_1_U1948                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_401                                                                                                                             |     33|
|1650  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2345                                                                                                                    |     33|
|1651  |    mac_muladd_10s_10s_18ns_18_1_1_U1949                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_402                                                                                                                             |     48|
|1652  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2344                                                                                                                    |     48|
|1653  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__23  |      8|
|1654  |    mac_muladd_10s_10s_18ns_18_1_1_U1950                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_403                                                                                                                             |     47|
|1655  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2343                                                                                                                    |     47|
|1656  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__24  |      8|
|1657  |    mac_muladd_10s_10s_18ns_18_1_1_U1951                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_404                                                                                                                             |     61|
|1658  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2342                                                                                                                    |     61|
|1659  |    mac_muladd_10s_10s_18ns_18_1_1_U1953                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_405                                                                                                                             |     25|
|1660  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2341                                                                                                                    |     25|
|1661  |    mac_muladd_10s_10s_18ns_18_1_1_U1954                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_406                                                                                                                             |     32|
|1662  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2340                                                                                                                    |     32|
|1663  |    mac_muladd_10s_10s_18ns_18_1_1_U1955                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_407                                                                                                                             |     31|
|1664  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2339                                                                                                                    |     31|
|1665  |    mac_muladd_10s_10s_18ns_18_1_1_U1956                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_408                                                                                                                             |     67|
|1666  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2338                                                                                                                    |     67|
|1667  |    mac_muladd_10s_10s_18ns_18_1_1_U1957                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_409                                                                                                                             |     50|
|1668  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2337                                                                                                                    |     50|
|1669  |    mac_muladd_10s_10s_18ns_18_1_1_U1958                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_410                                                                                                                             |     47|
|1670  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2336                                                                                                                    |     47|
|1671  |    mac_muladd_10s_10s_18ns_18_1_1_U1959                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_411                                                                                                                             |     22|
|1672  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2335                                                                                                                    |     22|
|1673  |    mac_muladd_10s_10s_18ns_18_1_1_U1960                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_412                                                                                                                             |     21|
|1674  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2334                                                                                                                    |     21|
|1675  |    mac_muladd_10s_10s_18ns_18_1_1_U1961                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_413                                                                                                                             |     36|
|1676  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2333                                                                                                                    |     36|
|1677  |    mac_muladd_10s_10s_18ns_18_1_1_U1962                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_414                                                                                                                             |     34|
|1678  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2332                                                                                                                    |     34|
|1679  |    mac_muladd_10s_10s_18ns_18_1_1_U1963                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_415                                                                                                                             |     30|
|1680  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2331                                                                                                                    |     30|
|1681  |    mac_muladd_10s_10s_18ns_18_1_1_U1964                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_416                                                                                                                             |     48|
|1682  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2330                                                                                                                    |     48|
|1683  |    mac_muladd_10s_10s_18ns_18_1_1_U1965                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_417                                                                                                                             |     30|
|1684  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2329                                                                                                                    |     30|
|1685  |    mac_muladd_10s_10s_18ns_18_1_1_U1966                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_418                                                                                                                             |     40|
|1686  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2328                                                                                                                    |     40|
|1687  |    mac_muladd_10s_10s_18ns_18_1_1_U1967                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_419                                                                                                                             |     22|
|1688  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2327                                                                                                                    |     22|
|1689  |    mac_muladd_10s_10s_18ns_18_1_1_U1968                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_420                                                                                                                             |     21|
|1690  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2326                                                                                                                    |     21|
|1691  |    mac_muladd_10s_10s_18ns_18_1_1_U1969                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_421                                                                                                                             |     45|
|1692  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2325                                                                                                                    |     45|
|1693  |    mac_muladd_10s_10s_18ns_18_1_1_U1970                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_422                                                                                                                             |     33|
|1694  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2324                                                                                                                    |     33|
|1695  |    mac_muladd_10s_10s_18ns_18_1_1_U1971                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_423                                                                                                                             |     59|
|1696  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2323                                                                                                                    |     59|
|1697  |    mac_muladd_10s_10s_18ns_18_1_1_U1973                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_424                                                                                                                             |     29|
|1698  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2322                                                                                                                    |     29|
|1699  |    mac_muladd_10s_10s_18ns_18_1_1_U1974                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_425                                                                                                                             |     34|
|1700  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2321                                                                                                                    |     34|
|1701  |    mac_muladd_10s_10s_18ns_18_1_1_U1975                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_426                                                                                                                             |     33|
|1702  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2320                                                                                                                    |     33|
|1703  |    mac_muladd_10s_10s_18ns_18_1_1_U1976                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_427                                                                                                                             |     56|
|1704  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2319                                                                                                                    |     56|
|1705  |    mac_muladd_10s_10s_18ns_18_1_1_U1977                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_428                                                                                                                             |     52|
|1706  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2318                                                                                                                    |     52|
|1707  |    mac_muladd_10s_10s_18ns_18_1_1_U1978                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_429                                                                                                                             |     34|
|1708  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2317                                                                                                                    |     34|
|1709  |    mac_muladd_10s_10s_18ns_18_1_1_U1979                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_430                                                                                                                             |     23|
|1710  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2316                                                                                                                    |     23|
|1711  |    mac_muladd_10s_10s_18ns_18_1_1_U1980                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_431                                                                                                                             |     22|
|1712  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2315                                                                                                                    |     22|
|1713  |    mac_muladd_10s_10s_18ns_18_1_1_U1981                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_432                                                                                                                             |     52|
|1714  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2314                                                                                                                    |     52|
|1715  |    mac_muladd_10s_10s_18ns_18_1_1_U1982                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_433                                                                                                                             |     40|
|1716  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2313                                                                                                                    |     40|
|1717  |    mac_muladd_10s_10s_18ns_18_1_1_U1983                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_434                                                                                                                             |     34|
|1718  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2312                                                                                                                    |     34|
|1719  |    mac_muladd_10s_10s_18ns_18_1_1_U1984                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_435                                                                                                                             |     46|
|1720  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2311                                                                                                                    |     46|
|1721  |    mac_muladd_10s_10s_18ns_18_1_1_U1985                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_436                                                                                                                             |     28|
|1722  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2310                                                                                                                    |     28|
|1723  |    mac_muladd_10s_10s_18ns_18_1_1_U1986                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_437                                                                                                                             |     41|
|1724  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2309                                                                                                                    |     41|
|1725  |    mac_muladd_10s_10s_18ns_18_1_1_U1987                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_438                                                                                                                             |     23|
|1726  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2308                                                                                                                    |     23|
|1727  |    mac_muladd_10s_10s_18ns_18_1_1_U1988                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_439                                                                                                                             |     22|
|1728  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2307                                                                                                                    |     22|
|1729  |    mac_muladd_10s_10s_18ns_18_1_1_U1989                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_440                                                                                                                             |     43|
|1730  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2306                                                                                                                    |     43|
|1731  |    mac_muladd_10s_10s_18ns_18_1_1_U1990                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_441                                                                                                                             |     40|
|1732  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2305                                                                                                                    |     40|
|1733  |    mac_muladd_10s_10s_18ns_18_1_1_U1991                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_442                                                                                                                             |     57|
|1734  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2304                                                                                                                    |     57|
|1735  |    mac_muladd_10s_10s_18ns_18_1_1_U1993                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_443                                                                                                                             |     23|
|1736  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2303                                                                                                                    |     23|
|1737  |    mac_muladd_10s_10s_18ns_18_1_1_U1994                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_444                                                                                                                             |     24|
|1738  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2302                                                                                                                    |     24|
|1739  |    mac_muladd_10s_10s_18ns_18_1_1_U1995                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_445                                                                                                                             |     25|
|1740  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2301                                                                                                                    |     25|
|1741  |    mac_muladd_10s_10s_18ns_18_1_1_U1996                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_446                                                                                                                             |     67|
|1742  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2300                                                                                                                    |     67|
|1743  |    mac_muladd_10s_10s_18ns_18_1_1_U1997                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_447                                                                                                                             |     56|
|1744  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2299                                                                                                                    |     56|
|1745  |    mac_muladd_10s_10s_18ns_18_1_1_U1998                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_448                                                                                                                             |     47|
|1746  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2298                                                                                                                    |     47|
|1747  |    mac_muladd_10s_10s_18ns_18_1_1_U1999                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_449                                                                                                                             |     22|
|1748  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2297                                                                                                                    |     22|
|1749  |    mac_muladd_10s_10s_18ns_18_1_1_U2000                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_450                                                                                                                             |     21|
|1750  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2296                                                                                                                    |     21|
|1751  |    mac_muladd_10s_10s_18ns_18_1_1_U2001                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_451                                                                                                                             |     36|
|1752  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2295                                                                                                                    |     36|
|1753  |    mac_muladd_10s_10s_18ns_18_1_1_U2002                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_452                                                                                                                             |     34|
|1754  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2294                                                                                                                    |     34|
|1755  |    mac_muladd_10s_10s_18ns_18_1_1_U2003                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_453                                                                                                                             |     29|
|1756  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2293                                                                                                                    |     29|
|1757  |    mac_muladd_10s_10s_18ns_18_1_1_U2004                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_454                                                                                                                             |     48|
|1758  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2292                                                                                                                    |     48|
|1759  |    mac_muladd_10s_10s_18ns_18_1_1_U2005                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_455                                                                                                                             |     30|
|1760  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2291                                                                                                                    |     30|
|1761  |    mac_muladd_10s_10s_18ns_18_1_1_U2006                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_456                                                                                                                             |     40|
|1762  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2290                                                                                                                    |     40|
|1763  |    mac_muladd_10s_10s_18ns_18_1_1_U2007                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_457                                                                                                                             |     22|
|1764  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2289                                                                                                                    |     22|
|1765  |    mac_muladd_10s_10s_18ns_18_1_1_U2008                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_458                                                                                                                             |     21|
|1766  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2288                                                                                                                    |     21|
|1767  |    mac_muladd_10s_10s_18ns_18_1_1_U2009                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_459                                                                                                                             |     59|
|1768  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2287                                                                                                                    |     59|
|1769  |    mac_muladd_10s_10s_18ns_18_1_1_U2010                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_460                                                                                                                             |     33|
|1770  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2286                                                                                                                    |     33|
|1771  |    mac_muladd_10s_10s_18ns_18_1_1_U2011                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_461                                                                                                                             |     59|
|1772  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2285                                                                                                                    |     59|
|1773  |    mac_muladd_10s_10s_18ns_18_1_1_U2013                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_462                                                                                                                             |     30|
|1774  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2284                                                                                                                    |     30|
|1775  |    mac_muladd_10s_10s_18ns_18_1_1_U2014                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_463                                                                                                                             |     31|
|1776  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2283                                                                                                                    |     31|
|1777  |    mac_muladd_10s_10s_18ns_18_1_1_U2015                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_464                                                                                                                             |     27|
|1778  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2282                                                                                                                    |     27|
|1779  |    mac_muladd_10s_10s_18ns_18_1_1_U2016                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_465                                                                                                                             |     55|
|1780  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2281                                                                                                                    |     55|
|1781  |    mac_muladd_10s_10s_18ns_18_1_1_U2017                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_466                                                                                                                             |     47|
|1782  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2280                                                                                                                    |     47|
|1783  |    mac_muladd_10s_10s_18ns_18_1_1_U2018                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_467                                                                                                                             |     33|
|1784  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2279                                                                                                                    |     33|
|1785  |    mac_muladd_10s_10s_18ns_18_1_1_U2019                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_468                                                                                                                             |     23|
|1786  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2278                                                                                                                    |     23|
|1787  |    mac_muladd_10s_10s_18ns_18_1_1_U2020                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_469                                                                                                                             |     22|
|1788  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2277                                                                                                                    |     22|
|1789  |    mac_muladd_10s_10s_18ns_18_1_1_U2021                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_470                                                                                                                             |     52|
|1790  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2276                                                                                                                    |     52|
|1791  |    mac_muladd_10s_10s_18ns_18_1_1_U2022                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_471                                                                                                                             |     40|
|1792  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2275                                                                                                                    |     40|
|1793  |    mac_muladd_10s_10s_18ns_18_1_1_U2023                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_472                                                                                                                             |     32|
|1794  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2274                                                                                                                    |     32|
|1795  |    mac_muladd_10s_10s_18ns_18_1_1_U2024                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_473                                                                                                                             |     51|
|1796  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2273                                                                                                                    |     51|
|1797  |    mac_muladd_10s_10s_18ns_18_1_1_U2025                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_474                                                                                                                             |     32|
|1798  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2272                                                                                                                    |     32|
|1799  |    mac_muladd_10s_10s_18ns_18_1_1_U2026                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_475                                                                                                                             |     41|
|1800  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2271                                                                                                                    |     41|
|1801  |    mac_muladd_10s_10s_18ns_18_1_1_U2027                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_476                                                                                                                             |     23|
|1802  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2270                                                                                                                    |     23|
|1803  |    mac_muladd_10s_10s_18ns_18_1_1_U2028                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_477                                                                                                                             |     22|
|1804  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2269                                                                                                                    |     22|
|1805  |    mac_muladd_10s_10s_18ns_18_1_1_U2029                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_478                                                                                                                             |     38|
|1806  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2268                                                                                                                    |     38|
|1807  |    mac_muladd_10s_10s_18ns_18_1_1_U2030                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_479                                                                                                                             |     39|
|1808  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2267                                                                                                                    |     39|
|1809  |    mac_muladd_10s_10s_18ns_18_1_1_U2031                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_480                                                                                                                             |     56|
|1810  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2266                                                                                                                    |     56|
|1811  |    mac_muladd_10s_10s_18ns_18_1_1_U2033                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_481                                                                                                                             |     29|
|1812  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2265                                                                                                                    |     29|
|1813  |    mac_muladd_10s_10s_18ns_18_1_1_U2034                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_482                                                                                                                             |     30|
|1814  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2264                                                                                                                    |     30|
|1815  |    mac_muladd_10s_10s_18ns_18_1_1_U2035                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_483                                                                                                                             |     29|
|1816  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2263                                                                                                                    |     29|
|1817  |    mac_muladd_10s_10s_18ns_18_1_1_U2036                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_484                                                                                                                             |     66|
|1818  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2262                                                                                                                    |     66|
|1819  |    mac_muladd_10s_10s_18ns_18_1_1_U2037                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_485                                                                                                                             |     48|
|1820  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2261                                                                                                                    |     48|
|1821  |    mac_muladd_10s_10s_18ns_18_1_1_U2038                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_486                                                                                                                             |     40|
|1822  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2260                                                                                                                    |     40|
|1823  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__26  |      8|
|1824  |    mac_muladd_10s_10s_18ns_18_1_1_U2039                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_487                                                                                                                             |     22|
|1825  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2259                                                                                                                    |     22|
|1826  |    mac_muladd_10s_10s_18ns_18_1_1_U2040                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_488                                                                                                                             |     21|
|1827  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2258                                                                                                                    |     21|
|1828  |    mac_muladd_10s_10s_18ns_18_1_1_U2041                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_489                                                                                                                             |     36|
|1829  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2257                                                                                                                    |     36|
|1830  |    mac_muladd_10s_10s_18ns_18_1_1_U2042                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_490                                                                                                                             |     43|
|1831  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2256                                                                                                                    |     43|
|1832  |    mac_muladd_10s_10s_18ns_18_1_1_U2043                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_491                                                                                                                             |     29|
|1833  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2255                                                                                                                    |     29|
|1834  |    mac_muladd_10s_10s_18ns_18_1_1_U2044                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_492                                                                                                                             |     41|
|1835  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2254                                                                                                                    |     41|
|1836  |    mac_muladd_10s_10s_18ns_18_1_1_U2045                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_493                                                                                                                             |     24|
|1837  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2253                                                                                                                    |     24|
|1838  |    mac_muladd_10s_10s_18ns_18_1_1_U2046                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_494                                                                                                                             |     48|
|1839  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2252                                                                                                                    |     48|
|1840  |    mac_muladd_10s_10s_18ns_18_1_1_U2047                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_495                                                                                                                             |     30|
|1841  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2251                                                                                                                    |     30|
|1842  |    mac_muladd_10s_10s_18ns_18_1_1_U2048                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_496                                                                                                                             |     29|
|1843  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2250                                                                                                                    |     29|
|1844  |    mac_muladd_10s_10s_18ns_18_1_1_U2049                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_497                                                                                                                             |     46|
|1845  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2249                                                                                                                    |     46|
|1846  |    mac_muladd_10s_10s_18ns_18_1_1_U2050                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_498                                                                                                                             |     42|
|1847  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2248                                                                                                                    |     42|
|1848  |    mac_muladd_10s_10s_18ns_18_1_1_U2051                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_499                                                                                                                             |     60|
|1849  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2247                                                                                                                    |     60|
|1850  |    mac_muladd_10s_10s_18ns_18_1_1_U2053                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_500                                                                                                                             |     31|
|1851  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2246                                                                                                                    |     31|
|1852  |    mac_muladd_10s_10s_18ns_18_1_1_U2054                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_501                                                                                                                             |     32|
|1853  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2245                                                                                                                    |     32|
|1854  |    mac_muladd_10s_10s_18ns_18_1_1_U2055                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_502                                                                                                                             |     32|
|1855  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2244                                                                                                                    |     32|
|1856  |    mac_muladd_10s_10s_18ns_18_1_1_U2056                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_503                                                                                                                             |     54|
|1857  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2243                                                                                                                    |     54|
|1858  |    mac_muladd_10s_10s_18ns_18_1_1_U2057                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_504                                                                                                                             |     52|
|1859  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2242                                                                                                                    |     52|
|1860  |    mac_muladd_10s_10s_18ns_18_1_1_U2058                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_505                                                                                                                             |     47|
|1861  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2241                                                                                                                    |     47|
|1862  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__33  |      8|
|1863  |    mac_muladd_10s_10s_18ns_18_1_1_U2059                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_506                                                                                                                             |     23|
|1864  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2240                                                                                                                    |     23|
|1865  |    mac_muladd_10s_10s_18ns_18_1_1_U2060                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_507                                                                                                                             |     22|
|1866  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2239                                                                                                                    |     22|
|1867  |    mac_muladd_10s_10s_18ns_18_1_1_U2061                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_508                                                                                                                             |     51|
|1868  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2238                                                                                                                    |     51|
|1869  |    mac_muladd_10s_10s_18ns_18_1_1_U2062                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_509                                                                                                                             |     34|
|1870  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2237                                                                                                                    |     34|
|1871  |    mac_muladd_10s_10s_18ns_18_1_1_U2063                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_510                                                                                                                             |     33|
|1872  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2236                                                                                                                    |     33|
|1873  |    mac_muladd_10s_10s_18ns_18_1_1_U2064                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_511                                                                                                                             |     59|
|1874  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2235                                                                                                                    |     59|
|1875  |    mac_muladd_10s_10s_18ns_18_1_1_U2065                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_512                                                                                                                             |     33|
|1876  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2234                                                                                                                    |     33|
|1877  |    mac_muladd_10s_10s_18ns_18_1_1_U2066                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_513                                                                                                                             |     52|
|1878  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2233                                                                                                                    |     52|
|1879  |    mac_muladd_10s_10s_18ns_18_1_1_U2067                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_514                                                                                                                             |     34|
|1880  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2232                                                                                                                    |     34|
|1881  |    mac_muladd_10s_10s_18ns_18_1_1_U2068                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_515                                                                                                                             |     33|
|1882  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2231                                                                                                                    |     33|
|1883  |    mac_muladd_10s_10s_18ns_18_1_1_U2069                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_516                                                                                                                             |     38|
|1884  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2230                                                                                                                    |     38|
|1885  |    mac_muladd_10s_10s_18ns_18_1_1_U2070                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_517                                                                                                                             |     44|
|1886  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2229                                                                                                                    |     44|
|1887  |    mac_muladd_10s_10s_18ns_18_1_1_U2071                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_518                                                                                                                             |     55|
|1888  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2228                                                                                                                    |     55|
|1889  |    mac_muladd_10s_10s_18ns_18_1_1_U2073                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_519                                                                                                                             |     27|
|1890  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2227                                                                                                                    |     27|
|1891  |    mac_muladd_10s_10s_18ns_18_1_1_U2074                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_520                                                                                                                             |     30|
|1892  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2226                                                                                                                    |     30|
|1893  |    mac_muladd_10s_10s_18ns_18_1_1_U2075                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_521                                                                                                                             |     29|
|1894  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2225                                                                                                                    |     29|
|1895  |    mac_muladd_10s_10s_18ns_18_1_1_U2076                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_522                                                                                                                             |     74|
|1896  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2224                                                                                                                    |     74|
|1897  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__46  |      8|
|1898  |    mac_muladd_10s_10s_18ns_18_1_1_U2077                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_523                                                                                                                             |     48|
|1899  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2223                                                                                                                    |     48|
|1900  |    mac_muladd_10s_10s_18ns_18_1_1_U2078                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_524                                                                                                                             |     34|
|1901  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2222                                                                                                                    |     34|
|1902  |    mac_muladd_10s_10s_18ns_18_1_1_U2079                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_525                                                                                                                             |     28|
|1903  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2221                                                                                                                    |     28|
|1904  |    mac_muladd_10s_10s_18ns_18_1_1_U2080                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_526                                                                                                                             |     27|
|1905  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2220                                                                                                                    |     27|
|1906  |    mac_muladd_10s_10s_18ns_18_1_1_U2081                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_527                                                                                                                             |     36|
|1907  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2219                                                                                                                    |     36|
|1908  |    mac_muladd_10s_10s_18ns_18_1_1_U2082                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_528                                                                                                                             |     43|
|1909  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2218                                                                                                                    |     43|
|1910  |    mac_muladd_10s_10s_18ns_18_1_1_U2083                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_529                                                                                                                             |     29|
|1911  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2217                                                                                                                    |     29|
|1912  |    mac_muladd_10s_10s_18ns_18_1_1_U2084                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_530                                                                                                                             |     41|
|1913  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2216                                                                                                                    |     41|
|1914  |    mac_muladd_10s_10s_18ns_18_1_1_U2085                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_531                                                                                                                             |     24|
|1915  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2215                                                                                                                    |     24|
|1916  |    mac_muladd_10s_10s_18ns_18_1_1_U2086                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_532                                                                                                                             |     46|
|1917  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2214                                                                                                                    |     46|
|1918  |    mac_muladd_10s_10s_18ns_18_1_1_U2087                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_533                                                                                                                             |     22|
|1919  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2213                                                                                                                    |     22|
|1920  |    mac_muladd_10s_10s_18ns_18_1_1_U2088                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_534                                                                                                                             |     27|
|1921  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2212                                                                                                                    |     27|
|1922  |    mac_muladd_10s_10s_18ns_18_1_1_U2089                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_535                                                                                                                             |     46|
|1923  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2211                                                                                                                    |     46|
|1924  |    mac_muladd_10s_10s_18ns_18_1_1_U2090                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_536                                                                                                                             |     41|
|1925  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2210                                                                                                                    |     41|
|1926  |    mac_muladd_10s_10s_18ns_18_1_1_U2091                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_537                                                                                                                             |     46|
|1927  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2209                                                                                                                    |     46|
|1928  |    mac_muladd_10s_10s_18ns_18_1_1_U2093                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_538                                                                                                                             |     36|
|1929  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2208                                                                                                                    |     36|
|1930  |    mac_muladd_10s_10s_18ns_18_1_1_U2094                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_539                                                                                                                             |     34|
|1931  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2207                                                                                                                    |     34|
|1932  |    mac_muladd_10s_10s_18ns_18_1_1_U2095                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_540                                                                                                                             |     33|
|1933  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2206                                                                                                                    |     33|
|1934  |    mac_muladd_10s_10s_18ns_18_1_1_U2096                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_541                                                                                                                             |     63|
|1935  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2205                                                                                                                    |     63|
|1936  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__51  |      8|
|1937  |    mac_muladd_10s_10s_18ns_18_1_1_U2097                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_542                                                                                                                             |     52|
|1938  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2204                                                                                                                    |     52|
|1939  |    mac_muladd_10s_10s_18ns_18_1_1_U2098                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_543                                                                                                                             |     34|
|1940  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2203                                                                                                                    |     34|
|1941  |    mac_muladd_10s_10s_18ns_18_1_1_U2099                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_544                                                                                                                             |     37|
|1942  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2202                                                                                                                    |     37|
|1943  |    mac_muladd_10s_10s_18ns_18_1_1_U2100                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_545                                                                                                                             |     36|
|1944  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2201                                                                                                                    |     36|
|1945  |    mac_muladd_10s_10s_18ns_18_1_1_U2101                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_546                                                                                                                             |     50|
|1946  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2200                                                                                                                    |     50|
|1947  |    mac_muladd_10s_10s_18ns_18_1_1_U2102                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_547                                                                                                                             |     34|
|1948  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2199                                                                                                                    |     34|
|1949  |    mac_muladd_10s_10s_18ns_18_1_1_U2103                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_548                                                                                                                             |     33|
|1950  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2198                                                                                                                    |     33|
|1951  |    mac_muladd_10s_10s_18ns_18_1_1_U2104                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_549                                                                                                                             |     59|
|1952  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2197                                                                                                                    |     59|
|1953  |    mac_muladd_10s_10s_18ns_18_1_1_U2105                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_550                                                                                                                             |     33|
|1954  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2196                                                                                                                    |     33|
|1955  |    mac_muladd_10s_10s_18ns_18_1_1_U2106                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_551                                                                                                                             |     55|
|1956  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2195                                                                                                                    |     55|
|1957  |    mac_muladd_10s_10s_18ns_18_1_1_U2107                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_552                                                                                                                             |     23|
|1958  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2194                                                                                                                    |     23|
|1959  |    mac_muladd_10s_10s_18ns_18_1_1_U2108                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_553                                                                                                                             |     36|
|1960  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2193                                                                                                                    |     36|
|1961  |    mac_muladd_10s_10s_18ns_18_1_1_U2109                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_554                                                                                                                             |     38|
|1962  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2192                                                                                                                    |     38|
|1963  |    mac_muladd_10s_10s_18ns_18_1_1_U2110                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_555                                                                                                                             |     42|
|1964  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2191                                                                                                                    |     42|
|1965  |    mac_muladd_10s_10s_18ns_18_1_1_U2111                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_556                                                                                                                             |     55|
|1966  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2190                                                                                                                    |     55|
|1967  |    mac_muladd_10s_10s_18ns_18_1_1_U2113                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_557                                                                                                                             |     32|
|1968  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2189                                                                                                                    |     32|
|1969  |    mac_muladd_10s_10s_18ns_18_1_1_U2114                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_558                                                                                                                             |     29|
|1970  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2188                                                                                                                    |     29|
|1971  |    mac_muladd_10s_10s_18ns_18_1_1_U2115                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_559                                                                                                                             |     28|
|1972  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2187                                                                                                                    |     28|
|1973  |    mac_muladd_10s_10s_18ns_18_1_1_U2116                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_560                                                                                                                             |     74|
|1974  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2186                                                                                                                    |     74|
|1975  |    mac_muladd_10s_10s_18ns_18_1_1_U2117                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_561                                                                                                                             |     48|
|1976  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2185                                                                                                                    |     48|
|1977  |    mac_muladd_10s_10s_18ns_18_1_1_U2118                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_562                                                                                                                             |     42|
|1978  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2184                                                                                                                    |     42|
|1979  |    mac_muladd_10s_10s_18ns_18_1_1_U2119                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_563                                                                                                                             |     30|
|1980  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2183                                                                                                                    |     30|
|1981  |    mac_muladd_10s_10s_18ns_18_1_1_U2120                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_564                                                                                                                             |     29|
|1982  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2182                                                                                                                    |     29|
|1983  |    mac_muladd_10s_10s_18ns_18_1_1_U2121                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_565                                                                                                                             |     44|
|1984  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2181                                                                                                                    |     44|
|1985  |    mac_muladd_10s_10s_18ns_18_1_1_U2122                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_566                                                                                                                             |     42|
|1986  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2180                                                                                                                    |     42|
|1987  |    mac_muladd_10s_10s_18ns_18_1_1_U2123                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_567                                                                                                                             |     34|
|1988  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2179                                                                                                                    |     34|
|1989  |    mac_muladd_10s_10s_18ns_18_1_1_U2124                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_568                                                                                                                             |     53|
|1990  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2178                                                                                                                    |     53|
|1991  |    mac_muladd_10s_10s_18ns_18_1_1_U2125                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_569                                                                                                                             |     35|
|1992  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2177                                                                                                                    |     35|
|1993  |    mac_muladd_10s_10s_18ns_18_1_1_U2126                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_570                                                                                                                             |     53|
|1994  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2176                                                                                                                    |     53|
|1995  |    mac_muladd_10s_10s_18ns_18_1_1_U2127                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_571                                                                                                                             |     35|
|1996  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2175                                                                                                                    |     35|
|1997  |    mac_muladd_10s_10s_18ns_18_1_1_U2128                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_572                                                                                                                             |     21|
|1998  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2174                                                                                                                    |     21|
|1999  |    mac_muladd_10s_10s_18ns_18_1_1_U2129                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_573                                                                                                                             |     54|
|2000  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2173                                                                                                                    |     54|
|2001  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__73  |      8|
|2002  |    mac_muladd_10s_10s_18ns_18_1_1_U2130                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_574                                                                                                                             |     46|
|2003  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2172                                                                                                                    |     46|
|2004  |    mac_muladd_10s_10s_18ns_18_1_1_U2131                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_575                                                                                                                             |     53|
|2005  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2171                                                                                                                    |     53|
|2006  |    mac_muladd_10s_10s_18ns_18_1_1_U2133                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_576                                                                                                                             |     32|
|2007  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2170                                                                                                                    |     32|
|2008  |    mac_muladd_10s_10s_18ns_18_1_1_U2134                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_577                                                                                                                             |     35|
|2009  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2169                                                                                                                    |     35|
|2010  |    mac_muladd_10s_10s_18ns_18_1_1_U2135                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_578                                                                                                                             |     34|
|2011  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2168                                                                                                                    |     34|
|2012  |    mac_muladd_10s_10s_18ns_18_1_1_U2136                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_579                                                                                                                             |     61|
|2013  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2167                                                                                                                    |     61|
|2014  |    mac_muladd_10s_10s_18ns_18_1_1_U2137                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_580                                                                                                                             |     52|
|2015  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2166                                                                                                                    |     52|
|2016  |    mac_muladd_10s_10s_18ns_18_1_1_U2138                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_581                                                                                                                             |     41|
|2017  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2165                                                                                                                    |     41|
|2018  |    mac_muladd_10s_10s_18ns_18_1_1_U2139                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_582                                                                                                                             |     34|
|2019  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2164                                                                                                                    |     34|
|2020  |    mac_muladd_10s_10s_18ns_18_1_1_U2140                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_583                                                                                                                             |     33|
|2021  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2163                                                                                                                    |     33|
|2022  |    mac_muladd_10s_10s_18ns_18_1_1_U2141                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_584                                                                                                                             |     53|
|2023  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2162                                                                                                                    |     53|
|2024  |    mac_muladd_10s_10s_18ns_18_1_1_U2142                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_585                                                                                                                             |     42|
|2025  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2161                                                                                                                    |     42|
|2026  |    mac_muladd_10s_10s_18ns_18_1_1_U2143                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_586                                                                                                                             |     37|
|2027  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2160                                                                                                                    |     37|
|2028  |    mac_muladd_10s_10s_18ns_18_1_1_U2144                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_587                                                                                                                             |     54|
|2029  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2159                                                                                                                    |     54|
|2030  |    mac_muladd_10s_10s_18ns_18_1_1_U2145                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_588                                                                                                                             |     38|
|2031  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2158                                                                                                                    |     38|
|2032  |    mac_muladd_10s_10s_18ns_18_1_1_U2146                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_589                                                                                                                             |     53|
|2033  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2157                                                                                                                    |     53|
|2034  |    mac_muladd_10s_10s_18ns_18_1_1_U2147                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_590                                                                                                                             |     36|
|2035  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2156                                                                                                                    |     36|
|2036  |    mac_muladd_10s_10s_18ns_18_1_1_U2148                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_591                                                                                                                             |     22|
|2037  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2155                                                                                                                    |     22|
|2038  |    mac_muladd_10s_10s_18ns_18_1_1_U2149                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_592                                                                                                                             |     47|
|2039  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2154                                                                                                                    |     47|
|2040  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__74  |      8|
|2041  |    mac_muladd_10s_10s_18ns_18_1_1_U2150                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_593                                                                                                                             |     46|
|2042  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2153                                                                                                                    |     46|
|2043  |    mac_muladd_10s_10s_18ns_18_1_1_U2151                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_594                                                                                                                             |     55|
|2044  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2152                                                                                                                    |     55|
|2045  |    mac_muladd_10s_10s_18ns_18_1_1_U2153                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_595                                                                                                                             |     27|
|2046  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2151                                                                                                                    |     27|
|2047  |    mac_muladd_10s_10s_18ns_18_1_1_U2154                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_596                                                                                                                             |     23|
|2048  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2150                                                                                                                    |     23|
|2049  |    mac_muladd_10s_10s_18ns_18_1_1_U2155                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_597                                                                                                                             |     23|
|2050  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2149                                                                                                                    |     23|
|2051  |    mac_muladd_10s_10s_18ns_18_1_1_U2156                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_598                                                                                                                             |     72|
|2052  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2148                                                                                                                    |     72|
|2053  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__71  |      8|
|2054  |    mac_muladd_10s_10s_18ns_18_1_1_U2157                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_599                                                                                                                             |     42|
|2055  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2147                                                                                                                    |     42|
|2056  |    mac_muladd_10s_10s_18ns_18_1_1_U2158                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_600                                                                                                                             |     40|
|2057  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2146                                                                                                                    |     40|
|2058  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19  |      8|
|2059  |    mac_muladd_10s_10s_18ns_18_1_1_U2159                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_601                                                                                                                             |     41|
|2060  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2145                                                                                                                    |     41|
|2061  |    mac_muladd_10s_10s_18ns_18_1_1_U2160                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_602                                                                                                                             |     23|
|2062  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2144                                                                                                                    |     23|
|2063  |    mac_muladd_10s_10s_18ns_18_1_1_U2161                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_603                                                                                                                             |     43|
|2064  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2143                                                                                                                    |     43|
|2065  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11  |      8|
|2066  |    mac_muladd_10s_10s_18ns_18_1_1_U2162                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_604                                                                                                                             |     41|
|2067  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2142                                                                                                                    |     41|
|2068  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16  |      8|
|2069  |    mac_muladd_10s_10s_18ns_18_1_1_U2163                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_605                                                                                                                             |     27|
|2070  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2141                                                                                                                    |     27|
|2071  |    mac_muladd_10s_10s_18ns_18_1_1_U2164                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_606                                                                                                                             |     47|
|2072  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2140                                                                                                                    |     47|
|2073  |    mac_muladd_10s_10s_18ns_18_1_1_U2165                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_607                                                                                                                             |     30|
|2074  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2139                                                                                                                    |     30|
|2075  |    mac_muladd_10s_10s_18ns_18_1_1_U2166                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_608                                                                                                                             |     46|
|2076  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2138                                                                                                                    |     46|
|2077  |    mac_muladd_10s_10s_18ns_18_1_1_U2167                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_609                                                                                                                             |     28|
|2078  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2137                                                                                                                    |     28|
|2079  |    mac_muladd_10s_10s_18ns_18_1_1_U2168                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_610                                                                                                                             |     27|
|2080  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2136                                                                                                                    |     27|
|2081  |    mac_muladd_10s_10s_18ns_18_1_1_U2169                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_611                                                                                                                             |     54|
|2082  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2135                                                                                                                    |     54|
|2083  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18  |      8|
|2084  |    mac_muladd_10s_10s_18ns_18_1_1_U2170                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_612                                                                                                                             |     54|
|2085  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2134                                                                                                                    |     54|
|2086  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__29  |      8|
|2087  |    mac_muladd_10s_10s_18ns_18_1_1_U2171                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_613                                                                                                                             |     59|
|2088  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2133                                                                                                                    |     59|
|2089  |    mac_muladd_10s_10s_18ns_18_1_1_U2173                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_614                                                                                                                             |     39|
|2090  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2132                                                                                                                    |     39|
|2091  |    mac_muladd_10s_10s_18ns_18_1_1_U2174                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_615                                                                                                                             |     39|
|2092  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2131                                                                                                                    |     39|
|2093  |    mac_muladd_10s_10s_18ns_18_1_1_U2175                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_616                                                                                                                             |     30|
|2094  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2130                                                                                                                    |     30|
|2095  |    mac_muladd_10s_10s_18ns_18_1_1_U2176                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_617                                                                                                                             |     67|
|2096  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2129                                                                                                                    |     67|
|2097  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__31  |      8|
|2098  |    mac_muladd_10s_10s_18ns_18_1_1_U2177                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_618                                                                                                                             |     49|
|2099  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2128                                                                                                                    |     49|
|2100  |    mac_muladd_10s_10s_18ns_18_1_1_U2178                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_619                                                                                                                             |     47|
|2101  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2127                                                                                                                    |     47|
|2102  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__32  |      8|
|2103  |    mac_muladd_10s_10s_18ns_18_1_1_U2179                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_620                                                                                                                             |     38|
|2104  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2126                                                                                                                    |     38|
|2105  |    mac_muladd_10s_10s_18ns_18_1_1_U2180                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_621                                                                                                                             |     30|
|2106  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2125                                                                                                                    |     30|
|2107  |    mac_muladd_10s_10s_18ns_18_1_1_U2181                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_622                                                                                                                             |     59|
|2108  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2124                                                                                                                    |     59|
|2109  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__34  |      8|
|2110  |    mac_muladd_10s_10s_18ns_18_1_1_U2182                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_623                                                                                                                             |     47|
|2111  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2123                                                                                                                    |     47|
|2112  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__35  |      8|
|2113  |    mac_muladd_10s_10s_18ns_18_1_1_U2183                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_624                                                                                                                             |     35|
|2114  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2122                                                                                                                    |     35|
|2115  |    mac_muladd_10s_10s_18ns_18_1_1_U2184                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_625                                                                                                                             |     50|
|2116  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2121                                                                                                                    |     50|
|2117  |    mac_muladd_10s_10s_18ns_18_1_1_U2185                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_626                                                                                                                             |     28|
|2118  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2120                                                                                                                    |     28|
|2119  |    mac_muladd_10s_10s_18ns_18_1_1_U2186                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_627                                                                                                                             |     54|
|2120  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2119                                                                                                                    |     54|
|2121  |    mac_muladd_10s_10s_18ns_18_1_1_U2187                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_628                                                                                                                             |     40|
|2122  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2118                                                                                                                    |     40|
|2123  |    mac_muladd_10s_10s_18ns_18_1_1_U2188                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_629                                                                                                                             |     36|
|2124  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2117                                                                                                                    |     36|
|2125  |    mac_muladd_10s_10s_18ns_18_1_1_U2189                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_630                                                                                                                             |     48|
|2126  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2116                                                                                                                    |     48|
|2127  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__43  |      8|
|2128  |    mac_muladd_10s_10s_18ns_18_1_1_U2190                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_631                                                                                                                             |     48|
|2129  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2115                                                                                                                    |     48|
|2130  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__44  |      8|
|2131  |    mac_muladd_10s_10s_18ns_18_1_1_U2191                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_632                                                                                                                             |     56|
|2132  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2114                                                                                                                    |     56|
|2133  |    mac_muladd_10s_10s_18ns_18_1_1_U2193                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_633                                                                                                                             |     22|
|2134  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2113                                                                                                                    |     22|
|2135  |    mac_muladd_10s_10s_18ns_18_1_1_U2194                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_634                                                                                                                             |     23|
|2136  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2112                                                                                                                    |     23|
|2137  |    mac_muladd_10s_10s_18ns_18_1_1_U2195                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_635                                                                                                                             |     22|
|2138  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2111                                                                                                                    |     22|
|2139  |    mac_muladd_10s_10s_18ns_18_1_1_U2196                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_636                                                                                                                             |     64|
|2140  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2110                                                                                                                    |     64|
|2141  |    mac_muladd_10s_10s_18ns_18_1_1_U2197                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_637                                                                                                                             |     41|
|2142  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2109                                                                                                                    |     41|
|2143  |    mac_muladd_10s_10s_18ns_18_1_1_U2198                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_638                                                                                                                             |     32|
|2144  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2108                                                                                                                    |     32|
|2145  |    mac_muladd_10s_10s_18ns_18_1_1_U2199                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_639                                                                                                                             |     26|
|2146  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2107                                                                                                                    |     26|
|2147  |    mac_muladd_10s_10s_18ns_18_1_1_U2200                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_640                                                                                                                             |     23|
|2148  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2106                                                                                                                    |     23|
|2149  |    mac_muladd_10s_10s_18ns_18_1_1_U2201                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_641                                                                                                                             |     35|
|2150  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2105                                                                                                                    |     35|
|2151  |    mac_muladd_10s_10s_18ns_18_1_1_U2202                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_642                                                                                                                             |     34|
|2152  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2104                                                                                                                    |     34|
|2153  |    mac_muladd_10s_10s_18ns_18_1_1_U2203                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_643                                                                                                                             |     26|
|2154  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2103                                                                                                                    |     26|
|2155  |    mac_muladd_10s_10s_18ns_18_1_1_U2204                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_644                                                                                                                             |     47|
|2156  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2102                                                                                                                    |     47|
|2157  |    mac_muladd_10s_10s_18ns_18_1_1_U2205                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_645                                                                                                                             |     23|
|2158  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2101                                                                                                                    |     23|
|2159  |    mac_muladd_10s_10s_18ns_18_1_1_U2206                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_646                                                                                                                             |     53|
|2160  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2100                                                                                                                    |     53|
|2161  |    mac_muladd_10s_10s_18ns_18_1_1_U2207                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_647                                                                                                                             |     35|
|2162  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2099                                                                                                                    |     35|
|2163  |    mac_muladd_10s_10s_18ns_18_1_1_U2208                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_648                                                                                                                             |     21|
|2164  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2098                                                                                                                    |     21|
|2165  |    mac_muladd_10s_10s_18ns_18_1_1_U2209                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_649                                                                                                                             |     45|
|2166  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2097                                                                                                                    |     45|
|2167  |    mac_muladd_10s_10s_18ns_18_1_1_U2210                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_650                                                                                                                             |     54|
|2168  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2096                                                                                                                    |     54|
|2169  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__59  |      8|
|2170  |    mac_muladd_10s_10s_18ns_18_1_1_U2211                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_651                                                                                                                             |     60|
|2171  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2095                                                                                                                    |     60|
|2172  |    mac_muladd_10s_10s_18ns_18_1_1_U2213                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_652                                                                                                                             |     40|
|2173  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2094                                                                                                                    |     40|
|2174  |    mac_muladd_10s_10s_18ns_18_1_1_U2214                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_653                                                                                                                             |     41|
|2175  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2093                                                                                                                    |     41|
|2176  |    mac_muladd_10s_10s_18ns_18_1_1_U2215                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_654                                                                                                                             |     39|
|2177  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2092                                                                                                                    |     39|
|2178  |    mac_muladd_10s_10s_18ns_18_1_1_U2216                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_655                                                                                                                             |     70|
|2179  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2091                                                                                                                    |     70|
|2180  |    mac_muladd_10s_10s_18ns_18_1_1_U2217                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_656                                                                                                                             |     58|
|2181  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2090                                                                                                                    |     58|
|2182  |    mac_muladd_10s_10s_18ns_18_1_1_U2218                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_657                                                                                                                             |     50|
|2183  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2089                                                                                                                    |     50|
|2184  |    mac_muladd_10s_10s_18ns_18_1_1_U2219                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_658                                                                                                                             |     31|
|2185  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2088                                                                                                                    |     31|
|2186  |    mac_muladd_10s_10s_18ns_18_1_1_U2220                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_659                                                                                                                             |     30|
|2187  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2087                                                                                                                    |     30|
|2188  |    mac_muladd_10s_10s_18ns_18_1_1_U2221                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_660                                                                                                                             |     62|
|2189  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2086                                                                                                                    |     62|
|2190  |    mac_muladd_10s_10s_18ns_18_1_1_U2222                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_661                                                                                                                             |     48|
|2191  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2085                                                                                                                    |     48|
|2192  |    mac_muladd_10s_10s_18ns_18_1_1_U2223                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_662                                                                                                                             |     31|
|2193  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2084                                                                                                                    |     31|
|2194  |    mac_muladd_10s_10s_18ns_18_1_1_U2224                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_663                                                                                                                             |     56|
|2195  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2083                                                                                                                    |     56|
|2196  |    mac_muladd_10s_10s_18ns_18_1_1_U2225                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_664                                                                                                                             |     41|
|2197  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2082                                                                                                                    |     41|
|2198  |    mac_muladd_10s_10s_18ns_18_1_1_U2226                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_665                                                                                                                             |     53|
|2199  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2081                                                                                                                    |     53|
|2200  |    mac_muladd_10s_10s_18ns_18_1_1_U2227                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_666                                                                                                                             |     38|
|2201  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2080                                                                                                                    |     38|
|2202  |    mac_muladd_10s_10s_18ns_18_1_1_U2228                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_667                                                                                                                             |     22|
|2203  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2079                                                                                                                    |     22|
|2204  |    mac_muladd_10s_10s_18ns_18_1_1_U2229                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_668                                                                                                                             |     39|
|2205  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2078                                                                                                                    |     39|
|2206  |    mac_muladd_10s_10s_18ns_18_1_1_U2230                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_669                                                                                                                             |     48|
|2207  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2077                                                                                                                    |     48|
|2208  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5   |      8|
|2209  |    mac_muladd_10s_10s_18ns_18_1_1_U2231                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_670                                                                                                                             |     51|
|2210  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2076                                                                                                                    |     51|
|2211  |    mac_muladd_10s_10s_18ns_18_1_1_U2233                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_671                                                                                                                             |     22|
|2212  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2075                                                                                                                    |     22|
|2213  |    mac_muladd_10s_10s_18ns_18_1_1_U2234                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_672                                                                                                                             |     23|
|2214  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2074                                                                                                                    |     23|
|2215  |    mac_muladd_10s_10s_18ns_18_1_1_U2235                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_673                                                                                                                             |     23|
|2216  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2073                                                                                                                    |     23|
|2217  |    mac_muladd_10s_10s_18ns_18_1_1_U2236                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_674                                                                                                                             |     65|
|2218  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2072                                                                                                                    |     65|
|2219  |    mac_muladd_10s_10s_18ns_18_1_1_U2237                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_675                                                                                                                             |     42|
|2220  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2071                                                                                                                    |     42|
|2221  |    mac_muladd_10s_10s_18ns_18_1_1_U2238                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_676                                                                                                                             |     32|
|2222  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2070                                                                                                                    |     32|
|2223  |    mac_muladd_10s_10s_18ns_18_1_1_U2239                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_677                                                                                                                             |     41|
|2224  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2069                                                                                                                    |     41|
|2225  |    mac_muladd_10s_10s_18ns_18_1_1_U2240                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_678                                                                                                                             |     21|
|2226  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2068                                                                                                                    |     21|
|2227  |    mac_muladd_10s_10s_18ns_18_1_1_U2241                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_679                                                                                                                             |     35|
|2228  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2067                                                                                                                    |     35|
|2229  |    mac_muladd_10s_10s_18ns_18_1_1_U2242                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_680                                                                                                                             |     34|
|2230  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2066                                                                                                                    |     34|
|2231  |    mac_muladd_10s_10s_18ns_18_1_1_U2243                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_681                                                                                                                             |     41|
|2232  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2065                                                                                                                    |     41|
|2233  |    mac_muladd_10s_10s_18ns_18_1_1_U2244                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_682                                                                                                                             |     46|
|2234  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2064                                                                                                                    |     46|
|2235  |    mac_muladd_10s_10s_18ns_18_1_1_U2245                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_683                                                                                                                             |     23|
|2236  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2063                                                                                                                    |     23|
|2237  |    mac_muladd_10s_10s_18ns_18_1_1_U2246                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_684                                                                                                                             |     53|
|2238  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2062                                                                                                                    |     53|
|2239  |    mac_muladd_10s_10s_18ns_18_1_1_U2247                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_685                                                                                                                             |     35|
|2240  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2061                                                                                                                    |     35|
|2241  |    mac_muladd_10s_10s_18ns_18_1_1_U2248                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_686                                                                                                                             |     21|
|2242  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2060                                                                                                                    |     21|
|2243  |    mac_muladd_10s_10s_18ns_18_1_1_U2249                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_687                                                                                                                             |     45|
|2244  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2059                                                                                                                    |     45|
|2245  |    mac_muladd_10s_10s_18ns_18_1_1_U2250                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_688                                                                                                                             |     41|
|2246  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2058                                                                                                                    |     41|
|2247  |    mac_muladd_10s_10s_18ns_18_1_1_U2251                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_689                                                                                                                             |     59|
|2248  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2057                                                                                                                    |     59|
|2249  |    mac_muladd_10s_10s_18ns_18_1_1_U2253                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_690                                                                                                                             |     40|
|2250  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2056                                                                                                                    |     40|
|2251  |    mac_muladd_10s_10s_18ns_18_1_1_U2254                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_691                                                                                                                             |     41|
|2252  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2055                                                                                                                    |     41|
|2253  |    mac_muladd_10s_10s_18ns_18_1_1_U2255                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_692                                                                                                                             |     30|
|2254  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2054                                                                                                                    |     30|
|2255  |    mac_muladd_10s_10s_18ns_18_1_1_U2256                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_693                                                                                                                             |     68|
|2256  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2053                                                                                                                    |     68|
|2257  |    mac_muladd_10s_10s_18ns_18_1_1_U2257                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_694                                                                                                                             |     49|
|2258  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2052                                                                                                                    |     49|
|2259  |    mac_muladd_10s_10s_18ns_18_1_1_U2258                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_695                                                                                                                             |     50|
|2260  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2051                                                                                                                    |     50|
|2261  |    mac_muladd_10s_10s_18ns_18_1_1_U2259                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_696                                                                                                                             |     40|
|2262  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2050                                                                                                                    |     40|
|2263  |    mac_muladd_10s_10s_18ns_18_1_1_U2260                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_697                                                                                                                             |     22|
|2264  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2049                                                                                                                    |     22|
|2265  |    mac_muladd_10s_10s_18ns_18_1_1_U2261                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_698                                                                                                                             |     51|
|2266  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2048                                                                                                                    |     51|
|2267  |    mac_muladd_10s_10s_18ns_18_1_1_U2262                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_699                                                                                                                             |     37|
|2268  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2047                                                                                                                    |     37|
|2269  |    mac_muladd_10s_10s_18ns_18_1_1_U2263                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_700                                                                                                                             |     32|
|2270  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2046                                                                                                                    |     32|
|2271  |    mac_muladd_10s_10s_18ns_18_1_1_U2264                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_701                                                                                                                             |     57|
|2272  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2045                                                                                                                    |     57|
|2273  |    mac_muladd_10s_10s_18ns_18_1_1_U2265                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_702                                                                                                                             |     39|
|2274  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2044                                                                                                                    |     39|
|2275  |    mac_muladd_10s_10s_18ns_18_1_1_U2266                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_703                                                                                                                             |     53|
|2276  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2043                                                                                                                    |     53|
|2277  |    mac_muladd_10s_10s_18ns_18_1_1_U2267                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_704                                                                                                                             |     38|
|2278  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2042                                                                                                                    |     38|
|2279  |    mac_muladd_10s_10s_18ns_18_1_1_U2268                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_705                                                                                                                             |     22|
|2280  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2041                                                                                                                    |     22|
|2281  |    mac_muladd_10s_10s_18ns_18_1_1_U2269                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_706                                                                                                                             |     39|
|2282  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2040                                                                                                                    |     39|
|2283  |    mac_muladd_10s_10s_18ns_18_1_1_U2270                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_707                                                                                                                             |     44|
|2284  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2039                                                                                                                    |     44|
|2285  |    mac_muladd_10s_10s_18ns_18_1_1_U2271                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_708                                                                                                                             |     62|
|2286  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2038                                                                                                                    |     62|
|2287  |    mac_muladd_10s_10s_18ns_18_1_1_U2273                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_709                                                                                                                             |     21|
|2288  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2037                                                                                                                    |     21|
|2289  |    mac_muladd_10s_10s_18ns_18_1_1_U2274                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_710                                                                                                                             |     22|
|2290  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2036                                                                                                                    |     22|
|2291  |    mac_muladd_10s_10s_18ns_18_1_1_U2275                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_711                                                                                                                             |     21|
|2292  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2035                                                                                                                    |     21|
|2293  |    mac_muladd_10s_10s_18ns_18_1_1_U2276                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_712                                                                                                                             |     74|
|2294  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2034                                                                                                                    |     74|
|2295  |    mac_muladd_10s_10s_18ns_18_1_1_U2277                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_713                                                                                                                             |     40|
|2296  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2033                                                                                                                    |     40|
|2297  |    mac_muladd_10s_10s_18ns_18_1_1_U2278                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_714                                                                                                                             |     42|
|2298  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2032                                                                                                                    |     42|
|2299  |    mac_muladd_10s_10s_18ns_18_1_1_U2279                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_715                                                                                                                             |     30|
|2300  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2031                                                                                                                    |     30|
|2301  |    mac_muladd_10s_10s_18ns_18_1_1_U2280                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_716                                                                                                                             |     29|
|2302  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2030                                                                                                                    |     29|
|2303  |    mac_muladd_10s_10s_18ns_18_1_1_U2281                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_717                                                                                                                             |     44|
|2304  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2029                                                                                                                    |     44|
|2305  |    mac_muladd_10s_10s_18ns_18_1_1_U2282                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_718                                                                                                                             |     42|
|2306  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2028                                                                                                                    |     42|
|2307  |    mac_muladd_10s_10s_18ns_18_1_1_U2283                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_719                                                                                                                             |     34|
|2308  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2027                                                                                                                    |     34|
|2309  |    mac_muladd_10s_10s_18ns_18_1_1_U2284                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_720                                                                                                                             |     53|
|2310  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2026                                                                                                                    |     53|
|2311  |    mac_muladd_10s_10s_18ns_18_1_1_U2285                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_721                                                                                                                             |     35|
|2312  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2025                                                                                                                    |     35|
|2313  |    mac_muladd_10s_10s_18ns_18_1_1_U2286                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_722                                                                                                                             |     53|
|2314  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2024                                                                                                                    |     53|
|2315  |    mac_muladd_10s_10s_18ns_18_1_1_U2287                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_723                                                                                                                             |     35|
|2316  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2023                                                                                                                    |     35|
|2317  |    mac_muladd_10s_10s_18ns_18_1_1_U2288                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_724                                                                                                                             |     21|
|2318  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2022                                                                                                                    |     21|
|2319  |    mac_muladd_10s_10s_18ns_18_1_1_U2289                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_725                                                                                                                             |     52|
|2320  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2021                                                                                                                    |     52|
|2321  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__47  |      8|
|2322  |    mac_muladd_10s_10s_18ns_18_1_1_U2290                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_726                                                                                                                             |     46|
|2323  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2020                                                                                                                    |     46|
|2324  |    mac_muladd_10s_10s_18ns_18_1_1_U2291                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_727                                                                                                                             |     53|
|2325  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2019                                                                                                                    |     53|
|2326  |    mac_muladd_10s_10s_18ns_18_1_1_U2293                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_728                                                                                                                             |     22|
|2327  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2018                                                                                                                    |     22|
|2328  |    mac_muladd_10s_10s_18ns_18_1_1_U2294                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_729                                                                                                                             |     23|
|2329  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2017                                                                                                                    |     23|
|2330  |    mac_muladd_10s_10s_18ns_18_1_1_U2295                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_730                                                                                                                             |     22|
|2331  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2016                                                                                                                    |     22|
|2332  |    mac_muladd_10s_10s_18ns_18_1_1_U2296                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_731                                                                                                                             |     62|
|2333  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2015                                                                                                                    |     62|
|2334  |    mac_muladd_10s_10s_18ns_18_1_1_U2297                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_732                                                                                                                             |     41|
|2335  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2014                                                                                                                    |     41|
|2336  |    mac_muladd_10s_10s_18ns_18_1_1_U2298                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_733                                                                                                                             |     42|
|2337  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2013                                                                                                                    |     42|
|2338  |    mac_muladd_10s_10s_18ns_18_1_1_U2299                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_734                                                                                                                             |     32|
|2339  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2012                                                                                                                    |     32|
|2340  |    mac_muladd_10s_10s_18ns_18_1_1_U2300                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_735                                                                                                                             |     31|
|2341  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2011                                                                                                                    |     31|
|2342  |    mac_muladd_10s_10s_18ns_18_1_1_U2301                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_736                                                                                                                             |     54|
|2343  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2010                                                                                                                    |     54|
|2344  |    mac_muladd_10s_10s_18ns_18_1_1_U2302                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_737                                                                                                                             |     42|
|2345  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2009                                                                                                                    |     42|
|2346  |    mac_muladd_10s_10s_18ns_18_1_1_U2303                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_738                                                                                                                             |     36|
|2347  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2008                                                                                                                    |     36|
|2348  |    mac_muladd_10s_10s_18ns_18_1_1_U2304                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_739                                                                                                                             |     56|
|2349  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2007                                                                                                                    |     56|
|2350  |    mac_muladd_10s_10s_18ns_18_1_1_U2305                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_740                                                                                                                             |     37|
|2351  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2006                                                                                                                    |     37|
|2352  |    mac_muladd_10s_10s_18ns_18_1_1_U2306                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_741                                                                                                                             |     55|
|2353  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2005                                                                                                                    |     55|
|2354  |    mac_muladd_10s_10s_18ns_18_1_1_U2307                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_742                                                                                                                             |     38|
|2355  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2004                                                                                                                    |     38|
|2356  |    mac_muladd_10s_10s_18ns_18_1_1_U2308                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_743                                                                                                                             |     22|
|2357  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2003                                                                                                                    |     22|
|2358  |    mac_muladd_10s_10s_18ns_18_1_1_U2309                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_744                                                                                                                             |     45|
|2359  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2002                                                                                                                    |     45|
|2360  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__42  |      8|
|2361  |    mac_muladd_10s_10s_18ns_18_1_1_U2310                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_745                                                                                                                             |     46|
|2362  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2001                                                                                                                    |     46|
|2363  |    mac_muladd_10s_10s_18ns_18_1_1_U2311                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_746                                                                                                                             |     55|
|2364  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2000                                                                                                                    |     55|
|2365  |    mac_muladd_10s_10s_18ns_18_1_1_U2313                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_747                                                                                                                             |     21|
|2366  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1999                                                                                                                    |     21|
|2367  |    mac_muladd_10s_10s_18ns_18_1_1_U2314                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_748                                                                                                                             |     30|
|2368  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1998                                                                                                                    |     30|
|2369  |    mac_muladd_10s_10s_18ns_18_1_1_U2315                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_749                                                                                                                             |     34|
|2370  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1997                                                                                                                    |     34|
|2371  |    mac_muladd_10s_10s_18ns_18_1_1_U2316                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_750                                                                                                                             |     64|
|2372  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1996                                                                                                                    |     64|
|2373  |    mac_muladd_10s_10s_18ns_18_1_1_U2317                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_751                                                                                                                             |     40|
|2374  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1995                                                                                                                    |     40|
|2375  |    mac_muladd_10s_10s_18ns_18_1_1_U2318                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_752                                                                                                                             |     32|
|2376  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1994                                                                                                                    |     32|
|2377  |    mac_muladd_10s_10s_18ns_18_1_1_U2319                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_753                                                                                                                             |     30|
|2378  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1993                                                                                                                    |     30|
|2379  |    mac_muladd_10s_10s_18ns_18_1_1_U2320                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_754                                                                                                                             |     29|
|2380  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1992                                                                                                                    |     29|
|2381  |    mac_muladd_10s_10s_18ns_18_1_1_U2321                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_755                                                                                                                             |     43|
|2382  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1991                                                                                                                    |     43|
|2383  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__68  |      8|
|2384  |    mac_muladd_10s_10s_18ns_18_1_1_U2322                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_756                                                                                                                             |     33|
|2385  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1990                                                                                                                    |     33|
|2386  |    mac_muladd_10s_10s_18ns_18_1_1_U2323                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_757                                                                                                                             |     26|
|2387  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1989                                                                                                                    |     26|
|2388  |    mac_muladd_10s_10s_18ns_18_1_1_U2324                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_758                                                                                                                             |     45|
|2389  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1988                                                                                                                    |     45|
|2390  |    mac_muladd_10s_10s_18ns_18_1_1_U2325                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_759                                                                                                                             |     31|
|2391  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1987                                                                                                                    |     31|
|2392  |    mac_muladd_10s_10s_18ns_18_1_1_U2326                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_760                                                                                                                             |     46|
|2393  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1986                                                                                                                    |     46|
|2394  |    mac_muladd_10s_10s_18ns_18_1_1_U2327                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_761                                                                                                                             |     28|
|2395  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1985                                                                                                                    |     28|
|2396  |    mac_muladd_10s_10s_18ns_18_1_1_U2328                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_762                                                                                                                             |     21|
|2397  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1984                                                                                                                    |     21|
|2398  |    mac_muladd_10s_10s_18ns_18_1_1_U2329                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_763                                                                                                                             |     45|
|2399  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1983                                                                                                                    |     45|
|2400  |    mac_muladd_10s_10s_18ns_18_1_1_U2330                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_764                                                                                                                             |     40|
|2401  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1982                                                                                                                    |     40|
|2402  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7   |      8|
|2403  |    mac_muladd_10s_10s_18ns_18_1_1_U2331                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_765                                                                                                                             |     53|
|2404  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1981                                                                                                                    |     53|
|2405  |    mac_muladd_10s_10s_18ns_18_1_1_U2333                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_766                                                                                                                             |     22|
|2406  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1980                                                                                                                    |     22|
|2407  |    mac_muladd_10s_10s_18ns_18_1_1_U2334                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_767                                                                                                                             |     32|
|2408  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1979                                                                                                                    |     32|
|2409  |    mac_muladd_10s_10s_18ns_18_1_1_U2335                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_768                                                                                                                             |     35|
|2410  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1978                                                                                                                    |     35|
|2411  |    mac_muladd_10s_10s_18ns_18_1_1_U2336                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_769                                                                                                                             |     55|
|2412  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1977                                                                                                                    |     55|
|2413  |    mac_muladd_10s_10s_18ns_18_1_1_U2337                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_770                                                                                                                             |     41|
|2414  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1976                                                                                                                    |     41|
|2415  |    mac_muladd_10s_10s_18ns_18_1_1_U2338                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_771                                                                                                                             |     35|
|2416  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1975                                                                                                                    |     35|
|2417  |    mac_muladd_10s_10s_18ns_18_1_1_U2339                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_772                                                                                                                             |     32|
|2418  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1974                                                                                                                    |     32|
|2419  |    mac_muladd_10s_10s_18ns_18_1_1_U2340                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_773                                                                                                                             |     31|
|2420  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1973                                                                                                                    |     31|
|2421  |    mac_muladd_10s_10s_18ns_18_1_1_U2341                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_774                                                                                                                             |     59|
|2422  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1972                                                                                                                    |     59|
|2423  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__69  |      8|
|2424  |    mac_muladd_10s_10s_18ns_18_1_1_U2342                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_775                                                                                                                             |     35|
|2425  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1971                                                                                                                    |     35|
|2426  |    mac_muladd_10s_10s_18ns_18_1_1_U2343                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_776                                                                                                                             |     31|
|2427  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1970                                                                                                                    |     31|
|2428  |    mac_muladd_10s_10s_18ns_18_1_1_U2344                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_777                                                                                                                             |     50|
|2429  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1969                                                                                                                    |     50|
|2430  |    mac_muladd_10s_10s_18ns_18_1_1_U2345                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_778                                                                                                                             |     28|
|2431  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1968                                                                                                                    |     28|
|2432  |    mac_muladd_10s_10s_18ns_18_1_1_U2346                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_779                                                                                                                             |     53|
|2433  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1967                                                                                                                    |     53|
|2434  |    mac_muladd_10s_10s_18ns_18_1_1_U2347                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_780                                                                                                                             |     35|
|2435  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1966                                                                                                                    |     35|
|2436  |    mac_muladd_10s_10s_18ns_18_1_1_U2348                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_781                                                                                                                             |     22|
|2437  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1965                                                                                                                    |     22|
|2438  |    mac_muladd_10s_10s_18ns_18_1_1_U2349                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_782                                                                                                                             |     37|
|2439  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1964                                                                                                                    |     37|
|2440  |    mac_muladd_10s_10s_18ns_18_1_1_U2350                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_783                                                                                                                             |     43|
|2441  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1963                                                                                                                    |     43|
|2442  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15  |      8|
|2443  |    mac_muladd_10s_10s_18ns_18_1_1_U2351                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_784                                                                                                                             |     55|
|2444  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1962                                                                                                                    |     55|
|2445  |    mac_muladd_10s_10s_18ns_18_1_1_U2353                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_785                                                                                                                             |     21|
|2446  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1961                                                                                                                    |     21|
|2447  |    mac_muladd_10s_10s_18ns_18_1_1_U2354                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_786                                                                                                                             |     22|
|2448  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1960                                                                                                                    |     22|
|2449  |    mac_muladd_10s_10s_18ns_18_1_1_U2355                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_787                                                                                                                             |     21|
|2450  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1959                                                                                                                    |     21|
|2451  |    mac_muladd_10s_10s_18ns_18_1_1_U2356                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_788                                                                                                                             |     65|
|2452  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1958                                                                                                                    |     65|
|2453  |    mac_muladd_10s_10s_18ns_18_1_1_U2357                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_789                                                                                                                             |     42|
|2454  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1957                                                                                                                    |     42|
|2455  |    mac_muladd_10s_10s_18ns_18_1_1_U2358                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_790                                                                                                                             |     33|
|2456  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1956                                                                                                                    |     33|
|2457  |    mac_muladd_10s_10s_18ns_18_1_1_U2359                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_791                                                                                                                             |     22|
|2458  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1955                                                                                                                    |     22|
|2459  |    mac_muladd_10s_10s_18ns_18_1_1_U2360                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_792                                                                                                                             |     21|
|2460  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1954                                                                                                                    |     21|
|2461  |    mac_muladd_10s_10s_18ns_18_1_1_U2361                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_793                                                                                                                             |     36|
|2462  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1953                                                                                                                    |     36|
|2463  |    mac_muladd_10s_10s_18ns_18_1_1_U2362                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_794                                                                                                                             |     34|
|2464  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1952                                                                                                                    |     34|
|2465  |    mac_muladd_10s_10s_18ns_18_1_1_U2363                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_795                                                                                                                             |     36|
|2466  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1951                                                                                                                    |     36|
|2467  |    mac_muladd_10s_10s_18ns_18_1_1_U2364                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_796                                                                                                                             |     42|
|2468  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1950                                                                                                                    |     42|
|2469  |    mac_muladd_10s_10s_18ns_18_1_1_U2365                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_797                                                                                                                             |     37|
|2470  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1949                                                                                                                    |     37|
|2471  |    mac_muladd_10s_10s_18ns_18_1_1_U2366                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_798                                                                                                                             |     49|
|2472  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1948                                                                                                                    |     49|
|2473  |    mac_muladd_10s_10s_18ns_18_1_1_U2367                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_799                                                                                                                             |     27|
|2474  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1947                                                                                                                    |     27|
|2475  |    mac_muladd_10s_10s_18ns_18_1_1_U2368                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_800                                                                                                                             |     21|
|2476  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1946                                                                                                                    |     21|
|2477  |    mac_muladd_10s_10s_18ns_18_1_1_U2369                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_801                                                                                                                             |     45|
|2478  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1945                                                                                                                    |     45|
|2479  |    mac_muladd_10s_10s_18ns_18_1_1_U2370                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_802                                                                                                                             |     42|
|2480  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1944                                                                                                                    |     42|
|2481  |    mac_muladd_10s_10s_18ns_18_1_1_U2371                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_803                                                                                                                             |     40|
|2482  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1943                                                                                                                    |     40|
|2483  |    mac_muladd_10s_10s_18ns_18_1_1_U2373                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_804                                                                                                                             |     22|
|2484  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1942                                                                                                                    |     22|
|2485  |    mac_muladd_10s_10s_18ns_18_1_1_U2374                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_805                                                                                                                             |     23|
|2486  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1941                                                                                                                    |     23|
|2487  |    mac_muladd_10s_10s_18ns_18_1_1_U2375                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_806                                                                                                                             |     22|
|2488  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1940                                                                                                                    |     22|
|2489  |    mac_muladd_10s_10s_18ns_18_1_1_U2376                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_807                                                                                                                             |     60|
|2490  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1939                                                                                                                    |     60|
|2491  |    mac_muladd_10s_10s_18ns_18_1_1_U2377                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_808                                                                                                                             |     49|
|2492  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1938                                                                                                                    |     49|
|2493  |    mac_muladd_10s_10s_18ns_18_1_1_U2378                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_809                                                                                                                             |     40|
|2494  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1937                                                                                                                    |     40|
|2495  |    mac_muladd_10s_10s_18ns_18_1_1_U2379                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_810                                                                                                                             |     23|
|2496  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1936                                                                                                                    |     23|
|2497  |    mac_muladd_10s_10s_18ns_18_1_1_U2380                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_811                                                                                                                             |     22|
|2498  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1935                                                                                                                    |     22|
|2499  |    mac_muladd_10s_10s_18ns_18_1_1_U2381                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_812                                                                                                                             |     51|
|2500  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1934                                                                                                                    |     51|
|2501  |    mac_muladd_10s_10s_18ns_18_1_1_U2382                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_813                                                                                                                             |     40|
|2502  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1933                                                                                                                    |     40|
|2503  |    mac_muladd_10s_10s_18ns_18_1_1_U2383                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_814                                                                                                                             |     29|
|2504  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1932                                                                                                                    |     29|
|2505  |    mac_muladd_10s_10s_18ns_18_1_1_U2384                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_815                                                                                                                             |     49|
|2506  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1931                                                                                                                    |     49|
|2507  |    mac_muladd_10s_10s_18ns_18_1_1_U2385                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_816                                                                                                                             |     30|
|2508  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1930                                                                                                                    |     30|
|2509  |    mac_muladd_10s_10s_18ns_18_1_1_U2386                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_817                                                                                                                             |     49|
|2510  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1929                                                                                                                    |     49|
|2511  |    mac_muladd_10s_10s_18ns_18_1_1_U2387                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_818                                                                                                                             |     32|
|2512  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1928                                                                                                                    |     32|
|2513  |    mac_muladd_10s_10s_18ns_18_1_1_U2388                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_819                                                                                                                             |     22|
|2514  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1927                                                                                                                    |     22|
|2515  |    mac_muladd_10s_10s_18ns_18_1_1_U2389                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_820                                                                                                                             |     44|
|2516  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1926                                                                                                                    |     44|
|2517  |    mac_muladd_10s_10s_18ns_18_1_1_U2390                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_821                                                                                                                             |     34|
|2518  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1925                                                                                                                    |     34|
|2519  |    mac_muladd_10s_10s_18ns_18_1_1_U2391                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_822                                                                                                                             |     41|
|2520  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1924                                                                                                                    |     41|
|2521  |    mac_muladd_10s_10s_18ns_18_1_1_U2393                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_823                                                                                                                             |     25|
|2522  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1923                                                                                                                    |     25|
|2523  |    mac_muladd_10s_10s_18ns_18_1_1_U2394                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_824                                                                                                                             |     27|
|2524  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1922                                                                                                                    |     27|
|2525  |    mac_muladd_10s_10s_18ns_18_1_1_U2395                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_825                                                                                                                             |     29|
|2526  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1921                                                                                                                    |     29|
|2527  |    mac_muladd_10s_10s_18ns_18_1_1_U2396                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_826                                                                                                                             |     67|
|2528  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1920                                                                                                                    |     67|
|2529  |    mac_muladd_10s_10s_18ns_18_1_1_U2397                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_827                                                                                                                             |     48|
|2530  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1919                                                                                                                    |     48|
|2531  |    mac_muladd_10s_10s_18ns_18_1_1_U2398                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_828                                                                                                                             |     35|
|2532  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1918                                                                                                                    |     35|
|2533  |    mac_muladd_10s_10s_18ns_18_1_1_U2399                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_829                                                                                                                             |     28|
|2534  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1917                                                                                                                    |     28|
|2535  |    mac_muladd_10s_10s_18ns_18_1_1_U2400                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_830                                                                                                                             |     27|
|2536  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1916                                                                                                                    |     27|
|2537  |    mac_muladd_10s_10s_18ns_18_1_1_U2401                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_831                                                                                                                             |     36|
|2538  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1915                                                                                                                    |     36|
|2539  |    mac_muladd_10s_10s_18ns_18_1_1_U2402                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_832                                                                                                                             |     34|
|2540  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1914                                                                                                                    |     34|
|2541  |    mac_muladd_10s_10s_18ns_18_1_1_U2403                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_833                                                                                                                             |     25|
|2542  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1913                                                                                                                    |     25|
|2543  |    mac_muladd_10s_10s_18ns_18_1_1_U2404                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_834                                                                                                                             |     44|
|2544  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1912                                                                                                                    |     44|
|2545  |    mac_muladd_10s_10s_18ns_18_1_1_U2405                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_835                                                                                                                             |     24|
|2546  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1911                                                                                                                    |     24|
|2547  |    mac_muladd_10s_10s_18ns_18_1_1_U2406                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_836                                                                                                                             |     40|
|2548  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1910                                                                                                                    |     40|
|2549  |    mac_muladd_10s_10s_18ns_18_1_1_U2407                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_837                                                                                                                             |     22|
|2550  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1909                                                                                                                    |     22|
|2551  |    mac_muladd_10s_10s_18ns_18_1_1_U2408                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_838                                                                                                                             |     21|
|2552  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1908                                                                                                                    |     21|
|2553  |    mac_muladd_10s_10s_18ns_18_1_1_U2409                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_839                                                                                                                             |     52|
|2554  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1907                                                                                                                    |     52|
|2555  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__37  |      8|
|2556  |    mac_muladd_10s_10s_18ns_18_1_1_U2410                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_840                                                                                                                             |     35|
|2557  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1906                                                                                                                    |     35|
|2558  |    mac_muladd_10s_10s_18ns_18_1_1_U2411                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_841                                                                                                                             |     46|
|2559  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1905                                                                                                                    |     46|
|2560  |    mac_muladd_10s_10s_18ns_18_1_1_U2413                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_842                                                                                                                             |     29|
|2561  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1904                                                                                                                    |     29|
|2562  |    mac_muladd_10s_10s_18ns_18_1_1_U2414                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_843                                                                                                                             |     32|
|2563  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1903                                                                                                                    |     32|
|2564  |    mac_muladd_10s_10s_18ns_18_1_1_U2415                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_844                                                                                                                             |     33|
|2565  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1902                                                                                                                    |     33|
|2566  |    mac_muladd_10s_10s_18ns_18_1_1_U2416                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_845                                                                                                                             |     56|
|2567  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1901                                                                                                                    |     56|
|2568  |    mac_muladd_10s_10s_18ns_18_1_1_U2417                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_846                                                                                                                             |     52|
|2569  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1900                                                                                                                    |     52|
|2570  |    mac_muladd_10s_10s_18ns_18_1_1_U2418                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_847                                                                                                                             |     35|
|2571  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1899                                                                                                                    |     35|
|2572  |    mac_muladd_10s_10s_18ns_18_1_1_U2419                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_848                                                                                                                             |     37|
|2573  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1898                                                                                                                    |     37|
|2574  |    mac_muladd_10s_10s_18ns_18_1_1_U2420                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_849                                                                                                                             |     36|
|2575  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1897                                                                                                                    |     36|
|2576  |    mac_muladd_10s_10s_18ns_18_1_1_U2421                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_850                                                                                                                             |     52|
|2577  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1896                                                                                                                    |     52|
|2578  |    mac_muladd_10s_10s_18ns_18_1_1_U2422                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_851                                                                                                                             |     40|
|2579  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1895                                                                                                                    |     40|
|2580  |    mac_muladd_10s_10s_18ns_18_1_1_U2423                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_852                                                                                                                             |     30|
|2581  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1894                                                                                                                    |     30|
|2582  |    mac_muladd_10s_10s_18ns_18_1_1_U2424                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_853                                                                                                                             |     48|
|2583  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1893                                                                                                                    |     48|
|2584  |    mac_muladd_10s_10s_18ns_18_1_1_U2425                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_854                                                                                                                             |     31|
|2585  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1892                                                                                                                    |     31|
|2586  |    mac_muladd_10s_10s_18ns_18_1_1_U2426                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_855                                                                                                                             |     41|
|2587  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1891                                                                                                                    |     41|
|2588  |    mac_muladd_10s_10s_18ns_18_1_1_U2427                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_856                                                                                                                             |     23|
|2589  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1890                                                                                                                    |     23|
|2590  |    mac_muladd_10s_10s_18ns_18_1_1_U2428                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_857                                                                                                                             |     22|
|2591  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1889                                                                                                                    |     22|
|2592  |    mac_muladd_10s_10s_18ns_18_1_1_U2429                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_858                                                                                                                             |     46|
|2593  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1888                                                                                                                    |     46|
|2594  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__36  |      8|
|2595  |    mac_muladd_10s_10s_18ns_18_1_1_U2430                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_859                                                                                                                             |     36|
|2596  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1887                                                                                                                    |     36|
|2597  |    mac_muladd_10s_10s_18ns_18_1_1_U2431                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_860                                                                                                                             |     55|
|2598  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1886                                                                                                                    |     55|
|2599  |    mac_muladd_10s_10s_18ns_18_1_1_U2433                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_861                                                                                                                             |     26|
|2600  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1885                                                                                                                    |     26|
|2601  |    mac_muladd_10s_10s_18ns_18_1_1_U2434                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_862                                                                                                                             |     28|
|2602  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1884                                                                                                                    |     28|
|2603  |    mac_muladd_10s_10s_18ns_18_1_1_U2435                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_863                                                                                                                             |     27|
|2604  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1883                                                                                                                    |     27|
|2605  |    mac_muladd_10s_10s_18ns_18_1_1_U2436                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_864                                                                                                                             |     74|
|2606  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1882                                                                                                                    |     74|
|2607  |    mac_muladd_10s_10s_18ns_18_1_1_U2437                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_865                                                                                                                             |     46|
|2608  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1881                                                                                                                    |     46|
|2609  |    mac_muladd_10s_10s_18ns_18_1_1_U2438                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_866                                                                                                                             |     42|
|2610  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1880                                                                                                                    |     42|
|2611  |    mac_muladd_10s_10s_18ns_18_1_1_U2439                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_867                                                                                                                             |     28|
|2612  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1879                                                                                                                    |     28|
|2613  |    mac_muladd_10s_10s_18ns_18_1_1_U2440                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_868                                                                                                                             |     27|
|2614  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1878                                                                                                                    |     27|
|2615  |    mac_muladd_10s_10s_18ns_18_1_1_U2441                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_869                                                                                                                             |     44|
|2616  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1877                                                                                                                    |     44|
|2617  |    mac_muladd_10s_10s_18ns_18_1_1_U2442                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_870                                                                                                                             |     42|
|2618  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1876                                                                                                                    |     42|
|2619  |    mac_muladd_10s_10s_18ns_18_1_1_U2443                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_871                                                                                                                             |     34|
|2620  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1875                                                                                                                    |     34|
|2621  |    mac_muladd_10s_10s_18ns_18_1_1_U2444                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_872                                                                                                                             |     53|
|2622  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1874                                                                                                                    |     53|
|2623  |    mac_muladd_10s_10s_18ns_18_1_1_U2445                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_873                                                                                                                             |     35|
|2624  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1873                                                                                                                    |     35|
|2625  |    mac_muladd_10s_10s_18ns_18_1_1_U2446                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_874                                                                                                                             |     53|
|2626  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1872                                                                                                                    |     53|
|2627  |    mac_muladd_10s_10s_18ns_18_1_1_U2447                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_875                                                                                                                             |     35|
|2628  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1871                                                                                                                    |     35|
|2629  |    mac_muladd_10s_10s_18ns_18_1_1_U2448                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_876                                                                                                                             |     34|
|2630  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1870                                                                                                                    |     34|
|2631  |    mac_muladd_10s_10s_18ns_18_1_1_U2449                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_877                                                                                                                             |     44|
|2632  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1869                                                                                                                    |     44|
|2633  |    mac_muladd_10s_10s_18ns_18_1_1_U2450                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_878                                                                                                                             |     42|
|2634  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1868                                                                                                                    |     42|
|2635  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2   |      8|
|2636  |    mac_muladd_10s_10s_18ns_18_1_1_U2451                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_879                                                                                                                             |     53|
|2637  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1867                                                                                                                    |     53|
|2638  |    mac_muladd_10s_10s_18ns_18_1_1_U2453                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_880                                                                                                                             |     31|
|2639  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1866                                                                                                                    |     31|
|2640  |    mac_muladd_10s_10s_18ns_18_1_1_U2454                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_881                                                                                                                             |     37|
|2641  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1865                                                                                                                    |     37|
|2642  |    mac_muladd_10s_10s_18ns_18_1_1_U2455                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_882                                                                                                                             |     38|
|2643  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1864                                                                                                                    |     38|
|2644  |    mac_muladd_10s_10s_18ns_18_1_1_U2456                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_883                                                                                                                             |     64|
|2645  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1863                                                                                                                    |     64|
|2646  |    mac_muladd_10s_10s_18ns_18_1_1_U2457                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_884                                                                                                                             |     55|
|2647  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1862                                                                                                                    |     55|
|2648  |    mac_muladd_10s_10s_18ns_18_1_1_U2458                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_885                                                                                                                             |     44|
|2649  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1861                                                                                                                    |     44|
|2650  |    mac_muladd_10s_10s_18ns_18_1_1_U2459                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_886                                                                                                                             |     37|
|2651  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1860                                                                                                                    |     37|
|2652  |    mac_muladd_10s_10s_18ns_18_1_1_U2460                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_887                                                                                                                             |     36|
|2653  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1859                                                                                                                    |     36|
|2654  |    mac_muladd_10s_10s_18ns_18_1_1_U2461                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_888                                                                                                                             |     56|
|2655  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1858                                                                                                                    |     56|
|2656  |    mac_muladd_10s_10s_18ns_18_1_1_U2462                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_889                                                                                                                             |     44|
|2657  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1857                                                                                                                    |     44|
|2658  |    mac_muladd_10s_10s_18ns_18_1_1_U2463                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_890                                                                                                                             |     30|
|2659  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1856                                                                                                                    |     30|
|2660  |    mac_muladd_10s_10s_18ns_18_1_1_U2464                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_891                                                                                                                             |     50|
|2661  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1855                                                                                                                    |     50|
|2662  |    mac_muladd_10s_10s_18ns_18_1_1_U2465                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_892                                                                                                                             |     32|
|2663  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1854                                                                                                                    |     32|
|2664  |    mac_muladd_10s_10s_18ns_18_1_1_U2466                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_893                                                                                                                             |     50|
|2665  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1853                                                                                                                    |     50|
|2666  |    mac_muladd_10s_10s_18ns_18_1_1_U2467                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_894                                                                                                                             |     31|
|2667  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1852                                                                                                                    |     31|
|2668  |    mac_muladd_10s_10s_18ns_18_1_1_U2468                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_895                                                                                                                             |     31|
|2669  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1851                                                                                                                    |     31|
|2670  |    mac_muladd_10s_10s_18ns_18_1_1_U2469                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_896                                                                                                                             |     39|
|2671  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1850                                                                                                                    |     39|
|2672  |    mac_muladd_10s_10s_18ns_18_1_1_U2470                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_897                                                                                                                             |     43|
|2673  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1849                                                                                                                    |     43|
|2674  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel      |      8|
|2675  |    mac_muladd_10s_10s_18ns_18_1_1_U2471                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_898                                                                                                                             |     50|
|2676  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1848                                                                                                                    |     50|
|2677  |    mac_muladd_10s_10s_18ns_18_1_1_U2473                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_899                                                                                                                             |     28|
|2678  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1847                                                                                                                    |     28|
|2679  |    mac_muladd_10s_10s_18ns_18_1_1_U2474                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_900                                                                                                                             |     22|
|2680  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1846                                                                                                                    |     22|
|2681  |    mac_muladd_10s_10s_18ns_18_1_1_U2475                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_901                                                                                                                             |     41|
|2682  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1845                                                                                                                    |     41|
|2683  |    mac_muladd_10s_10s_18ns_18_1_1_U2476                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_902                                                                                                                             |     74|
|2684  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1844                                                                                                                    |     74|
|2685  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__65  |      8|
|2686  |    mac_muladd_10s_10s_18ns_18_1_1_U2477                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_903                                                                                                                             |     40|
|2687  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1843                                                                                                                    |     40|
|2688  |    mac_muladd_10s_10s_18ns_18_1_1_U2478                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_904                                                                                                                             |     40|
|2689  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1842                                                                                                                    |     40|
|2690  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__55  |      8|
|2691  |    mac_muladd_10s_10s_18ns_18_1_1_U2479                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_905                                                                                                                             |     42|
|2692  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1841                                                                                                                    |     42|
|2693  |    mac_muladd_10s_10s_18ns_18_1_1_U2480                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_906                                                                                                                             |     23|
|2694  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1840                                                                                                                    |     23|
|2695  |    mac_muladd_10s_10s_18ns_18_1_1_U2481                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_907                                                                                                                             |     43|
|2696  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1839                                                                                                                    |     43|
|2697  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__39  |      8|
|2698  |    mac_muladd_10s_10s_18ns_18_1_1_U2482                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_908                                                                                                                             |     41|
|2699  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1838                                                                                                                    |     41|
|2700  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12  |      8|
|2701  |    mac_muladd_10s_10s_18ns_18_1_1_U2483                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_909                                                                                                                             |     34|
|2702  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1837                                                                                                                    |     34|
|2703  |    mac_muladd_10s_10s_18ns_18_1_1_U2484                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_910                                                                                                                             |     53|
|2704  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1836                                                                                                                    |     53|
|2705  |    mac_muladd_10s_10s_18ns_18_1_1_U2485                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_911                                                                                                                             |     35|
|2706  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1835                                                                                                                    |     35|
|2707  |    mac_muladd_10s_10s_18ns_18_1_1_U2486                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_912                                                                                                                             |     53|
|2708  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1834                                                                                                                    |     53|
|2709  |    mac_muladd_10s_10s_18ns_18_1_1_U2487                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_913                                                                                                                             |     35|
|2710  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1833                                                                                                                    |     35|
|2711  |    mac_muladd_10s_10s_18ns_18_1_1_U2488                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_914                                                                                                                             |     34|
|2712  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1832                                                                                                                    |     34|
|2713  |    mac_muladd_10s_10s_18ns_18_1_1_U2489                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_915                                                                                                                             |     52|
|2714  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1831                                                                                                                    |     52|
|2715  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__28  |      8|
|2716  |    mac_muladd_10s_10s_18ns_18_1_1_U2490                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_916                                                                                                                             |     40|
|2717  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1830                                                                                                                    |     40|
|2718  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6   |      8|
|2719  |    mac_muladd_10s_10s_18ns_18_1_1_U2491                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_917                                                                                                                             |     60|
|2720  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1829                                                                                                                    |     60|
|2721  |    mac_muladd_10s_10s_18ns_18_1_1_U2493                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_918                                                                                                                             |     31|
|2722  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1828                                                                                                                    |     31|
|2723  |    mac_muladd_10s_10s_18ns_18_1_1_U2494                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_919                                                                                                                             |     23|
|2724  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1827                                                                                                                    |     23|
|2725  |    mac_muladd_10s_10s_18ns_18_1_1_U2495                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_920                                                                                                                             |     42|
|2726  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1826                                                                                                                    |     42|
|2727  |    mac_muladd_10s_10s_18ns_18_1_1_U2496                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_921                                                                                                                             |     56|
|2728  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1825                                                                                                                    |     56|
|2729  |    mac_muladd_10s_10s_18ns_18_1_1_U2497                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_922                                                                                                                             |     41|
|2730  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1824                                                                                                                    |     41|
|2731  |    mac_muladd_10s_10s_18ns_18_1_1_U2498                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_923                                                                                                                             |     40|
|2732  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1823                                                                                                                    |     40|
|2733  |    mac_muladd_10s_10s_18ns_18_1_1_U2499                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_924                                                                                                                             |     29|
|2734  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1822                                                                                                                    |     29|
|2735  |    mac_muladd_10s_10s_18ns_18_1_1_U2500                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_925                                                                                                                             |     30|
|2736  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1821                                                                                                                    |     30|
|2737  |    mac_muladd_10s_10s_18ns_18_1_1_U2501                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_926                                                                                                                             |     51|
|2738  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1820                                                                                                                    |     51|
|2739  |    mac_muladd_10s_10s_18ns_18_1_1_U2502                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_927                                                                                                                             |     39|
|2740  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1819                                                                                                                    |     39|
|2741  |    mac_muladd_10s_10s_18ns_18_1_1_U2503                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_928                                                                                                                             |     28|
|2742  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1818                                                                                                                    |     28|
|2743  |    mac_muladd_10s_10s_18ns_18_1_1_U2504                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_929                                                                                                                             |     51|
|2744  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1817                                                                                                                    |     51|
|2745  |    mac_muladd_10s_10s_18ns_18_1_1_U2505                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_930                                                                                                                             |     38|
|2746  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1816                                                                                                                    |     38|
|2747  |    mac_muladd_10s_10s_18ns_18_1_1_U2506                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_931                                                                                                                             |     51|
|2748  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1815                                                                                                                    |     51|
|2749  |    mac_muladd_10s_10s_18ns_18_1_1_U2507                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_932                                                                                                                             |     29|
|2750  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1814                                                                                                                    |     29|
|2751  |    mac_muladd_10s_10s_18ns_18_1_1_U2508                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_933                                                                                                                             |     28|
|2752  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1813                                                                                                                    |     28|
|2753  |    mac_muladd_10s_10s_18ns_18_1_1_U2509                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_934                                                                                                                             |     45|
|2754  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1812                                                                                                                    |     45|
|2755  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_2_U0/mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__27  |      8|
|2756  |    mac_muladd_10s_10s_18ns_18_1_1_U2510                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_935                                                                                                                             |     40|
|2757  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1811                                                                                                                    |     40|
|2758  |    mac_muladd_10s_10s_18ns_18_1_1_U2511                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_936                                                                                                                             |     55|
|2759  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1                                                                                                                         |     55|
|2760  |    mac_muladd_10s_8ns_18ns_18_1_1_U1732                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1                                                                                                                                 |     13|
|2761  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1810                                                                                                                    |     13|
|2762  |    mac_muladd_10s_8ns_18ns_18_1_1_U1772                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_937                                                                                                                             |     13|
|2763  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1809                                                                                                                    |     13|
|2764  |    mac_muladd_10s_8ns_18ns_18_1_1_U1812                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_938                                                                                                                             |     13|
|2765  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1808                                                                                                                    |     13|
|2766  |    mac_muladd_10s_8ns_18ns_18_1_1_U1852                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_939                                                                                                                             |     13|
|2767  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1807                                                                                                                    |     13|
|2768  |    mac_muladd_10s_8ns_18ns_18_1_1_U1892                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_940                                                                                                                             |     13|
|2769  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1806                                                                                                                    |     13|
|2770  |    mac_muladd_10s_8ns_18ns_18_1_1_U1932                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_941                                                                                                                             |     13|
|2771  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1805                                                                                                                    |     13|
|2772  |    mac_muladd_10s_8ns_18ns_18_1_1_U1972                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_942                                                                                                                             |     13|
|2773  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1804                                                                                                                    |     13|
|2774  |    mac_muladd_10s_8ns_18ns_18_1_1_U2012                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_943                                                                                                                             |     13|
|2775  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1803                                                                                                                    |     13|
|2776  |    mac_muladd_10s_8ns_18ns_18_1_1_U2052                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_944                                                                                                                             |     13|
|2777  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1802                                                                                                                    |     13|
|2778  |    mac_muladd_10s_8ns_18ns_18_1_1_U2092                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_945                                                                                                                             |     13|
|2779  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1801                                                                                                                    |     13|
|2780  |    mac_muladd_10s_8ns_18ns_18_1_1_U2132                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_946                                                                                                                             |     13|
|2781  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1800                                                                                                                    |     13|
|2782  |    mac_muladd_10s_8ns_18ns_18_1_1_U2172                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_947                                                                                                                             |     13|
|2783  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1799                                                                                                                    |     13|
|2784  |    mac_muladd_10s_8ns_18ns_18_1_1_U2212                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_948                                                                                                                             |     13|
|2785  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1798                                                                                                                    |     13|
|2786  |    mac_muladd_10s_8ns_18ns_18_1_1_U2252                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_949                                                                                                                             |     13|
|2787  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1797                                                                                                                    |     13|
|2788  |    mac_muladd_10s_8ns_18ns_18_1_1_U2292                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_950                                                                                                                             |     13|
|2789  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1796                                                                                                                    |     13|
|2790  |    mac_muladd_10s_8ns_18ns_18_1_1_U2332                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_951                                                                                                                             |     13|
|2791  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1795                                                                                                                    |     13|
|2792  |    mac_muladd_10s_8ns_18ns_18_1_1_U2372                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_952                                                                                                                             |     13|
|2793  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1794                                                                                                                    |     13|
|2794  |    mac_muladd_10s_8ns_18ns_18_1_1_U2412                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_953                                                                                                                             |     13|
|2795  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1793                                                                                                                    |     13|
|2796  |    mac_muladd_10s_8ns_18ns_18_1_1_U2452                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_954                                                                                                                             |     13|
|2797  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_1792                                                                                                                    |     13|
|2798  |    mac_muladd_10s_8ns_18ns_18_1_1_U2492                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_955                                                                                                                             |     13|
|2799  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_2                                                                                                                         |     13|
|2800  |    mac_muladd_10s_9ns_18ns_18_1_1_U1712                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1                                                                                                                                 |     13|
|2801  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1791                                                                                                                    |     13|
|2802  |    mac_muladd_10s_9ns_18ns_18_1_1_U1752                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_956                                                                                                                             |     13|
|2803  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1790                                                                                                                    |     13|
|2804  |    mac_muladd_10s_9ns_18ns_18_1_1_U1792                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_957                                                                                                                             |     13|
|2805  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1789                                                                                                                    |     13|
|2806  |    mac_muladd_10s_9ns_18ns_18_1_1_U1832                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_958                                                                                                                             |     13|
|2807  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1788                                                                                                                    |     13|
|2808  |    mac_muladd_10s_9ns_18ns_18_1_1_U1872                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_959                                                                                                                             |     13|
|2809  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1787                                                                                                                    |     13|
|2810  |    mac_muladd_10s_9ns_18ns_18_1_1_U1912                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_960                                                                                                                             |     13|
|2811  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1786                                                                                                                    |     13|
|2812  |    mac_muladd_10s_9ns_18ns_18_1_1_U1952                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_961                                                                                                                             |     13|
|2813  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1785                                                                                                                    |     13|
|2814  |    mac_muladd_10s_9ns_18ns_18_1_1_U1992                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_962                                                                                                                             |     13|
|2815  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1784                                                                                                                    |     13|
|2816  |    mac_muladd_10s_9ns_18ns_18_1_1_U2032                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_963                                                                                                                             |     13|
|2817  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1783                                                                                                                    |     13|
|2818  |    mac_muladd_10s_9ns_18ns_18_1_1_U2072                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_964                                                                                                                             |     13|
|2819  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1782                                                                                                                    |     13|
|2820  |    mac_muladd_10s_9ns_18ns_18_1_1_U2112                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_965                                                                                                                             |     13|
|2821  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1781                                                                                                                    |     13|
|2822  |    mac_muladd_10s_9ns_18ns_18_1_1_U2152                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_966                                                                                                                             |     13|
|2823  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1780                                                                                                                    |     13|
|2824  |    mac_muladd_10s_9ns_18ns_18_1_1_U2192                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_967                                                                                                                             |     13|
|2825  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1779                                                                                                                    |     13|
|2826  |    mac_muladd_10s_9ns_18ns_18_1_1_U2232                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_968                                                                                                                             |     13|
|2827  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1778                                                                                                                    |     13|
|2828  |    mac_muladd_10s_9ns_18ns_18_1_1_U2272                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_969                                                                                                                             |     13|
|2829  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1777                                                                                                                    |     13|
|2830  |    mac_muladd_10s_9ns_18ns_18_1_1_U2312                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_970                                                                                                                             |     13|
|2831  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1776                                                                                                                    |     13|
|2832  |    mac_muladd_10s_9ns_18ns_18_1_1_U2352                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_971                                                                                                                             |     13|
|2833  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1775                                                                                                                    |     13|
|2834  |    mac_muladd_10s_9ns_18ns_18_1_1_U2392                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_972                                                                                                                             |     13|
|2835  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1774                                                                                                                    |     13|
|2836  |    mac_muladd_10s_9ns_18ns_18_1_1_U2432                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_973                                                                                                                             |     13|
|2837  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1773                                                                                                                    |     13|
|2838  |    mac_muladd_10s_9ns_18ns_18_1_1_U2472                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_974                                                                                                                             |     13|
|2839  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0                                                                                                                         |     13|
|2840  |    mul_10s_10s_18_1_1_U1000                                         |hls_dummy_mul_10s_10s_18_1_1                                                                                                                                             |     69|
|2841  |    mul_10s_10s_18_1_1_U1001                                         |hls_dummy_mul_10s_10s_18_1_1_975                                                                                                                                         |     69|
|2842  |    mul_10s_10s_18_1_1_U1002                                         |hls_dummy_mul_10s_10s_18_1_1_976                                                                                                                                         |     72|
|2843  |    mul_10s_10s_18_1_1_U1003                                         |hls_dummy_mul_10s_10s_18_1_1_977                                                                                                                                         |     69|
|2844  |    mul_10s_10s_18_1_1_U1004                                         |hls_dummy_mul_10s_10s_18_1_1_978                                                                                                                                         |     69|
|2845  |    mul_10s_10s_18_1_1_U1005                                         |hls_dummy_mul_10s_10s_18_1_1_979                                                                                                                                         |     69|
|2846  |    mul_10s_10s_18_1_1_U1006                                         |hls_dummy_mul_10s_10s_18_1_1_980                                                                                                                                         |     69|
|2847  |    mul_10s_10s_18_1_1_U1007                                         |hls_dummy_mul_10s_10s_18_1_1_981                                                                                                                                         |    117|
|2848  |    mul_10s_10s_18_1_1_U1008                                         |hls_dummy_mul_10s_10s_18_1_1_982                                                                                                                                         |     69|
|2849  |    mul_10s_10s_18_1_1_U1009                                         |hls_dummy_mul_10s_10s_18_1_1_983                                                                                                                                         |     69|
|2850  |    mul_10s_10s_18_1_1_U1010                                         |hls_dummy_mul_10s_10s_18_1_1_984                                                                                                                                         |     74|
|2851  |    mul_10s_10s_18_1_1_U1011                                         |hls_dummy_mul_10s_10s_18_1_1_985                                                                                                                                         |    114|
|2852  |    mul_10s_10s_18_1_1_U1012                                         |hls_dummy_mul_10s_10s_18_1_1_986                                                                                                                                         |      7|
|2853  |    mul_10s_10s_18_1_1_U1013                                         |hls_dummy_mul_10s_10s_18_1_1_987                                                                                                                                         |     78|
|2854  |    mul_10s_10s_18_1_1_U1014                                         |hls_dummy_mul_10s_10s_18_1_1_988                                                                                                                                         |     77|
|2855  |    mul_10s_10s_18_1_1_U1015                                         |hls_dummy_mul_10s_10s_18_1_1_989                                                                                                                                         |     77|
|2856  |    mul_10s_10s_18_1_1_U1016                                         |hls_dummy_mul_10s_10s_18_1_1_990                                                                                                                                         |     78|
|2857  |    mul_10s_10s_18_1_1_U1017                                         |hls_dummy_mul_10s_10s_18_1_1_991                                                                                                                                         |     77|
|2858  |    mul_10s_10s_18_1_1_U1018                                         |hls_dummy_mul_10s_10s_18_1_1_992                                                                                                                                         |     69|
|2859  |    mul_10s_10s_18_1_1_U1019                                         |hls_dummy_mul_10s_10s_18_1_1_993                                                                                                                                         |     70|
|2860  |    mul_10s_10s_18_1_1_U1020                                         |hls_dummy_mul_10s_10s_18_1_1_994                                                                                                                                         |     69|
|2861  |    mul_10s_10s_18_1_1_U1021                                         |hls_dummy_mul_10s_10s_18_1_1_995                                                                                                                                         |     69|
|2862  |    mul_10s_10s_18_1_1_U1022                                         |hls_dummy_mul_10s_10s_18_1_1_996                                                                                                                                         |     83|
|2863  |    mul_10s_10s_18_1_1_U1023                                         |hls_dummy_mul_10s_10s_18_1_1_997                                                                                                                                         |     72|
|2864  |    mul_10s_10s_18_1_1_U1024                                         |hls_dummy_mul_10s_10s_18_1_1_998                                                                                                                                         |     72|
|2865  |    mul_10s_10s_18_1_1_U1025                                         |hls_dummy_mul_10s_10s_18_1_1_999                                                                                                                                         |     72|
|2866  |    mul_10s_10s_18_1_1_U1026                                         |hls_dummy_mul_10s_10s_18_1_1_1000                                                                                                                                        |     72|
|2867  |    mul_10s_10s_18_1_1_U1027                                         |hls_dummy_mul_10s_10s_18_1_1_1001                                                                                                                                        |    124|
|2868  |    mul_10s_10s_18_1_1_U1028                                         |hls_dummy_mul_10s_10s_18_1_1_1002                                                                                                                                        |     72|
|2869  |    mul_10s_10s_18_1_1_U1029                                         |hls_dummy_mul_10s_10s_18_1_1_1003                                                                                                                                        |     69|
|2870  |    mul_10s_10s_18_1_1_U1030                                         |hls_dummy_mul_10s_10s_18_1_1_1004                                                                                                                                        |     78|
|2871  |    mul_10s_10s_18_1_1_U1031                                         |hls_dummy_mul_10s_10s_18_1_1_1005                                                                                                                                        |    125|
|2872  |    mul_10s_10s_18_1_1_U1033                                         |hls_dummy_mul_10s_10s_18_1_1_1006                                                                                                                                        |    114|
|2873  |    mul_10s_10s_18_1_1_U1034                                         |hls_dummy_mul_10s_10s_18_1_1_1007                                                                                                                                        |     69|
|2874  |    mul_10s_10s_18_1_1_U1035                                         |hls_dummy_mul_10s_10s_18_1_1_1008                                                                                                                                        |    114|
|2875  |    mul_10s_10s_18_1_1_U1036                                         |hls_dummy_mul_10s_10s_18_1_1_1009                                                                                                                                        |     72|
|2876  |    mul_10s_10s_18_1_1_U1037                                         |hls_dummy_mul_10s_10s_18_1_1_1010                                                                                                                                        |     69|
|2877  |    mul_10s_10s_18_1_1_U1038                                         |hls_dummy_mul_10s_10s_18_1_1_1011                                                                                                                                        |     72|
|2878  |    mul_10s_10s_18_1_1_U1039                                         |hls_dummy_mul_10s_10s_18_1_1_1012                                                                                                                                        |     69|
|2879  |    mul_10s_10s_18_1_1_U1040                                         |hls_dummy_mul_10s_10s_18_1_1_1013                                                                                                                                        |     69|
|2880  |    mul_10s_10s_18_1_1_U1041                                         |hls_dummy_mul_10s_10s_18_1_1_1014                                                                                                                                        |     72|
|2881  |    mul_10s_10s_18_1_1_U1042                                         |hls_dummy_mul_10s_10s_18_1_1_1015                                                                                                                                        |     70|
|2882  |    mul_10s_10s_18_1_1_U1043                                         |hls_dummy_mul_10s_10s_18_1_1_1016                                                                                                                                        |     69|
|2883  |    mul_10s_10s_18_1_1_U1044                                         |hls_dummy_mul_10s_10s_18_1_1_1017                                                                                                                                        |     69|
|2884  |    mul_10s_10s_18_1_1_U1045                                         |hls_dummy_mul_10s_10s_18_1_1_1018                                                                                                                                        |     69|
|2885  |    mul_10s_10s_18_1_1_U1046                                         |hls_dummy_mul_10s_10s_18_1_1_1019                                                                                                                                        |     69|
|2886  |    mul_10s_10s_18_1_1_U1047                                         |hls_dummy_mul_10s_10s_18_1_1_1020                                                                                                                                        |     69|
|2887  |    mul_10s_10s_18_1_1_U1048                                         |hls_dummy_mul_10s_10s_18_1_1_1021                                                                                                                                        |     69|
|2888  |    mul_10s_10s_18_1_1_U1049                                         |hls_dummy_mul_10s_10s_18_1_1_1022                                                                                                                                        |     72|
|2889  |    mul_10s_10s_18_1_1_U1050                                         |hls_dummy_mul_10s_10s_18_1_1_1023                                                                                                                                        |     70|
|2890  |    mul_10s_10s_18_1_1_U1051                                         |hls_dummy_mul_10s_10s_18_1_1_1024                                                                                                                                        |     69|
|2891  |    mul_10s_10s_18_1_1_U1052                                         |hls_dummy_mul_10s_10s_18_1_1_1025                                                                                                                                        |      7|
|2892  |    mul_10s_10s_18_1_1_U1053                                         |hls_dummy_mul_10s_10s_18_1_1_1026                                                                                                                                        |    120|
|2893  |    mul_10s_10s_18_1_1_U1054                                         |hls_dummy_mul_10s_10s_18_1_1_1027                                                                                                                                        |     69|
|2894  |    mul_10s_10s_18_1_1_U1055                                         |hls_dummy_mul_10s_10s_18_1_1_1028                                                                                                                                        |    120|
|2895  |    mul_10s_10s_18_1_1_U1056                                         |hls_dummy_mul_10s_10s_18_1_1_1029                                                                                                                                        |     69|
|2896  |    mul_10s_10s_18_1_1_U1057                                         |hls_dummy_mul_10s_10s_18_1_1_1030                                                                                                                                        |     69|
|2897  |    mul_10s_10s_18_1_1_U1058                                         |hls_dummy_mul_10s_10s_18_1_1_1031                                                                                                                                        |     69|
|2898  |    mul_10s_10s_18_1_1_U1059                                         |hls_dummy_mul_10s_10s_18_1_1_1032                                                                                                                                        |     70|
|2899  |    mul_10s_10s_18_1_1_U1060                                         |hls_dummy_mul_10s_10s_18_1_1_1033                                                                                                                                        |     69|
|2900  |    mul_10s_10s_18_1_1_U1061                                         |hls_dummy_mul_10s_10s_18_1_1_1034                                                                                                                                        |     69|
|2901  |    mul_10s_10s_18_1_1_U1062                                         |hls_dummy_mul_10s_10s_18_1_1_1035                                                                                                                                        |     69|
|2902  |    mul_10s_10s_18_1_1_U1063                                         |hls_dummy_mul_10s_10s_18_1_1_1036                                                                                                                                        |     72|
|2903  |    mul_10s_10s_18_1_1_U1064                                         |hls_dummy_mul_10s_10s_18_1_1_1037                                                                                                                                        |    100|
|2904  |    mul_10s_10s_18_1_1_U1065                                         |hls_dummy_mul_10s_10s_18_1_1_1038                                                                                                                                        |    100|
|2905  |    mul_10s_10s_18_1_1_U1066                                         |hls_dummy_mul_10s_10s_18_1_1_1039                                                                                                                                        |     73|
|2906  |    mul_10s_10s_18_1_1_U1067                                         |hls_dummy_mul_10s_10s_18_1_1_1040                                                                                                                                        |     73|
|2907  |    mul_10s_10s_18_1_1_U1068                                         |hls_dummy_mul_10s_10s_18_1_1_1041                                                                                                                                        |     73|
|2908  |    mul_10s_10s_18_1_1_U1069                                         |hls_dummy_mul_10s_10s_18_1_1_1042                                                                                                                                        |     69|
|2909  |    mul_10s_10s_18_1_1_U1070                                         |hls_dummy_mul_10s_10s_18_1_1_1043                                                                                                                                        |     69|
|2910  |    mul_10s_10s_18_1_1_U1071                                         |hls_dummy_mul_10s_10s_18_1_1_1044                                                                                                                                        |     70|
|2911  |    mul_10s_10s_18_1_1_U1073                                         |hls_dummy_mul_10s_10s_18_1_1_1045                                                                                                                                        |     79|
|2912  |    mul_10s_10s_18_1_1_U1074                                         |hls_dummy_mul_10s_10s_18_1_1_1046                                                                                                                                        |     69|
|2913  |    mul_10s_10s_18_1_1_U1075                                         |hls_dummy_mul_10s_10s_18_1_1_1047                                                                                                                                        |     74|
|2914  |    mul_10s_10s_18_1_1_U1076                                         |hls_dummy_mul_10s_10s_18_1_1_1048                                                                                                                                        |     69|
|2915  |    mul_10s_10s_18_1_1_U1077                                         |hls_dummy_mul_10s_10s_18_1_1_1049                                                                                                                                        |     69|
|2916  |    mul_10s_10s_18_1_1_U1078                                         |hls_dummy_mul_10s_10s_18_1_1_1050                                                                                                                                        |     69|
|2917  |    mul_10s_10s_18_1_1_U1079                                         |hls_dummy_mul_10s_10s_18_1_1_1051                                                                                                                                        |     69|
|2918  |    mul_10s_10s_18_1_1_U1080                                         |hls_dummy_mul_10s_10s_18_1_1_1052                                                                                                                                        |    105|
|2919  |    mul_10s_10s_18_1_1_U1081                                         |hls_dummy_mul_10s_10s_18_1_1_1053                                                                                                                                        |     69|
|2920  |    mul_10s_10s_18_1_1_U1082                                         |hls_dummy_mul_10s_10s_18_1_1_1054                                                                                                                                        |     69|
|2921  |    mul_10s_10s_18_1_1_U1083                                         |hls_dummy_mul_10s_10s_18_1_1_1055                                                                                                                                        |     69|
|2922  |    mul_10s_10s_18_1_1_U1084                                         |hls_dummy_mul_10s_10s_18_1_1_1056                                                                                                                                        |     69|
|2923  |    mul_10s_10s_18_1_1_U1085                                         |hls_dummy_mul_10s_10s_18_1_1_1057                                                                                                                                        |     69|
|2924  |    mul_10s_10s_18_1_1_U1086                                         |hls_dummy_mul_10s_10s_18_1_1_1058                                                                                                                                        |     69|
|2925  |    mul_10s_10s_18_1_1_U1087                                         |hls_dummy_mul_10s_10s_18_1_1_1059                                                                                                                                        |     69|
|2926  |    mul_10s_10s_18_1_1_U1088                                         |hls_dummy_mul_10s_10s_18_1_1_1060                                                                                                                                        |     69|
|2927  |    mul_10s_10s_18_1_1_U1089                                         |hls_dummy_mul_10s_10s_18_1_1_1061                                                                                                                                        |     69|
|2928  |    mul_10s_10s_18_1_1_U1090                                         |hls_dummy_mul_10s_10s_18_1_1_1062                                                                                                                                        |     69|
|2929  |    mul_10s_10s_18_1_1_U1091                                         |hls_dummy_mul_10s_10s_18_1_1_1063                                                                                                                                        |     69|
|2930  |    mul_10s_10s_18_1_1_U1092                                         |hls_dummy_mul_10s_10s_18_1_1_1064                                                                                                                                        |      7|
|2931  |    mul_10s_10s_18_1_1_U1093                                         |hls_dummy_mul_10s_10s_18_1_1_1065                                                                                                                                        |     69|
|2932  |    mul_10s_10s_18_1_1_U1094                                         |hls_dummy_mul_10s_10s_18_1_1_1066                                                                                                                                        |     73|
|2933  |    mul_10s_10s_18_1_1_U1095                                         |hls_dummy_mul_10s_10s_18_1_1_1067                                                                                                                                        |     77|
|2934  |    mul_10s_10s_18_1_1_U1096                                         |hls_dummy_mul_10s_10s_18_1_1_1068                                                                                                                                        |     70|
|2935  |    mul_10s_10s_18_1_1_U1097                                         |hls_dummy_mul_10s_10s_18_1_1_1069                                                                                                                                        |     74|
|2936  |    mul_10s_10s_18_1_1_U1098                                         |hls_dummy_mul_10s_10s_18_1_1_1070                                                                                                                                        |     69|
|2937  |    mul_10s_10s_18_1_1_U1099                                         |hls_dummy_mul_10s_10s_18_1_1_1071                                                                                                                                        |     77|
|2938  |    mul_10s_10s_18_1_1_U1100                                         |hls_dummy_mul_10s_10s_18_1_1_1072                                                                                                                                        |     78|
|2939  |    mul_10s_10s_18_1_1_U1101                                         |hls_dummy_mul_10s_10s_18_1_1_1073                                                                                                                                        |     69|
|2940  |    mul_10s_10s_18_1_1_U1102                                         |hls_dummy_mul_10s_10s_18_1_1_1074                                                                                                                                        |     69|
|2941  |    mul_10s_10s_18_1_1_U1103                                         |hls_dummy_mul_10s_10s_18_1_1_1075                                                                                                                                        |     73|
|2942  |    mul_10s_10s_18_1_1_U1104                                         |hls_dummy_mul_10s_10s_18_1_1_1076                                                                                                                                        |     73|
|2943  |    mul_10s_10s_18_1_1_U1105                                         |hls_dummy_mul_10s_10s_18_1_1_1077                                                                                                                                        |     74|
|2944  |    mul_10s_10s_18_1_1_U1106                                         |hls_dummy_mul_10s_10s_18_1_1_1078                                                                                                                                        |     73|
|2945  |    mul_10s_10s_18_1_1_U1107                                         |hls_dummy_mul_10s_10s_18_1_1_1079                                                                                                                                        |     69|
|2946  |    mul_10s_10s_18_1_1_U1108                                         |hls_dummy_mul_10s_10s_18_1_1_1080                                                                                                                                        |     73|
|2947  |    mul_10s_10s_18_1_1_U1109                                         |hls_dummy_mul_10s_10s_18_1_1_1081                                                                                                                                        |     69|
|2948  |    mul_10s_10s_18_1_1_U1110                                         |hls_dummy_mul_10s_10s_18_1_1_1082                                                                                                                                        |     69|
|2949  |    mul_10s_10s_18_1_1_U1111                                         |hls_dummy_mul_10s_10s_18_1_1_1083                                                                                                                                        |     73|
|2950  |    mul_10s_10s_18_1_1_U1113                                         |hls_dummy_mul_10s_10s_18_1_1_1084                                                                                                                                        |     69|
|2951  |    mul_10s_10s_18_1_1_U1114                                         |hls_dummy_mul_10s_10s_18_1_1_1085                                                                                                                                        |     72|
|2952  |    mul_10s_10s_18_1_1_U1115                                         |hls_dummy_mul_10s_10s_18_1_1_1086                                                                                                                                        |     73|
|2953  |    mul_10s_10s_18_1_1_U1116                                         |hls_dummy_mul_10s_10s_18_1_1_1087                                                                                                                                        |     69|
|2954  |    mul_10s_10s_18_1_1_U1117                                         |hls_dummy_mul_10s_10s_18_1_1_1088                                                                                                                                        |     74|
|2955  |    mul_10s_10s_18_1_1_U1118                                         |hls_dummy_mul_10s_10s_18_1_1_1089                                                                                                                                        |    113|
|2956  |    mul_10s_10s_18_1_1_U1119                                         |hls_dummy_mul_10s_10s_18_1_1_1090                                                                                                                                        |    113|
|2957  |    mul_10s_10s_18_1_1_U1120                                         |hls_dummy_mul_10s_10s_18_1_1_1091                                                                                                                                        |    113|
|2958  |    mul_10s_10s_18_1_1_U1121                                         |hls_dummy_mul_10s_10s_18_1_1_1092                                                                                                                                        |     70|
|2959  |    mul_10s_10s_18_1_1_U1122                                         |hls_dummy_mul_10s_10s_18_1_1_1093                                                                                                                                        |     74|
|2960  |    mul_10s_10s_18_1_1_U1123                                         |hls_dummy_mul_10s_10s_18_1_1_1094                                                                                                                                        |     69|
|2961  |    mul_10s_10s_18_1_1_U1124                                         |hls_dummy_mul_10s_10s_18_1_1_1095                                                                                                                                        |     69|
|2962  |    mul_10s_10s_18_1_1_U1125                                         |hls_dummy_mul_10s_10s_18_1_1_1096                                                                                                                                        |     69|
|2963  |    mul_10s_10s_18_1_1_U1126                                         |hls_dummy_mul_10s_10s_18_1_1_1097                                                                                                                                        |     69|
|2964  |    mul_10s_10s_18_1_1_U1127                                         |hls_dummy_mul_10s_10s_18_1_1_1098                                                                                                                                        |     69|
|2965  |    mul_10s_10s_18_1_1_U1128                                         |hls_dummy_mul_10s_10s_18_1_1_1099                                                                                                                                        |     69|
|2966  |    mul_10s_10s_18_1_1_U1129                                         |hls_dummy_mul_10s_10s_18_1_1_1100                                                                                                                                        |     72|
|2967  |    mul_10s_10s_18_1_1_U1130                                         |hls_dummy_mul_10s_10s_18_1_1_1101                                                                                                                                        |     70|
|2968  |    mul_10s_10s_18_1_1_U1131                                         |hls_dummy_mul_10s_10s_18_1_1_1102                                                                                                                                        |    113|
|2969  |    mul_10s_10s_18_1_1_U1132                                         |hls_dummy_mul_10s_10s_18_1_1_1103                                                                                                                                        |      7|
|2970  |    mul_10s_10s_18_1_1_U1133                                         |hls_dummy_mul_10s_10s_18_1_1_1104                                                                                                                                        |     69|
|2971  |    mul_10s_10s_18_1_1_U1134                                         |hls_dummy_mul_10s_10s_18_1_1_1105                                                                                                                                        |     76|
|2972  |    mul_10s_10s_18_1_1_U1135                                         |hls_dummy_mul_10s_10s_18_1_1_1106                                                                                                                                        |     77|
|2973  |    mul_10s_10s_18_1_1_U1136                                         |hls_dummy_mul_10s_10s_18_1_1_1107                                                                                                                                        |     73|
|2974  |    mul_10s_10s_18_1_1_U1137                                         |hls_dummy_mul_10s_10s_18_1_1_1108                                                                                                                                        |     77|
|2975  |    mul_10s_10s_18_1_1_U1138                                         |hls_dummy_mul_10s_10s_18_1_1_1109                                                                                                                                        |    120|
|2976  |    mul_10s_10s_18_1_1_U1139                                         |hls_dummy_mul_10s_10s_18_1_1_1110                                                                                                                                        |    118|
|2977  |    mul_10s_10s_18_1_1_U1140                                         |hls_dummy_mul_10s_10s_18_1_1_1111                                                                                                                                        |    118|
|2978  |    mul_10s_10s_18_1_1_U1141                                         |hls_dummy_mul_10s_10s_18_1_1_1112                                                                                                                                        |     69|
|2979  |    mul_10s_10s_18_1_1_U1142                                         |hls_dummy_mul_10s_10s_18_1_1_1113                                                                                                                                        |     78|
|2980  |    mul_10s_10s_18_1_1_U1143                                         |hls_dummy_mul_10s_10s_18_1_1_1114                                                                                                                                        |     74|
|2981  |    mul_10s_10s_18_1_1_U1144                                         |hls_dummy_mul_10s_10s_18_1_1_1115                                                                                                                                        |    100|
|2982  |    mul_10s_10s_18_1_1_U1145                                         |hls_dummy_mul_10s_10s_18_1_1_1116                                                                                                                                        |    100|
|2983  |    mul_10s_10s_18_1_1_U1146                                         |hls_dummy_mul_10s_10s_18_1_1_1117                                                                                                                                        |     73|
|2984  |    mul_10s_10s_18_1_1_U1147                                         |hls_dummy_mul_10s_10s_18_1_1_1118                                                                                                                                        |     73|
|2985  |    mul_10s_10s_18_1_1_U1148                                         |hls_dummy_mul_10s_10s_18_1_1_1119                                                                                                                                        |     74|
|2986  |    mul_10s_10s_18_1_1_U1149                                         |hls_dummy_mul_10s_10s_18_1_1_1120                                                                                                                                        |     69|
|2987  |    mul_10s_10s_18_1_1_U1150                                         |hls_dummy_mul_10s_10s_18_1_1_1121                                                                                                                                        |     69|
|2988  |    mul_10s_10s_18_1_1_U1151                                         |hls_dummy_mul_10s_10s_18_1_1_1122                                                                                                                                        |    118|
|2989  |    mul_10s_10s_18_1_1_U1153                                         |hls_dummy_mul_10s_10s_18_1_1_1123                                                                                                                                        |     69|
|2990  |    mul_10s_10s_18_1_1_U1154                                         |hls_dummy_mul_10s_10s_18_1_1_1124                                                                                                                                        |     69|
|2991  |    mul_10s_10s_18_1_1_U1155                                         |hls_dummy_mul_10s_10s_18_1_1_1125                                                                                                                                        |     69|
|2992  |    mul_10s_10s_18_1_1_U1156                                         |hls_dummy_mul_10s_10s_18_1_1_1126                                                                                                                                        |     69|
|2993  |    mul_10s_10s_18_1_1_U1157                                         |hls_dummy_mul_10s_10s_18_1_1_1127                                                                                                                                        |     69|
|2994  |    mul_10s_10s_18_1_1_U1158                                         |hls_dummy_mul_10s_10s_18_1_1_1128                                                                                                                                        |    107|
|2995  |    mul_10s_10s_18_1_1_U1159                                         |hls_dummy_mul_10s_10s_18_1_1_1129                                                                                                                                        |     69|
|2996  |    mul_10s_10s_18_1_1_U1160                                         |hls_dummy_mul_10s_10s_18_1_1_1130                                                                                                                                        |     69|
|2997  |    mul_10s_10s_18_1_1_U1161                                         |hls_dummy_mul_10s_10s_18_1_1_1131                                                                                                                                        |     69|
|2998  |    mul_10s_10s_18_1_1_U1162                                         |hls_dummy_mul_10s_10s_18_1_1_1132                                                                                                                                        |     69|
|2999  |    mul_10s_10s_18_1_1_U1163                                         |hls_dummy_mul_10s_10s_18_1_1_1133                                                                                                                                        |     72|
|3000  |    mul_10s_10s_18_1_1_U1164                                         |hls_dummy_mul_10s_10s_18_1_1_1134                                                                                                                                        |     73|
|3001  |    mul_10s_10s_18_1_1_U1165                                         |hls_dummy_mul_10s_10s_18_1_1_1135                                                                                                                                        |     73|
|3002  |    mul_10s_10s_18_1_1_U1166                                         |hls_dummy_mul_10s_10s_18_1_1_1136                                                                                                                                        |     69|
|3003  |    mul_10s_10s_18_1_1_U1167                                         |hls_dummy_mul_10s_10s_18_1_1_1137                                                                                                                                        |     69|
|3004  |    mul_10s_10s_18_1_1_U1168                                         |hls_dummy_mul_10s_10s_18_1_1_1138                                                                                                                                        |     69|
|3005  |    mul_10s_10s_18_1_1_U1169                                         |hls_dummy_mul_10s_10s_18_1_1_1139                                                                                                                                        |     69|
|3006  |    mul_10s_10s_18_1_1_U1170                                         |hls_dummy_mul_10s_10s_18_1_1_1140                                                                                                                                        |     69|
|3007  |    mul_10s_10s_18_1_1_U1171                                         |hls_dummy_mul_10s_10s_18_1_1_1141                                                                                                                                        |    113|
|3008  |    mul_10s_10s_18_1_1_U1172                                         |hls_dummy_mul_10s_10s_18_1_1_1142                                                                                                                                        |      7|
|3009  |    mul_10s_10s_18_1_1_U1173                                         |hls_dummy_mul_10s_10s_18_1_1_1143                                                                                                                                        |     69|
|3010  |    mul_10s_10s_18_1_1_U1174                                         |hls_dummy_mul_10s_10s_18_1_1_1144                                                                                                                                        |     72|
|3011  |    mul_10s_10s_18_1_1_U1175                                         |hls_dummy_mul_10s_10s_18_1_1_1145                                                                                                                                        |     72|
|3012  |    mul_10s_10s_18_1_1_U1176                                         |hls_dummy_mul_10s_10s_18_1_1_1146                                                                                                                                        |     69|
|3013  |    mul_10s_10s_18_1_1_U1177                                         |hls_dummy_mul_10s_10s_18_1_1_1147                                                                                                                                        |     72|
|3014  |    mul_10s_10s_18_1_1_U1178                                         |hls_dummy_mul_10s_10s_18_1_1_1148                                                                                                                                        |     77|
|3015  |    mul_10s_10s_18_1_1_U1179                                         |hls_dummy_mul_10s_10s_18_1_1_1149                                                                                                                                        |     73|
|3016  |    mul_10s_10s_18_1_1_U1180                                         |hls_dummy_mul_10s_10s_18_1_1_1150                                                                                                                                        |     73|
|3017  |    mul_10s_10s_18_1_1_U1181                                         |hls_dummy_mul_10s_10s_18_1_1_1151                                                                                                                                        |     69|
|3018  |    mul_10s_10s_18_1_1_U1182                                         |hls_dummy_mul_10s_10s_18_1_1_1152                                                                                                                                        |     69|
|3019  |    mul_10s_10s_18_1_1_U1183                                         |hls_dummy_mul_10s_10s_18_1_1_1153                                                                                                                                        |     75|
|3020  |    mul_10s_10s_18_1_1_U1184                                         |hls_dummy_mul_10s_10s_18_1_1_1154                                                                                                                                        |     81|
|3021  |    mul_10s_10s_18_1_1_U1185                                         |hls_dummy_mul_10s_10s_18_1_1_1155                                                                                                                                        |     81|
|3022  |    mul_10s_10s_18_1_1_U1186                                         |hls_dummy_mul_10s_10s_18_1_1_1156                                                                                                                                        |     73|
|3023  |    mul_10s_10s_18_1_1_U1187                                         |hls_dummy_mul_10s_10s_18_1_1_1157                                                                                                                                        |     73|
|3024  |    mul_10s_10s_18_1_1_U1188                                         |hls_dummy_mul_10s_10s_18_1_1_1158                                                                                                                                        |     73|
|3025  |    mul_10s_10s_18_1_1_U1189                                         |hls_dummy_mul_10s_10s_18_1_1_1159                                                                                                                                        |     69|
|3026  |    mul_10s_10s_18_1_1_U1190                                         |hls_dummy_mul_10s_10s_18_1_1_1160                                                                                                                                        |     69|
|3027  |    mul_10s_10s_18_1_1_U1191                                         |hls_dummy_mul_10s_10s_18_1_1_1161                                                                                                                                        |    124|
|3028  |    mul_10s_10s_18_1_1_U1193                                         |hls_dummy_mul_10s_10s_18_1_1_1162                                                                                                                                        |     69|
|3029  |    mul_10s_10s_18_1_1_U1194                                         |hls_dummy_mul_10s_10s_18_1_1_1163                                                                                                                                        |     69|
|3030  |    mul_10s_10s_18_1_1_U1195                                         |hls_dummy_mul_10s_10s_18_1_1_1164                                                                                                                                        |     69|
|3031  |    mul_10s_10s_18_1_1_U1196                                         |hls_dummy_mul_10s_10s_18_1_1_1165                                                                                                                                        |     69|
|3032  |    mul_10s_10s_18_1_1_U1197                                         |hls_dummy_mul_10s_10s_18_1_1_1166                                                                                                                                        |    121|
|3033  |    mul_10s_10s_18_1_1_U1198                                         |hls_dummy_mul_10s_10s_18_1_1_1167                                                                                                                                        |    106|
|3034  |    mul_10s_10s_18_1_1_U1199                                         |hls_dummy_mul_10s_10s_18_1_1_1168                                                                                                                                        |     69|
|3035  |    mul_10s_10s_18_1_1_U1200                                         |hls_dummy_mul_10s_10s_18_1_1_1169                                                                                                                                        |     69|
|3036  |    mul_10s_10s_18_1_1_U1201                                         |hls_dummy_mul_10s_10s_18_1_1_1170                                                                                                                                        |     69|
|3037  |    mul_10s_10s_18_1_1_U1202                                         |hls_dummy_mul_10s_10s_18_1_1_1171                                                                                                                                        |     69|
|3038  |    mul_10s_10s_18_1_1_U1203                                         |hls_dummy_mul_10s_10s_18_1_1_1172                                                                                                                                        |     69|
|3039  |    mul_10s_10s_18_1_1_U1204                                         |hls_dummy_mul_10s_10s_18_1_1_1173                                                                                                                                        |     69|
|3040  |    mul_10s_10s_18_1_1_U1205                                         |hls_dummy_mul_10s_10s_18_1_1_1174                                                                                                                                        |     69|
|3041  |    mul_10s_10s_18_1_1_U1206                                         |hls_dummy_mul_10s_10s_18_1_1_1175                                                                                                                                        |     69|
|3042  |    mul_10s_10s_18_1_1_U1207                                         |hls_dummy_mul_10s_10s_18_1_1_1176                                                                                                                                        |     69|
|3043  |    mul_10s_10s_18_1_1_U1208                                         |hls_dummy_mul_10s_10s_18_1_1_1177                                                                                                                                        |     69|
|3044  |    mul_10s_10s_18_1_1_U1209                                         |hls_dummy_mul_10s_10s_18_1_1_1178                                                                                                                                        |    106|
|3045  |    mul_10s_10s_18_1_1_U1210                                         |hls_dummy_mul_10s_10s_18_1_1_1179                                                                                                                                        |     69|
|3046  |    mul_10s_10s_18_1_1_U1211                                         |hls_dummy_mul_10s_10s_18_1_1_1180                                                                                                                                        |    113|
|3047  |    mul_10s_10s_18_1_1_U1212                                         |hls_dummy_mul_10s_10s_18_1_1_1181                                                                                                                                        |      7|
|3048  |    mul_10s_10s_18_1_1_U1213                                         |hls_dummy_mul_10s_10s_18_1_1_1182                                                                                                                                        |     69|
|3049  |    mul_10s_10s_18_1_1_U1214                                         |hls_dummy_mul_10s_10s_18_1_1_1183                                                                                                                                        |     69|
|3050  |    mul_10s_10s_18_1_1_U1215                                         |hls_dummy_mul_10s_10s_18_1_1_1184                                                                                                                                        |     69|
|3051  |    mul_10s_10s_18_1_1_U1216                                         |hls_dummy_mul_10s_10s_18_1_1_1185                                                                                                                                        |     69|
|3052  |    mul_10s_10s_18_1_1_U1217                                         |hls_dummy_mul_10s_10s_18_1_1_1186                                                                                                                                        |     75|
|3053  |    mul_10s_10s_18_1_1_U1218                                         |hls_dummy_mul_10s_10s_18_1_1_1187                                                                                                                                        |     78|
|3054  |    mul_10s_10s_18_1_1_U1219                                         |hls_dummy_mul_10s_10s_18_1_1_1188                                                                                                                                        |     69|
|3055  |    mul_10s_10s_18_1_1_U1220                                         |hls_dummy_mul_10s_10s_18_1_1_1189                                                                                                                                        |     73|
|3056  |    mul_10s_10s_18_1_1_U1221                                         |hls_dummy_mul_10s_10s_18_1_1_1190                                                                                                                                        |     69|
|3057  |    mul_10s_10s_18_1_1_U1222                                         |hls_dummy_mul_10s_10s_18_1_1_1191                                                                                                                                        |     69|
|3058  |    mul_10s_10s_18_1_1_U1223                                         |hls_dummy_mul_10s_10s_18_1_1_1192                                                                                                                                        |     74|
|3059  |    mul_10s_10s_18_1_1_U1224                                         |hls_dummy_mul_10s_10s_18_1_1_1193                                                                                                                                        |     74|
|3060  |    mul_10s_10s_18_1_1_U1225                                         |hls_dummy_mul_10s_10s_18_1_1_1194                                                                                                                                        |     74|
|3061  |    mul_10s_10s_18_1_1_U1226                                         |hls_dummy_mul_10s_10s_18_1_1_1195                                                                                                                                        |     73|
|3062  |    mul_10s_10s_18_1_1_U1227                                         |hls_dummy_mul_10s_10s_18_1_1_1196                                                                                                                                        |     73|
|3063  |    mul_10s_10s_18_1_1_U1228                                         |hls_dummy_mul_10s_10s_18_1_1_1197                                                                                                                                        |     73|
|3064  |    mul_10s_10s_18_1_1_U1229                                         |hls_dummy_mul_10s_10s_18_1_1_1198                                                                                                                                        |     78|
|3065  |    mul_10s_10s_18_1_1_U1230                                         |hls_dummy_mul_10s_10s_18_1_1_1199                                                                                                                                        |     69|
|3066  |    mul_10s_10s_18_1_1_U1231                                         |hls_dummy_mul_10s_10s_18_1_1_1200                                                                                                                                        |    124|
|3067  |    mul_10s_10s_18_1_1_U1233                                         |hls_dummy_mul_10s_10s_18_1_1_1201                                                                                                                                        |     69|
|3068  |    mul_10s_10s_18_1_1_U1234                                         |hls_dummy_mul_10s_10s_18_1_1_1202                                                                                                                                        |     69|
|3069  |    mul_10s_10s_18_1_1_U1235                                         |hls_dummy_mul_10s_10s_18_1_1_1203                                                                                                                                        |     69|
|3070  |    mul_10s_10s_18_1_1_U1236                                         |hls_dummy_mul_10s_10s_18_1_1_1204                                                                                                                                        |     69|
|3071  |    mul_10s_10s_18_1_1_U1237                                         |hls_dummy_mul_10s_10s_18_1_1_1205                                                                                                                                        |     69|
|3072  |    mul_10s_10s_18_1_1_U1238                                         |hls_dummy_mul_10s_10s_18_1_1_1206                                                                                                                                        |     70|
|3073  |    mul_10s_10s_18_1_1_U1239                                         |hls_dummy_mul_10s_10s_18_1_1_1207                                                                                                                                        |     69|
|3074  |    mul_10s_10s_18_1_1_U1240                                         |hls_dummy_mul_10s_10s_18_1_1_1208                                                                                                                                        |     69|
|3075  |    mul_10s_10s_18_1_1_U1241                                         |hls_dummy_mul_10s_10s_18_1_1_1209                                                                                                                                        |     72|
|3076  |    mul_10s_10s_18_1_1_U1242                                         |hls_dummy_mul_10s_10s_18_1_1_1210                                                                                                                                        |    122|
|3077  |    mul_10s_10s_18_1_1_U1243                                         |hls_dummy_mul_10s_10s_18_1_1_1211                                                                                                                                        |     69|
|3078  |    mul_10s_10s_18_1_1_U1244                                         |hls_dummy_mul_10s_10s_18_1_1_1212                                                                                                                                        |     69|
|3079  |    mul_10s_10s_18_1_1_U1245                                         |hls_dummy_mul_10s_10s_18_1_1_1213                                                                                                                                        |     69|
|3080  |    mul_10s_10s_18_1_1_U1246                                         |hls_dummy_mul_10s_10s_18_1_1_1214                                                                                                                                        |     69|
|3081  |    mul_10s_10s_18_1_1_U1247                                         |hls_dummy_mul_10s_10s_18_1_1_1215                                                                                                                                        |     69|
|3082  |    mul_10s_10s_18_1_1_U1248                                         |hls_dummy_mul_10s_10s_18_1_1_1216                                                                                                                                        |     69|
|3083  |    mul_10s_10s_18_1_1_U1249                                         |hls_dummy_mul_10s_10s_18_1_1_1217                                                                                                                                        |     69|
|3084  |    mul_10s_10s_18_1_1_U1250                                         |hls_dummy_mul_10s_10s_18_1_1_1218                                                                                                                                        |    100|
|3085  |    mul_10s_10s_18_1_1_U1251                                         |hls_dummy_mul_10s_10s_18_1_1_1219                                                                                                                                        |    113|
|3086  |    mul_10s_10s_18_1_1_U1252                                         |hls_dummy_mul_10s_10s_18_1_1_1220                                                                                                                                        |      7|
|3087  |    mul_10s_10s_18_1_1_U1253                                         |hls_dummy_mul_10s_10s_18_1_1_1221                                                                                                                                        |     74|
|3088  |    mul_10s_10s_18_1_1_U1254                                         |hls_dummy_mul_10s_10s_18_1_1_1222                                                                                                                                        |     74|
|3089  |    mul_10s_10s_18_1_1_U1255                                         |hls_dummy_mul_10s_10s_18_1_1_1223                                                                                                                                        |     74|
|3090  |    mul_10s_10s_18_1_1_U1256                                         |hls_dummy_mul_10s_10s_18_1_1_1224                                                                                                                                        |     78|
|3091  |    mul_10s_10s_18_1_1_U1257                                         |hls_dummy_mul_10s_10s_18_1_1_1225                                                                                                                                        |     74|
|3092  |    mul_10s_10s_18_1_1_U1258                                         |hls_dummy_mul_10s_10s_18_1_1_1226                                                                                                                                        |     69|
|3093  |    mul_10s_10s_18_1_1_U1259                                         |hls_dummy_mul_10s_10s_18_1_1_1227                                                                                                                                        |     69|
|3094  |    mul_10s_10s_18_1_1_U1260                                         |hls_dummy_mul_10s_10s_18_1_1_1228                                                                                                                                        |     69|
|3095  |    mul_10s_10s_18_1_1_U1261                                         |hls_dummy_mul_10s_10s_18_1_1_1229                                                                                                                                        |     69|
|3096  |    mul_10s_10s_18_1_1_U1262                                         |hls_dummy_mul_10s_10s_18_1_1_1230                                                                                                                                        |     75|
|3097  |    mul_10s_10s_18_1_1_U1263                                         |hls_dummy_mul_10s_10s_18_1_1_1231                                                                                                                                        |     74|
|3098  |    mul_10s_10s_18_1_1_U1264                                         |hls_dummy_mul_10s_10s_18_1_1_1232                                                                                                                                        |    100|
|3099  |    mul_10s_10s_18_1_1_U1265                                         |hls_dummy_mul_10s_10s_18_1_1_1233                                                                                                                                        |     69|
|3100  |    mul_10s_10s_18_1_1_U1266                                         |hls_dummy_mul_10s_10s_18_1_1_1234                                                                                                                                        |     74|
|3101  |    mul_10s_10s_18_1_1_U1267                                         |hls_dummy_mul_10s_10s_18_1_1_1235                                                                                                                                        |     74|
|3102  |    mul_10s_10s_18_1_1_U1268                                         |hls_dummy_mul_10s_10s_18_1_1_1236                                                                                                                                        |     74|
|3103  |    mul_10s_10s_18_1_1_U1269                                         |hls_dummy_mul_10s_10s_18_1_1_1237                                                                                                                                        |     78|
|3104  |    mul_10s_10s_18_1_1_U1270                                         |hls_dummy_mul_10s_10s_18_1_1_1238                                                                                                                                        |    105|
|3105  |    mul_10s_10s_18_1_1_U1271                                         |hls_dummy_mul_10s_10s_18_1_1_1239                                                                                                                                        |    124|
|3106  |    mul_10s_10s_18_1_1_U1273                                         |hls_dummy_mul_10s_10s_18_1_1_1240                                                                                                                                        |     69|
|3107  |    mul_10s_10s_18_1_1_U1274                                         |hls_dummy_mul_10s_10s_18_1_1_1241                                                                                                                                        |     69|
|3108  |    mul_10s_10s_18_1_1_U1275                                         |hls_dummy_mul_10s_10s_18_1_1_1242                                                                                                                                        |     69|
|3109  |    mul_10s_10s_18_1_1_U1276                                         |hls_dummy_mul_10s_10s_18_1_1_1243                                                                                                                                        |     69|
|3110  |    mul_10s_10s_18_1_1_U1277                                         |hls_dummy_mul_10s_10s_18_1_1_1244                                                                                                                                        |     69|
|3111  |    mul_10s_10s_18_1_1_U1278                                         |hls_dummy_mul_10s_10s_18_1_1_1245                                                                                                                                        |     69|
|3112  |    mul_10s_10s_18_1_1_U1279                                         |hls_dummy_mul_10s_10s_18_1_1_1246                                                                                                                                        |     69|
|3113  |    mul_10s_10s_18_1_1_U1280                                         |hls_dummy_mul_10s_10s_18_1_1_1247                                                                                                                                        |     69|
|3114  |    mul_10s_10s_18_1_1_U1281                                         |hls_dummy_mul_10s_10s_18_1_1_1248                                                                                                                                        |     69|
|3115  |    mul_10s_10s_18_1_1_U1282                                         |hls_dummy_mul_10s_10s_18_1_1_1249                                                                                                                                        |    122|
|3116  |    mul_10s_10s_18_1_1_U1283                                         |hls_dummy_mul_10s_10s_18_1_1_1250                                                                                                                                        |     69|
|3117  |    mul_10s_10s_18_1_1_U1284                                         |hls_dummy_mul_10s_10s_18_1_1_1251                                                                                                                                        |     69|
|3118  |    mul_10s_10s_18_1_1_U1285                                         |hls_dummy_mul_10s_10s_18_1_1_1252                                                                                                                                        |     69|
|3119  |    mul_10s_10s_18_1_1_U1286                                         |hls_dummy_mul_10s_10s_18_1_1_1253                                                                                                                                        |     69|
|3120  |    mul_10s_10s_18_1_1_U1287                                         |hls_dummy_mul_10s_10s_18_1_1_1254                                                                                                                                        |     69|
|3121  |    mul_10s_10s_18_1_1_U1288                                         |hls_dummy_mul_10s_10s_18_1_1_1255                                                                                                                                        |     69|
|3122  |    mul_10s_10s_18_1_1_U1289                                         |hls_dummy_mul_10s_10s_18_1_1_1256                                                                                                                                        |     69|
|3123  |    mul_10s_10s_18_1_1_U1290                                         |hls_dummy_mul_10s_10s_18_1_1_1257                                                                                                                                        |    105|
|3124  |    mul_10s_10s_18_1_1_U1291                                         |hls_dummy_mul_10s_10s_18_1_1_1258                                                                                                                                        |     69|
|3125  |    mul_10s_10s_18_1_1_U1292                                         |hls_dummy_mul_10s_10s_18_1_1_1259                                                                                                                                        |      7|
|3126  |    mul_10s_10s_18_1_1_U1293                                         |hls_dummy_mul_10s_10s_18_1_1_1260                                                                                                                                        |     73|
|3127  |    mul_10s_10s_18_1_1_U1294                                         |hls_dummy_mul_10s_10s_18_1_1_1261                                                                                                                                        |     74|
|3128  |    mul_10s_10s_18_1_1_U1295                                         |hls_dummy_mul_10s_10s_18_1_1_1262                                                                                                                                        |     74|
|3129  |    mul_10s_10s_18_1_1_U1296                                         |hls_dummy_mul_10s_10s_18_1_1_1263                                                                                                                                        |     69|
|3130  |    mul_10s_10s_18_1_1_U1297                                         |hls_dummy_mul_10s_10s_18_1_1_1264                                                                                                                                        |     74|
|3131  |    mul_10s_10s_18_1_1_U1298                                         |hls_dummy_mul_10s_10s_18_1_1_1265                                                                                                                                        |     78|
|3132  |    mul_10s_10s_18_1_1_U1299                                         |hls_dummy_mul_10s_10s_18_1_1_1266                                                                                                                                        |     73|
|3133  |    mul_10s_10s_18_1_1_U1300                                         |hls_dummy_mul_10s_10s_18_1_1_1267                                                                                                                                        |     73|
|3134  |    mul_10s_10s_18_1_1_U1301                                         |hls_dummy_mul_10s_10s_18_1_1_1268                                                                                                                                        |     69|
|3135  |    mul_10s_10s_18_1_1_U1302                                         |hls_dummy_mul_10s_10s_18_1_1_1269                                                                                                                                        |     75|
|3136  |    mul_10s_10s_18_1_1_U1303                                         |hls_dummy_mul_10s_10s_18_1_1_1270                                                                                                                                        |     74|
|3137  |    mul_10s_10s_18_1_1_U1304                                         |hls_dummy_mul_10s_10s_18_1_1_1271                                                                                                                                        |    100|
|3138  |    mul_10s_10s_18_1_1_U1305                                         |hls_dummy_mul_10s_10s_18_1_1_1272                                                                                                                                        |     69|
|3139  |    mul_10s_10s_18_1_1_U1306                                         |hls_dummy_mul_10s_10s_18_1_1_1273                                                                                                                                        |     73|
|3140  |    mul_10s_10s_18_1_1_U1307                                         |hls_dummy_mul_10s_10s_18_1_1_1274                                                                                                                                        |     73|
|3141  |    mul_10s_10s_18_1_1_U1308                                         |hls_dummy_mul_10s_10s_18_1_1_1275                                                                                                                                        |     73|
|3142  |    mul_10s_10s_18_1_1_U1309                                         |hls_dummy_mul_10s_10s_18_1_1_1276                                                                                                                                        |     78|
|3143  |    mul_10s_10s_18_1_1_U1310                                         |hls_dummy_mul_10s_10s_18_1_1_1277                                                                                                                                        |     99|
|3144  |    mul_10s_10s_18_1_1_U1311                                         |hls_dummy_mul_10s_10s_18_1_1_1278                                                                                                                                        |     73|
|3145  |    mul_10s_10s_18_1_1_U1313                                         |hls_dummy_mul_10s_10s_18_1_1_1279                                                                                                                                        |     70|
|3146  |    mul_10s_10s_18_1_1_U1314                                         |hls_dummy_mul_10s_10s_18_1_1_1280                                                                                                                                        |     72|
|3147  |    mul_10s_10s_18_1_1_U1315                                         |hls_dummy_mul_10s_10s_18_1_1_1281                                                                                                                                        |     72|
|3148  |    mul_10s_10s_18_1_1_U1316                                         |hls_dummy_mul_10s_10s_18_1_1_1282                                                                                                                                        |    102|
|3149  |    mul_10s_10s_18_1_1_U1317                                         |hls_dummy_mul_10s_10s_18_1_1_1283                                                                                                                                        |     69|
|3150  |    mul_10s_10s_18_1_1_U1318                                         |hls_dummy_mul_10s_10s_18_1_1_1284                                                                                                                                        |    102|
|3151  |    mul_10s_10s_18_1_1_U1319                                         |hls_dummy_mul_10s_10s_18_1_1_1285                                                                                                                                        |     69|
|3152  |    mul_10s_10s_18_1_1_U1320                                         |hls_dummy_mul_10s_10s_18_1_1_1286                                                                                                                                        |     69|
|3153  |    mul_10s_10s_18_1_1_U1321                                         |hls_dummy_mul_10s_10s_18_1_1_1287                                                                                                                                        |     95|
|3154  |    mul_10s_10s_18_1_1_U1322                                         |hls_dummy_mul_10s_10s_18_1_1_1288                                                                                                                                        |     95|
|3155  |    mul_10s_10s_18_1_1_U1323                                         |hls_dummy_mul_10s_10s_18_1_1_1289                                                                                                                                        |    117|
|3156  |    mul_10s_10s_18_1_1_U1324                                         |hls_dummy_mul_10s_10s_18_1_1_1290                                                                                                                                        |    117|
|3157  |    mul_10s_10s_18_1_1_U1325                                         |hls_dummy_mul_10s_10s_18_1_1_1291                                                                                                                                        |    117|
|3158  |    mul_10s_10s_18_1_1_U1326                                         |hls_dummy_mul_10s_10s_18_1_1_1292                                                                                                                                        |    116|
|3159  |    mul_10s_10s_18_1_1_U1327                                         |hls_dummy_mul_10s_10s_18_1_1_1293                                                                                                                                        |    117|
|3160  |    mul_10s_10s_18_1_1_U1328                                         |hls_dummy_mul_10s_10s_18_1_1_1294                                                                                                                                        |     69|
|3161  |    mul_10s_10s_18_1_1_U1329                                         |hls_dummy_mul_10s_10s_18_1_1_1295                                                                                                                                        |     69|
|3162  |    mul_10s_10s_18_1_1_U1330                                         |hls_dummy_mul_10s_10s_18_1_1_1296                                                                                                                                        |    116|
|3163  |    mul_10s_10s_18_1_1_U1331                                         |hls_dummy_mul_10s_10s_18_1_1_1297                                                                                                                                        |    117|
|3164  |    mul_10s_10s_18_1_1_U1332                                         |hls_dummy_mul_10s_10s_18_1_1_1298                                                                                                                                        |      7|
|3165  |    mul_10s_10s_18_1_1_U1333                                         |hls_dummy_mul_10s_10s_18_1_1_1299                                                                                                                                        |     71|
|3166  |    mul_10s_10s_18_1_1_U1334                                         |hls_dummy_mul_10s_10s_18_1_1_1300                                                                                                                                        |     78|
|3167  |    mul_10s_10s_18_1_1_U1335                                         |hls_dummy_mul_10s_10s_18_1_1_1301                                                                                                                                        |     78|
|3168  |    mul_10s_10s_18_1_1_U1336                                         |hls_dummy_mul_10s_10s_18_1_1_1302                                                                                                                                        |    106|
|3169  |    mul_10s_10s_18_1_1_U1337                                         |hls_dummy_mul_10s_10s_18_1_1_1303                                                                                                                                        |     74|
|3170  |    mul_10s_10s_18_1_1_U1338                                         |hls_dummy_mul_10s_10s_18_1_1_1304                                                                                                                                        |    109|
|3171  |    mul_10s_10s_18_1_1_U1339                                         |hls_dummy_mul_10s_10s_18_1_1_1305                                                                                                                                        |     74|
|3172  |    mul_10s_10s_18_1_1_U1340                                         |hls_dummy_mul_10s_10s_18_1_1_1306                                                                                                                                        |     74|
|3173  |    mul_10s_10s_18_1_1_U1341                                         |hls_dummy_mul_10s_10s_18_1_1_1307                                                                                                                                        |     99|
|3174  |    mul_10s_10s_18_1_1_U1342                                         |hls_dummy_mul_10s_10s_18_1_1_1308                                                                                                                                        |     99|
|3175  |    mul_10s_10s_18_1_1_U1343                                         |hls_dummy_mul_10s_10s_18_1_1_1309                                                                                                                                        |    118|
|3176  |    mul_10s_10s_18_1_1_U1344                                         |hls_dummy_mul_10s_10s_18_1_1_1310                                                                                                                                        |    118|
|3177  |    mul_10s_10s_18_1_1_U1345                                         |hls_dummy_mul_10s_10s_18_1_1_1311                                                                                                                                        |    118|
|3178  |    mul_10s_10s_18_1_1_U1346                                         |hls_dummy_mul_10s_10s_18_1_1_1312                                                                                                                                        |    118|
|3179  |    mul_10s_10s_18_1_1_U1347                                         |hls_dummy_mul_10s_10s_18_1_1_1313                                                                                                                                        |    118|
|3180  |    mul_10s_10s_18_1_1_U1348                                         |hls_dummy_mul_10s_10s_18_1_1_1314                                                                                                                                        |     71|
|3181  |    mul_10s_10s_18_1_1_U1349                                         |hls_dummy_mul_10s_10s_18_1_1_1315                                                                                                                                        |     69|
|3182  |    mul_10s_10s_18_1_1_U1350                                         |hls_dummy_mul_10s_10s_18_1_1_1316                                                                                                                                        |    118|
|3183  |    mul_10s_10s_18_1_1_U1351                                         |hls_dummy_mul_10s_10s_18_1_1_1317                                                                                                                                        |    117|
|3184  |    mul_10s_10s_18_1_1_U1353                                         |hls_dummy_mul_10s_10s_18_1_1_1318                                                                                                                                        |     73|
|3185  |    mul_10s_10s_18_1_1_U1354                                         |hls_dummy_mul_10s_10s_18_1_1_1319                                                                                                                                        |     69|
|3186  |    mul_10s_10s_18_1_1_U1355                                         |hls_dummy_mul_10s_10s_18_1_1_1320                                                                                                                                        |     69|
|3187  |    mul_10s_10s_18_1_1_U1356                                         |hls_dummy_mul_10s_10s_18_1_1_1321                                                                                                                                        |     69|
|3188  |    mul_10s_10s_18_1_1_U1357                                         |hls_dummy_mul_10s_10s_18_1_1_1322                                                                                                                                        |     69|
|3189  |    mul_10s_10s_18_1_1_U1358                                         |hls_dummy_mul_10s_10s_18_1_1_1323                                                                                                                                        |     69|
|3190  |    mul_10s_10s_18_1_1_U1359                                         |hls_dummy_mul_10s_10s_18_1_1_1324                                                                                                                                        |    114|
|3191  |    mul_10s_10s_18_1_1_U1360                                         |hls_dummy_mul_10s_10s_18_1_1_1325                                                                                                                                        |     69|
|3192  |    mul_10s_10s_18_1_1_U1361                                         |hls_dummy_mul_10s_10s_18_1_1_1326                                                                                                                                        |     69|
|3193  |    mul_10s_10s_18_1_1_U1362                                         |hls_dummy_mul_10s_10s_18_1_1_1327                                                                                                                                        |     69|
|3194  |    mul_10s_10s_18_1_1_U1363                                         |hls_dummy_mul_10s_10s_18_1_1_1328                                                                                                                                        |     69|
|3195  |    mul_10s_10s_18_1_1_U1364                                         |hls_dummy_mul_10s_10s_18_1_1_1329                                                                                                                                        |     72|
|3196  |    mul_10s_10s_18_1_1_U1365                                         |hls_dummy_mul_10s_10s_18_1_1_1330                                                                                                                                        |     73|
|3197  |    mul_10s_10s_18_1_1_U1366                                         |hls_dummy_mul_10s_10s_18_1_1_1331                                                                                                                                        |     69|
|3198  |    mul_10s_10s_18_1_1_U1367                                         |hls_dummy_mul_10s_10s_18_1_1_1332                                                                                                                                        |     72|
|3199  |    mul_10s_10s_18_1_1_U1368                                         |hls_dummy_mul_10s_10s_18_1_1_1333                                                                                                                                        |     69|
|3200  |    mul_10s_10s_18_1_1_U1369                                         |hls_dummy_mul_10s_10s_18_1_1_1334                                                                                                                                        |     69|
|3201  |    mul_10s_10s_18_1_1_U1370                                         |hls_dummy_mul_10s_10s_18_1_1_1335                                                                                                                                        |    116|
|3202  |    mul_10s_10s_18_1_1_U1371                                         |hls_dummy_mul_10s_10s_18_1_1_1336                                                                                                                                        |    114|
|3203  |    mul_10s_10s_18_1_1_U1372                                         |hls_dummy_mul_10s_10s_18_1_1_1337                                                                                                                                        |      7|
|3204  |    mul_10s_10s_18_1_1_U1373                                         |hls_dummy_mul_10s_10s_18_1_1_1338                                                                                                                                        |     75|
|3205  |    mul_10s_10s_18_1_1_U1374                                         |hls_dummy_mul_10s_10s_18_1_1_1339                                                                                                                                        |    102|
|3206  |    mul_10s_10s_18_1_1_U1375                                         |hls_dummy_mul_10s_10s_18_1_1_1340                                                                                                                                        |     69|
|3207  |    mul_10s_10s_18_1_1_U1376                                         |hls_dummy_mul_10s_10s_18_1_1_1341                                                                                                                                        |     69|
|3208  |    mul_10s_10s_18_1_1_U1377                                         |hls_dummy_mul_10s_10s_18_1_1_1342                                                                                                                                        |     69|
|3209  |    mul_10s_10s_18_1_1_U1378                                         |hls_dummy_mul_10s_10s_18_1_1_1343                                                                                                                                        |     69|
|3210  |    mul_10s_10s_18_1_1_U1379                                         |hls_dummy_mul_10s_10s_18_1_1_1344                                                                                                                                        |    126|
|3211  |    mul_10s_10s_18_1_1_U1380                                         |hls_dummy_mul_10s_10s_18_1_1_1345                                                                                                                                        |     69|
|3212  |    mul_10s_10s_18_1_1_U1381                                         |hls_dummy_mul_10s_10s_18_1_1_1346                                                                                                                                        |     69|
|3213  |    mul_10s_10s_18_1_1_U1382                                         |hls_dummy_mul_10s_10s_18_1_1_1347                                                                                                                                        |     69|
|3214  |    mul_10s_10s_18_1_1_U1383                                         |hls_dummy_mul_10s_10s_18_1_1_1348                                                                                                                                        |     72|
|3215  |    mul_10s_10s_18_1_1_U1384                                         |hls_dummy_mul_10s_10s_18_1_1_1349                                                                                                                                        |     78|
|3216  |    mul_10s_10s_18_1_1_U1385                                         |hls_dummy_mul_10s_10s_18_1_1_1350                                                                                                                                        |     81|
|3217  |    mul_10s_10s_18_1_1_U1386                                         |hls_dummy_mul_10s_10s_18_1_1_1351                                                                                                                                        |     72|
|3218  |    mul_10s_10s_18_1_1_U1387                                         |hls_dummy_mul_10s_10s_18_1_1_1352                                                                                                                                        |     76|
|3219  |    mul_10s_10s_18_1_1_U1388                                         |hls_dummy_mul_10s_10s_18_1_1_1353                                                                                                                                        |     72|
|3220  |    mul_10s_10s_18_1_1_U1389                                         |hls_dummy_mul_10s_10s_18_1_1_1354                                                                                                                                        |     69|
|3221  |    mul_10s_10s_18_1_1_U1390                                         |hls_dummy_mul_10s_10s_18_1_1_1355                                                                                                                                        |    116|
|3222  |    mul_10s_10s_18_1_1_U1391                                         |hls_dummy_mul_10s_10s_18_1_1_1356                                                                                                                                        |    124|
|3223  |    mul_10s_10s_18_1_1_U1393                                         |hls_dummy_mul_10s_10s_18_1_1_1357                                                                                                                                        |     69|
|3224  |    mul_10s_10s_18_1_1_U1394                                         |hls_dummy_mul_10s_10s_18_1_1_1358                                                                                                                                        |     69|
|3225  |    mul_10s_10s_18_1_1_U1395                                         |hls_dummy_mul_10s_10s_18_1_1_1359                                                                                                                                        |     72|
|3226  |    mul_10s_10s_18_1_1_U1396                                         |hls_dummy_mul_10s_10s_18_1_1_1360                                                                                                                                        |     69|
|3227  |    mul_10s_10s_18_1_1_U1397                                         |hls_dummy_mul_10s_10s_18_1_1_1361                                                                                                                                        |     72|
|3228  |    mul_10s_10s_18_1_1_U1398                                         |hls_dummy_mul_10s_10s_18_1_1_1362                                                                                                                                        |     69|
|3229  |    mul_10s_10s_18_1_1_U1399                                         |hls_dummy_mul_10s_10s_18_1_1_1363                                                                                                                                        |     69|
|3230  |    mul_10s_10s_18_1_1_U1400                                         |hls_dummy_mul_10s_10s_18_1_1_1364                                                                                                                                        |     69|
|3231  |    mul_10s_10s_18_1_1_U1401                                         |hls_dummy_mul_10s_10s_18_1_1_1365                                                                                                                                        |     69|
|3232  |    mul_10s_10s_18_1_1_U1402                                         |hls_dummy_mul_10s_10s_18_1_1_1366                                                                                                                                        |     69|
|3233  |    mul_10s_10s_18_1_1_U1403                                         |hls_dummy_mul_10s_10s_18_1_1_1367                                                                                                                                        |     74|
|3234  |    mul_10s_10s_18_1_1_U1404                                         |hls_dummy_mul_10s_10s_18_1_1_1368                                                                                                                                        |     72|
|3235  |    mul_10s_10s_18_1_1_U1405                                         |hls_dummy_mul_10s_10s_18_1_1_1369                                                                                                                                        |     69|
|3236  |    mul_10s_10s_18_1_1_U1406                                         |hls_dummy_mul_10s_10s_18_1_1_1370                                                                                                                                        |    115|
|3237  |    mul_10s_10s_18_1_1_U1407                                         |hls_dummy_mul_10s_10s_18_1_1_1371                                                                                                                                        |    116|
|3238  |    mul_10s_10s_18_1_1_U1408                                         |hls_dummy_mul_10s_10s_18_1_1_1372                                                                                                                                        |     69|
|3239  |    mul_10s_10s_18_1_1_U1409                                         |hls_dummy_mul_10s_10s_18_1_1_1373                                                                                                                                        |     69|
|3240  |    mul_10s_10s_18_1_1_U1410                                         |hls_dummy_mul_10s_10s_18_1_1_1374                                                                                                                                        |    116|
|3241  |    mul_10s_10s_18_1_1_U1411                                         |hls_dummy_mul_10s_10s_18_1_1_1375                                                                                                                                        |    116|
|3242  |    mul_10s_10s_18_1_1_U1412                                         |hls_dummy_mul_10s_10s_18_1_1_1376                                                                                                                                        |      7|
|3243  |    mul_10s_10s_18_1_1_U1413                                         |hls_dummy_mul_10s_10s_18_1_1_1377                                                                                                                                        |    102|
|3244  |    mul_10s_10s_18_1_1_U1414                                         |hls_dummy_mul_10s_10s_18_1_1_1378                                                                                                                                        |    102|
|3245  |    mul_10s_10s_18_1_1_U1415                                         |hls_dummy_mul_10s_10s_18_1_1_1379                                                                                                                                        |    102|
|3246  |    mul_10s_10s_18_1_1_U1416                                         |hls_dummy_mul_10s_10s_18_1_1_1380                                                                                                                                        |    102|
|3247  |    mul_10s_10s_18_1_1_U1417                                         |hls_dummy_mul_10s_10s_18_1_1_1381                                                                                                                                        |    102|
|3248  |    mul_10s_10s_18_1_1_U1418                                         |hls_dummy_mul_10s_10s_18_1_1_1382                                                                                                                                        |    102|
|3249  |    mul_10s_10s_18_1_1_U1419                                         |hls_dummy_mul_10s_10s_18_1_1_1383                                                                                                                                        |     69|
|3250  |    mul_10s_10s_18_1_1_U1420                                         |hls_dummy_mul_10s_10s_18_1_1_1384                                                                                                                                        |     69|
|3251  |    mul_10s_10s_18_1_1_U1421                                         |hls_dummy_mul_10s_10s_18_1_1_1385                                                                                                                                        |    102|
|3252  |    mul_10s_10s_18_1_1_U1422                                         |hls_dummy_mul_10s_10s_18_1_1_1386                                                                                                                                        |    102|
|3253  |    mul_10s_10s_18_1_1_U1423                                         |hls_dummy_mul_10s_10s_18_1_1_1387                                                                                                                                        |     77|
|3254  |    mul_10s_10s_18_1_1_U1424                                         |hls_dummy_mul_10s_10s_18_1_1_1388                                                                                                                                        |     77|
|3255  |    mul_10s_10s_18_1_1_U1425                                         |hls_dummy_mul_10s_10s_18_1_1_1389                                                                                                                                        |    102|
|3256  |    mul_10s_10s_18_1_1_U1426                                         |hls_dummy_mul_10s_10s_18_1_1_1390                                                                                                                                        |    118|
|3257  |    mul_10s_10s_18_1_1_U1427                                         |hls_dummy_mul_10s_10s_18_1_1_1391                                                                                                                                        |    118|
|3258  |    mul_10s_10s_18_1_1_U1428                                         |hls_dummy_mul_10s_10s_18_1_1_1392                                                                                                                                        |     71|
|3259  |    mul_10s_10s_18_1_1_U1429                                         |hls_dummy_mul_10s_10s_18_1_1_1393                                                                                                                                        |     78|
|3260  |    mul_10s_10s_18_1_1_U1430                                         |hls_dummy_mul_10s_10s_18_1_1_1394                                                                                                                                        |    116|
|3261  |    mul_10s_10s_18_1_1_U1431                                         |hls_dummy_mul_10s_10s_18_1_1_1395                                                                                                                                        |    120|
|3262  |    mul_10s_10s_18_1_1_U1433                                         |hls_dummy_mul_10s_10s_18_1_1_1396                                                                                                                                        |     69|
|3263  |    mul_10s_10s_18_1_1_U1434                                         |hls_dummy_mul_10s_10s_18_1_1_1397                                                                                                                                        |     69|
|3264  |    mul_10s_10s_18_1_1_U1435                                         |hls_dummy_mul_10s_10s_18_1_1_1398                                                                                                                                        |     69|
|3265  |    mul_10s_10s_18_1_1_U1436                                         |hls_dummy_mul_10s_10s_18_1_1_1399                                                                                                                                        |     69|
|3266  |    mul_10s_10s_18_1_1_U1437                                         |hls_dummy_mul_10s_10s_18_1_1_1400                                                                                                                                        |     69|
|3267  |    mul_10s_10s_18_1_1_U1438                                         |hls_dummy_mul_10s_10s_18_1_1_1401                                                                                                                                        |     69|
|3268  |    mul_10s_10s_18_1_1_U1439                                         |hls_dummy_mul_10s_10s_18_1_1_1402                                                                                                                                        |    114|
|3269  |    mul_10s_10s_18_1_1_U1440                                         |hls_dummy_mul_10s_10s_18_1_1_1403                                                                                                                                        |     69|
|3270  |    mul_10s_10s_18_1_1_U1441                                         |hls_dummy_mul_10s_10s_18_1_1_1404                                                                                                                                        |     69|
|3271  |    mul_10s_10s_18_1_1_U1442                                         |hls_dummy_mul_10s_10s_18_1_1_1405                                                                                                                                        |     69|
|3272  |    mul_10s_10s_18_1_1_U1443                                         |hls_dummy_mul_10s_10s_18_1_1_1406                                                                                                                                        |    116|
|3273  |    mul_10s_10s_18_1_1_U1444                                         |hls_dummy_mul_10s_10s_18_1_1_1407                                                                                                                                        |     69|
|3274  |    mul_10s_10s_18_1_1_U1445                                         |hls_dummy_mul_10s_10s_18_1_1_1408                                                                                                                                        |     69|
|3275  |    mul_10s_10s_18_1_1_U1446                                         |hls_dummy_mul_10s_10s_18_1_1_1409                                                                                                                                        |    115|
|3276  |    mul_10s_10s_18_1_1_U1447                                         |hls_dummy_mul_10s_10s_18_1_1_1410                                                                                                                                        |    117|
|3277  |    mul_10s_10s_18_1_1_U1448                                         |hls_dummy_mul_10s_10s_18_1_1_1411                                                                                                                                        |     69|
|3278  |    mul_10s_10s_18_1_1_U1449                                         |hls_dummy_mul_10s_10s_18_1_1_1412                                                                                                                                        |     69|
|3279  |    mul_10s_10s_18_1_1_U1450                                         |hls_dummy_mul_10s_10s_18_1_1_1413                                                                                                                                        |    103|
|3280  |    mul_10s_10s_18_1_1_U1451                                         |hls_dummy_mul_10s_10s_18_1_1_1414                                                                                                                                        |    114|
|3281  |    mul_10s_10s_18_1_1_U1452                                         |hls_dummy_mul_10s_10s_18_1_1_1415                                                                                                                                        |      7|
|3282  |    mul_10s_10s_18_1_1_U1453                                         |hls_dummy_mul_10s_10s_18_1_1_1416                                                                                                                                        |    102|
|3283  |    mul_10s_10s_18_1_1_U1454                                         |hls_dummy_mul_10s_10s_18_1_1_1417                                                                                                                                        |    102|
|3284  |    mul_10s_10s_18_1_1_U1455                                         |hls_dummy_mul_10s_10s_18_1_1_1418                                                                                                                                        |     69|
|3285  |    mul_10s_10s_18_1_1_U1456                                         |hls_dummy_mul_10s_10s_18_1_1_1419                                                                                                                                        |    102|
|3286  |    mul_10s_10s_18_1_1_U1457                                         |hls_dummy_mul_10s_10s_18_1_1_1420                                                                                                                                        |     69|
|3287  |    mul_10s_10s_18_1_1_U1458                                         |hls_dummy_mul_10s_10s_18_1_1_1421                                                                                                                                        |    102|
|3288  |    mul_10s_10s_18_1_1_U1459                                         |hls_dummy_mul_10s_10s_18_1_1_1422                                                                                                                                        |    124|
|3289  |    mul_10s_10s_18_1_1_U1460                                         |hls_dummy_mul_10s_10s_18_1_1_1423                                                                                                                                        |     73|
|3290  |    mul_10s_10s_18_1_1_U1461                                         |hls_dummy_mul_10s_10s_18_1_1_1424                                                                                                                                        |     69|
|3291  |    mul_10s_10s_18_1_1_U1462                                         |hls_dummy_mul_10s_10s_18_1_1_1425                                                                                                                                        |     69|
|3292  |    mul_10s_10s_18_1_1_U1463                                         |hls_dummy_mul_10s_10s_18_1_1_1426                                                                                                                                        |    120|
|3293  |    mul_10s_10s_18_1_1_U1464                                         |hls_dummy_mul_10s_10s_18_1_1_1427                                                                                                                                        |     73|
|3294  |    mul_10s_10s_18_1_1_U1465                                         |hls_dummy_mul_10s_10s_18_1_1_1428                                                                                                                                        |    100|
|3295  |    mul_10s_10s_18_1_1_U1466                                         |hls_dummy_mul_10s_10s_18_1_1_1429                                                                                                                                        |    118|
|3296  |    mul_10s_10s_18_1_1_U1467                                         |hls_dummy_mul_10s_10s_18_1_1_1430                                                                                                                                        |    118|
|3297  |    mul_10s_10s_18_1_1_U1468                                         |hls_dummy_mul_10s_10s_18_1_1_1431                                                                                                                                        |     73|
|3298  |    mul_10s_10s_18_1_1_U1469                                         |hls_dummy_mul_10s_10s_18_1_1_1432                                                                                                                                        |     77|
|3299  |    mul_10s_10s_18_1_1_U1470                                         |hls_dummy_mul_10s_10s_18_1_1_1433                                                                                                                                        |    116|
|3300  |    mul_10s_10s_18_1_1_U1471                                         |hls_dummy_mul_10s_10s_18_1_1_1434                                                                                                                                        |    118|
|3301  |    mul_10s_10s_18_1_1_U1473                                         |hls_dummy_mul_10s_10s_18_1_1_1435                                                                                                                                        |     69|
|3302  |    mul_10s_10s_18_1_1_U1474                                         |hls_dummy_mul_10s_10s_18_1_1_1436                                                                                                                                        |     69|
|3303  |    mul_10s_10s_18_1_1_U1475                                         |hls_dummy_mul_10s_10s_18_1_1_1437                                                                                                                                        |     69|
|3304  |    mul_10s_10s_18_1_1_U1476                                         |hls_dummy_mul_10s_10s_18_1_1_1438                                                                                                                                        |    102|
|3305  |    mul_10s_10s_18_1_1_U1477                                         |hls_dummy_mul_10s_10s_18_1_1_1439                                                                                                                                        |     69|
|3306  |    mul_10s_10s_18_1_1_U1478                                         |hls_dummy_mul_10s_10s_18_1_1_1440                                                                                                                                        |    102|
|3307  |    mul_10s_10s_18_1_1_U1479                                         |hls_dummy_mul_10s_10s_18_1_1_1441                                                                                                                                        |     69|
|3308  |    mul_10s_10s_18_1_1_U1480                                         |hls_dummy_mul_10s_10s_18_1_1_1442                                                                                                                                        |     69|
|3309  |    mul_10s_10s_18_1_1_U1481                                         |hls_dummy_mul_10s_10s_18_1_1_1443                                                                                                                                        |     95|
|3310  |    mul_10s_10s_18_1_1_U1482                                         |hls_dummy_mul_10s_10s_18_1_1_1444                                                                                                                                        |     95|
|3311  |    mul_10s_10s_18_1_1_U1483                                         |hls_dummy_mul_10s_10s_18_1_1_1445                                                                                                                                        |    116|
|3312  |    mul_10s_10s_18_1_1_U1484                                         |hls_dummy_mul_10s_10s_18_1_1_1446                                                                                                                                        |    117|
|3313  |    mul_10s_10s_18_1_1_U1485                                         |hls_dummy_mul_10s_10s_18_1_1_1447                                                                                                                                        |    117|
|3314  |    mul_10s_10s_18_1_1_U1486                                         |hls_dummy_mul_10s_10s_18_1_1_1448                                                                                                                                        |    117|
|3315  |    mul_10s_10s_18_1_1_U1487                                         |hls_dummy_mul_10s_10s_18_1_1_1449                                                                                                                                        |    117|
|3316  |    mul_10s_10s_18_1_1_U1488                                         |hls_dummy_mul_10s_10s_18_1_1_1450                                                                                                                                        |     69|
|3317  |    mul_10s_10s_18_1_1_U1489                                         |hls_dummy_mul_10s_10s_18_1_1_1451                                                                                                                                        |     69|
|3318  |    mul_10s_10s_18_1_1_U1490                                         |hls_dummy_mul_10s_10s_18_1_1_1452                                                                                                                                        |    116|
|3319  |    mul_10s_10s_18_1_1_U1491                                         |hls_dummy_mul_10s_10s_18_1_1_1453                                                                                                                                        |    117|
|3320  |    mul_10s_10s_18_1_1_U1492                                         |hls_dummy_mul_10s_10s_18_1_1_1454                                                                                                                                        |      7|
|3321  |    mul_10s_10s_18_1_1_U1493                                         |hls_dummy_mul_10s_10s_18_1_1_1455                                                                                                                                        |     73|
|3322  |    mul_10s_10s_18_1_1_U1494                                         |hls_dummy_mul_10s_10s_18_1_1_1456                                                                                                                                        |     73|
|3323  |    mul_10s_10s_18_1_1_U1495                                         |hls_dummy_mul_10s_10s_18_1_1_1457                                                                                                                                        |     73|
|3324  |    mul_10s_10s_18_1_1_U1496                                         |hls_dummy_mul_10s_10s_18_1_1_1458                                                                                                                                        |    105|
|3325  |    mul_10s_10s_18_1_1_U1497                                         |hls_dummy_mul_10s_10s_18_1_1_1459                                                                                                                                        |     73|
|3326  |    mul_10s_10s_18_1_1_U1498                                         |hls_dummy_mul_10s_10s_18_1_1_1460                                                                                                                                        |    105|
|3327  |    mul_10s_10s_18_1_1_U1499                                         |hls_dummy_mul_10s_10s_18_1_1_1461                                                                                                                                        |     74|
|3328  |    mul_10s_10s_18_1_1_U1500                                         |hls_dummy_mul_10s_10s_18_1_1_1462                                                                                                                                        |     74|
|3329  |    mul_10s_10s_18_1_1_U1501                                         |hls_dummy_mul_10s_10s_18_1_1_1463                                                                                                                                        |     99|
|3330  |    mul_10s_10s_18_1_1_U1502                                         |hls_dummy_mul_10s_10s_18_1_1_1464                                                                                                                                        |     99|
|3331  |    mul_10s_10s_18_1_1_U1503                                         |hls_dummy_mul_10s_10s_18_1_1_1465                                                                                                                                        |    117|
|3332  |    mul_10s_10s_18_1_1_U1504                                         |hls_dummy_mul_10s_10s_18_1_1_1466                                                                                                                                        |    118|
|3333  |    mul_10s_10s_18_1_1_U1505                                         |hls_dummy_mul_10s_10s_18_1_1_1467                                                                                                                                        |    117|
|3334  |    mul_10s_10s_18_1_1_U1506                                         |hls_dummy_mul_10s_10s_18_1_1_1468                                                                                                                                        |    117|
|3335  |    mul_10s_10s_18_1_1_U1507                                         |hls_dummy_mul_10s_10s_18_1_1_1469                                                                                                                                        |    118|
|3336  |    mul_10s_10s_18_1_1_U1508                                         |hls_dummy_mul_10s_10s_18_1_1_1470                                                                                                                                        |     73|
|3337  |    mul_10s_10s_18_1_1_U1509                                         |hls_dummy_mul_10s_10s_18_1_1_1471                                                                                                                                        |     69|
|3338  |    mul_10s_10s_18_1_1_U1510                                         |hls_dummy_mul_10s_10s_18_1_1_1472                                                                                                                                        |    117|
|3339  |    mul_10s_10s_18_1_1_U1511                                         |hls_dummy_mul_10s_10s_18_1_1_1473                                                                                                                                        |    117|
|3340  |    mul_10s_10s_18_1_1_U1513                                         |hls_dummy_mul_10s_10s_18_1_1_1474                                                                                                                                        |     69|
|3341  |    mul_10s_10s_18_1_1_U1514                                         |hls_dummy_mul_10s_10s_18_1_1_1475                                                                                                                                        |     69|
|3342  |    mul_10s_10s_18_1_1_U1515                                         |hls_dummy_mul_10s_10s_18_1_1_1476                                                                                                                                        |    115|
|3343  |    mul_10s_10s_18_1_1_U1516                                         |hls_dummy_mul_10s_10s_18_1_1_1477                                                                                                                                        |     69|
|3344  |    mul_10s_10s_18_1_1_U1517                                         |hls_dummy_mul_10s_10s_18_1_1_1478                                                                                                                                        |     69|
|3345  |    mul_10s_10s_18_1_1_U1518                                         |hls_dummy_mul_10s_10s_18_1_1_1479                                                                                                                                        |     69|
|3346  |    mul_10s_10s_18_1_1_U1519                                         |hls_dummy_mul_10s_10s_18_1_1_1480                                                                                                                                        |     69|
|3347  |    mul_10s_10s_18_1_1_U1520                                         |hls_dummy_mul_10s_10s_18_1_1_1481                                                                                                                                        |     69|
|3348  |    mul_10s_10s_18_1_1_U1521                                         |hls_dummy_mul_10s_10s_18_1_1_1482                                                                                                                                        |     69|
|3349  |    mul_10s_10s_18_1_1_U1522                                         |hls_dummy_mul_10s_10s_18_1_1_1483                                                                                                                                        |     69|
|3350  |    mul_10s_10s_18_1_1_U1523                                         |hls_dummy_mul_10s_10s_18_1_1_1484                                                                                                                                        |     74|
|3351  |    mul_10s_10s_18_1_1_U1524                                         |hls_dummy_mul_10s_10s_18_1_1_1485                                                                                                                                        |     74|
|3352  |    mul_10s_10s_18_1_1_U1525                                         |hls_dummy_mul_10s_10s_18_1_1_1486                                                                                                                                        |     73|
|3353  |    mul_10s_10s_18_1_1_U1526                                         |hls_dummy_mul_10s_10s_18_1_1_1487                                                                                                                                        |     69|
|3354  |    mul_10s_10s_18_1_1_U1527                                         |hls_dummy_mul_10s_10s_18_1_1_1488                                                                                                                                        |     69|
|3355  |    mul_10s_10s_18_1_1_U1528                                         |hls_dummy_mul_10s_10s_18_1_1_1489                                                                                                                                        |     69|
|3356  |    mul_10s_10s_18_1_1_U1529                                         |hls_dummy_mul_10s_10s_18_1_1_1490                                                                                                                                        |     69|
|3357  |    mul_10s_10s_18_1_1_U1530                                         |hls_dummy_mul_10s_10s_18_1_1_1491                                                                                                                                        |     75|
|3358  |    mul_10s_10s_18_1_1_U1531                                         |hls_dummy_mul_10s_10s_18_1_1_1492                                                                                                                                        |    117|
|3359  |    mul_10s_10s_18_1_1_U1532                                         |hls_dummy_mul_10s_10s_18_1_1_1493                                                                                                                                        |      7|
|3360  |    mul_10s_10s_18_1_1_U1533                                         |hls_dummy_mul_10s_10s_18_1_1_1494                                                                                                                                        |     69|
|3361  |    mul_10s_10s_18_1_1_U1534                                         |hls_dummy_mul_10s_10s_18_1_1_1495                                                                                                                                        |     74|
|3362  |    mul_10s_10s_18_1_1_U1535                                         |hls_dummy_mul_10s_10s_18_1_1_1496                                                                                                                                        |    117|
|3363  |    mul_10s_10s_18_1_1_U1536                                         |hls_dummy_mul_10s_10s_18_1_1_1497                                                                                                                                        |     69|
|3364  |    mul_10s_10s_18_1_1_U1537                                         |hls_dummy_mul_10s_10s_18_1_1_1498                                                                                                                                        |     73|
|3365  |    mul_10s_10s_18_1_1_U1538                                         |hls_dummy_mul_10s_10s_18_1_1_1499                                                                                                                                        |     69|
|3366  |    mul_10s_10s_18_1_1_U1539                                         |hls_dummy_mul_10s_10s_18_1_1_1500                                                                                                                                        |     74|
|3367  |    mul_10s_10s_18_1_1_U1540                                         |hls_dummy_mul_10s_10s_18_1_1_1501                                                                                                                                        |     74|
|3368  |    mul_10s_10s_18_1_1_U1541                                         |hls_dummy_mul_10s_10s_18_1_1_1502                                                                                                                                        |     69|
|3369  |    mul_10s_10s_18_1_1_U1542                                         |hls_dummy_mul_10s_10s_18_1_1_1503                                                                                                                                        |     69|
|3370  |    mul_10s_10s_18_1_1_U1543                                         |hls_dummy_mul_10s_10s_18_1_1_1504                                                                                                                                        |     77|
|3371  |    mul_10s_10s_18_1_1_U1544                                         |hls_dummy_mul_10s_10s_18_1_1_1505                                                                                                                                        |     77|
|3372  |    mul_10s_10s_18_1_1_U1545                                         |hls_dummy_mul_10s_10s_18_1_1_1506                                                                                                                                        |     81|
|3373  |    mul_10s_10s_18_1_1_U1546                                         |hls_dummy_mul_10s_10s_18_1_1_1507                                                                                                                                        |     73|
|3374  |    mul_10s_10s_18_1_1_U1547                                         |hls_dummy_mul_10s_10s_18_1_1_1508                                                                                                                                        |     73|
|3375  |    mul_10s_10s_18_1_1_U1548                                         |hls_dummy_mul_10s_10s_18_1_1_1509                                                                                                                                        |     73|
|3376  |    mul_10s_10s_18_1_1_U1549                                         |hls_dummy_mul_10s_10s_18_1_1_1510                                                                                                                                        |     69|
|3377  |    mul_10s_10s_18_1_1_U1550                                         |hls_dummy_mul_10s_10s_18_1_1_1511                                                                                                                                        |     78|
|3378  |    mul_10s_10s_18_1_1_U1551                                         |hls_dummy_mul_10s_10s_18_1_1_1512                                                                                                                                        |    117|
|3379  |    mul_10s_10s_18_1_1_U1553                                         |hls_dummy_mul_10s_10s_18_1_1_1513                                                                                                                                        |     69|
|3380  |    mul_10s_10s_18_1_1_U1554                                         |hls_dummy_mul_10s_10s_18_1_1_1514                                                                                                                                        |     69|
|3381  |    mul_10s_10s_18_1_1_U1555                                         |hls_dummy_mul_10s_10s_18_1_1_1515                                                                                                                                        |     69|
|3382  |    mul_10s_10s_18_1_1_U1556                                         |hls_dummy_mul_10s_10s_18_1_1_1516                                                                                                                                        |     69|
|3383  |    mul_10s_10s_18_1_1_U1557                                         |hls_dummy_mul_10s_10s_18_1_1_1517                                                                                                                                        |     69|
|3384  |    mul_10s_10s_18_1_1_U1558                                         |hls_dummy_mul_10s_10s_18_1_1_1518                                                                                                                                        |     69|
|3385  |    mul_10s_10s_18_1_1_U1559                                         |hls_dummy_mul_10s_10s_18_1_1_1519                                                                                                                                        |     69|
|3386  |    mul_10s_10s_18_1_1_U1560                                         |hls_dummy_mul_10s_10s_18_1_1_1520                                                                                                                                        |     69|
|3387  |    mul_10s_10s_18_1_1_U1561                                         |hls_dummy_mul_10s_10s_18_1_1_1521                                                                                                                                        |     69|
|3388  |    mul_10s_10s_18_1_1_U1562                                         |hls_dummy_mul_10s_10s_18_1_1_1522                                                                                                                                        |     69|
|3389  |    mul_10s_10s_18_1_1_U1563                                         |hls_dummy_mul_10s_10s_18_1_1_1523                                                                                                                                        |    121|
|3390  |    mul_10s_10s_18_1_1_U1564                                         |hls_dummy_mul_10s_10s_18_1_1_1524                                                                                                                                        |     69|
|3391  |    mul_10s_10s_18_1_1_U1565                                         |hls_dummy_mul_10s_10s_18_1_1_1525                                                                                                                                        |    121|
|3392  |    mul_10s_10s_18_1_1_U1566                                         |hls_dummy_mul_10s_10s_18_1_1_1526                                                                                                                                        |     70|
|3393  |    mul_10s_10s_18_1_1_U1567                                         |hls_dummy_mul_10s_10s_18_1_1_1527                                                                                                                                        |     74|
|3394  |    mul_10s_10s_18_1_1_U1568                                         |hls_dummy_mul_10s_10s_18_1_1_1528                                                                                                                                        |     69|
|3395  |    mul_10s_10s_18_1_1_U1569                                         |hls_dummy_mul_10s_10s_18_1_1_1529                                                                                                                                        |     70|
|3396  |    mul_10s_10s_18_1_1_U1570                                         |hls_dummy_mul_10s_10s_18_1_1_1530                                                                                                                                        |    122|
|3397  |    mul_10s_10s_18_1_1_U1571                                         |hls_dummy_mul_10s_10s_18_1_1_1531                                                                                                                                        |     69|
|3398  |    mul_10s_10s_18_1_1_U1572                                         |hls_dummy_mul_10s_10s_18_1_1_1532                                                                                                                                        |      7|
|3399  |    mul_10s_10s_18_1_1_U1573                                         |hls_dummy_mul_10s_10s_18_1_1_1533                                                                                                                                        |     69|
|3400  |    mul_10s_10s_18_1_1_U1574                                         |hls_dummy_mul_10s_10s_18_1_1_1534                                                                                                                                        |     73|
|3401  |    mul_10s_10s_18_1_1_U1575                                         |hls_dummy_mul_10s_10s_18_1_1_1535                                                                                                                                        |     73|
|3402  |    mul_10s_10s_18_1_1_U1576                                         |hls_dummy_mul_10s_10s_18_1_1_1536                                                                                                                                        |     69|
|3403  |    mul_10s_10s_18_1_1_U1577                                         |hls_dummy_mul_10s_10s_18_1_1_1537                                                                                                                                        |     69|
|3404  |    mul_10s_10s_18_1_1_U1578                                         |hls_dummy_mul_10s_10s_18_1_1_1538                                                                                                                                        |     69|
|3405  |    mul_10s_10s_18_1_1_U1579                                         |hls_dummy_mul_10s_10s_18_1_1_1539                                                                                                                                        |     69|
|3406  |    mul_10s_10s_18_1_1_U1580                                         |hls_dummy_mul_10s_10s_18_1_1_1540                                                                                                                                        |     69|
|3407  |    mul_10s_10s_18_1_1_U1581                                         |hls_dummy_mul_10s_10s_18_1_1_1541                                                                                                                                        |     69|
|3408  |    mul_10s_10s_18_1_1_U1582                                         |hls_dummy_mul_10s_10s_18_1_1_1542                                                                                                                                        |     69|
|3409  |    mul_10s_10s_18_1_1_U1583                                         |hls_dummy_mul_10s_10s_18_1_1_1543                                                                                                                                        |     75|
|3410  |    mul_10s_10s_18_1_1_U1584                                         |hls_dummy_mul_10s_10s_18_1_1_1544                                                                                                                                        |     69|
|3411  |    mul_10s_10s_18_1_1_U1585                                         |hls_dummy_mul_10s_10s_18_1_1_1545                                                                                                                                        |     75|
|3412  |    mul_10s_10s_18_1_1_U1586                                         |hls_dummy_mul_10s_10s_18_1_1_1546                                                                                                                                        |     73|
|3413  |    mul_10s_10s_18_1_1_U1587                                         |hls_dummy_mul_10s_10s_18_1_1_1547                                                                                                                                        |     77|
|3414  |    mul_10s_10s_18_1_1_U1588                                         |hls_dummy_mul_10s_10s_18_1_1_1548                                                                                                                                        |     69|
|3415  |    mul_10s_10s_18_1_1_U1589                                         |hls_dummy_mul_10s_10s_18_1_1_1549                                                                                                                                        |     69|
|3416  |    mul_10s_10s_18_1_1_U1590                                         |hls_dummy_mul_10s_10s_18_1_1_1550                                                                                                                                        |     75|
|3417  |    mul_10s_10s_18_1_1_U1591                                         |hls_dummy_mul_10s_10s_18_1_1_1551                                                                                                                                        |     69|
|3418  |    mul_10s_10s_18_1_1_U1593                                         |hls_dummy_mul_10s_10s_18_1_1_1552                                                                                                                                        |     69|
|3419  |    mul_10s_10s_18_1_1_U1594                                         |hls_dummy_mul_10s_10s_18_1_1_1553                                                                                                                                        |     74|
|3420  |    mul_10s_10s_18_1_1_U1595                                         |hls_dummy_mul_10s_10s_18_1_1_1554                                                                                                                                        |     69|
|3421  |    mul_10s_10s_18_1_1_U1596                                         |hls_dummy_mul_10s_10s_18_1_1_1555                                                                                                                                        |     69|
|3422  |    mul_10s_10s_18_1_1_U1597                                         |hls_dummy_mul_10s_10s_18_1_1_1556                                                                                                                                        |     69|
|3423  |    mul_10s_10s_18_1_1_U1598                                         |hls_dummy_mul_10s_10s_18_1_1_1557                                                                                                                                        |     69|
|3424  |    mul_10s_10s_18_1_1_U1599                                         |hls_dummy_mul_10s_10s_18_1_1_1558                                                                                                                                        |     69|
|3425  |    mul_10s_10s_18_1_1_U1600                                         |hls_dummy_mul_10s_10s_18_1_1_1559                                                                                                                                        |     69|
|3426  |    mul_10s_10s_18_1_1_U1601                                         |hls_dummy_mul_10s_10s_18_1_1_1560                                                                                                                                        |     70|
|3427  |    mul_10s_10s_18_1_1_U1602                                         |hls_dummy_mul_10s_10s_18_1_1_1561                                                                                                                                        |     70|
|3428  |    mul_10s_10s_18_1_1_U1603                                         |hls_dummy_mul_10s_10s_18_1_1_1562                                                                                                                                        |     69|
|3429  |    mul_10s_10s_18_1_1_U1604                                         |hls_dummy_mul_10s_10s_18_1_1_1563                                                                                                                                        |     69|
|3430  |    mul_10s_10s_18_1_1_U1605                                         |hls_dummy_mul_10s_10s_18_1_1_1564                                                                                                                                        |     69|
|3431  |    mul_10s_10s_18_1_1_U1606                                         |hls_dummy_mul_10s_10s_18_1_1_1565                                                                                                                                        |     69|
|3432  |    mul_10s_10s_18_1_1_U1607                                         |hls_dummy_mul_10s_10s_18_1_1_1566                                                                                                                                        |     69|
|3433  |    mul_10s_10s_18_1_1_U1608                                         |hls_dummy_mul_10s_10s_18_1_1_1567                                                                                                                                        |     69|
|3434  |    mul_10s_10s_18_1_1_U1609                                         |hls_dummy_mul_10s_10s_18_1_1_1568                                                                                                                                        |     69|
|3435  |    mul_10s_10s_18_1_1_U1610                                         |hls_dummy_mul_10s_10s_18_1_1_1569                                                                                                                                        |     72|
|3436  |    mul_10s_10s_18_1_1_U1611                                         |hls_dummy_mul_10s_10s_18_1_1_1570                                                                                                                                        |     69|
|3437  |    mul_10s_10s_18_1_1_U1612                                         |hls_dummy_mul_10s_10s_18_1_1_1571                                                                                                                                        |      7|
|3438  |    mul_10s_10s_18_1_1_U1613                                         |hls_dummy_mul_10s_10s_18_1_1_1572                                                                                                                                        |     69|
|3439  |    mul_10s_10s_18_1_1_U1614                                         |hls_dummy_mul_10s_10s_18_1_1_1573                                                                                                                                        |     77|
|3440  |    mul_10s_10s_18_1_1_U1615                                         |hls_dummy_mul_10s_10s_18_1_1_1574                                                                                                                                        |     74|
|3441  |    mul_10s_10s_18_1_1_U1616                                         |hls_dummy_mul_10s_10s_18_1_1_1575                                                                                                                                        |     69|
|3442  |    mul_10s_10s_18_1_1_U1617                                         |hls_dummy_mul_10s_10s_18_1_1_1576                                                                                                                                        |     74|
|3443  |    mul_10s_10s_18_1_1_U1618                                         |hls_dummy_mul_10s_10s_18_1_1_1577                                                                                                                                        |     69|
|3444  |    mul_10s_10s_18_1_1_U1619                                         |hls_dummy_mul_10s_10s_18_1_1_1578                                                                                                                                        |     73|
|3445  |    mul_10s_10s_18_1_1_U1620                                         |hls_dummy_mul_10s_10s_18_1_1_1579                                                                                                                                        |     73|
|3446  |    mul_10s_10s_18_1_1_U1621                                         |hls_dummy_mul_10s_10s_18_1_1_1580                                                                                                                                        |     69|
|3447  |    mul_10s_10s_18_1_1_U1622                                         |hls_dummy_mul_10s_10s_18_1_1_1581                                                                                                                                        |     69|
|3448  |    mul_10s_10s_18_1_1_U1623                                         |hls_dummy_mul_10s_10s_18_1_1_1582                                                                                                                                        |     69|
|3449  |    mul_10s_10s_18_1_1_U1624                                         |hls_dummy_mul_10s_10s_18_1_1_1583                                                                                                                                        |     69|
|3450  |    mul_10s_10s_18_1_1_U1625                                         |hls_dummy_mul_10s_10s_18_1_1_1584                                                                                                                                        |     69|
|3451  |    mul_10s_10s_18_1_1_U1626                                         |hls_dummy_mul_10s_10s_18_1_1_1585                                                                                                                                        |     73|
|3452  |    mul_10s_10s_18_1_1_U1627                                         |hls_dummy_mul_10s_10s_18_1_1_1586                                                                                                                                        |     73|
|3453  |    mul_10s_10s_18_1_1_U1628                                         |hls_dummy_mul_10s_10s_18_1_1_1587                                                                                                                                        |     73|
|3454  |    mul_10s_10s_18_1_1_U1629                                         |hls_dummy_mul_10s_10s_18_1_1_1588                                                                                                                                        |     78|
|3455  |    mul_10s_10s_18_1_1_U1630                                         |hls_dummy_mul_10s_10s_18_1_1_1589                                                                                                                                        |     69|
|3456  |    mul_10s_10s_18_1_1_U1631                                         |hls_dummy_mul_10s_10s_18_1_1_1590                                                                                                                                        |     73|
|3457  |    mul_10s_10s_18_1_1_U1633                                         |hls_dummy_mul_10s_10s_18_1_1_1591                                                                                                                                        |     74|
|3458  |    mul_10s_10s_18_1_1_U1634                                         |hls_dummy_mul_10s_10s_18_1_1_1592                                                                                                                                        |     69|
|3459  |    mul_10s_10s_18_1_1_U1635                                         |hls_dummy_mul_10s_10s_18_1_1_1593                                                                                                                                        |     69|
|3460  |    mul_10s_10s_18_1_1_U1636                                         |hls_dummy_mul_10s_10s_18_1_1_1594                                                                                                                                        |    102|
|3461  |    mul_10s_10s_18_1_1_U1637                                         |hls_dummy_mul_10s_10s_18_1_1_1595                                                                                                                                        |     69|
|3462  |    mul_10s_10s_18_1_1_U1638                                         |hls_dummy_mul_10s_10s_18_1_1_1596                                                                                                                                        |    102|
|3463  |    mul_10s_10s_18_1_1_U1639                                         |hls_dummy_mul_10s_10s_18_1_1_1597                                                                                                                                        |     69|
|3464  |    mul_10s_10s_18_1_1_U1640                                         |hls_dummy_mul_10s_10s_18_1_1_1598                                                                                                                                        |     69|
|3465  |    mul_10s_10s_18_1_1_U1641                                         |hls_dummy_mul_10s_10s_18_1_1_1599                                                                                                                                        |     95|
|3466  |    mul_10s_10s_18_1_1_U1642                                         |hls_dummy_mul_10s_10s_18_1_1_1600                                                                                                                                        |     95|
|3467  |    mul_10s_10s_18_1_1_U1643                                         |hls_dummy_mul_10s_10s_18_1_1_1601                                                                                                                                        |    116|
|3468  |    mul_10s_10s_18_1_1_U1644                                         |hls_dummy_mul_10s_10s_18_1_1_1602                                                                                                                                        |    117|
|3469  |    mul_10s_10s_18_1_1_U1645                                         |hls_dummy_mul_10s_10s_18_1_1_1603                                                                                                                                        |    117|
|3470  |    mul_10s_10s_18_1_1_U1646                                         |hls_dummy_mul_10s_10s_18_1_1_1604                                                                                                                                        |    117|
|3471  |    mul_10s_10s_18_1_1_U1647                                         |hls_dummy_mul_10s_10s_18_1_1_1605                                                                                                                                        |    116|
|3472  |    mul_10s_10s_18_1_1_U1648                                         |hls_dummy_mul_10s_10s_18_1_1_1606                                                                                                                                        |    116|
|3473  |    mul_10s_10s_18_1_1_U1649                                         |hls_dummy_mul_10s_10s_18_1_1_1607                                                                                                                                        |     69|
|3474  |    mul_10s_10s_18_1_1_U1650                                         |hls_dummy_mul_10s_10s_18_1_1_1608                                                                                                                                        |     69|
|3475  |    mul_10s_10s_18_1_1_U1651                                         |hls_dummy_mul_10s_10s_18_1_1_1609                                                                                                                                        |    117|
|3476  |    mul_10s_10s_18_1_1_U1652                                         |hls_dummy_mul_10s_10s_18_1_1_1610                                                                                                                                        |      7|
|3477  |    mul_10s_10s_18_1_1_U1653                                         |hls_dummy_mul_10s_10s_18_1_1_1611                                                                                                                                        |     77|
|3478  |    mul_10s_10s_18_1_1_U1654                                         |hls_dummy_mul_10s_10s_18_1_1_1612                                                                                                                                        |     73|
|3479  |    mul_10s_10s_18_1_1_U1655                                         |hls_dummy_mul_10s_10s_18_1_1_1613                                                                                                                                        |     73|
|3480  |    mul_10s_10s_18_1_1_U1656                                         |hls_dummy_mul_10s_10s_18_1_1_1614                                                                                                                                        |    122|
|3481  |    mul_10s_10s_18_1_1_U1657                                         |hls_dummy_mul_10s_10s_18_1_1_1615                                                                                                                                        |     73|
|3482  |    mul_10s_10s_18_1_1_U1658                                         |hls_dummy_mul_10s_10s_18_1_1_1616                                                                                                                                        |    122|
|3483  |    mul_10s_10s_18_1_1_U1659                                         |hls_dummy_mul_10s_10s_18_1_1_1617                                                                                                                                        |     73|
|3484  |    mul_10s_10s_18_1_1_U1660                                         |hls_dummy_mul_10s_10s_18_1_1_1618                                                                                                                                        |     73|
|3485  |    mul_10s_10s_18_1_1_U1661                                         |hls_dummy_mul_10s_10s_18_1_1_1619                                                                                                                                        |    113|
|3486  |    mul_10s_10s_18_1_1_U1662                                         |hls_dummy_mul_10s_10s_18_1_1_1620                                                                                                                                        |    113|
|3487  |    mul_10s_10s_18_1_1_U1663                                         |hls_dummy_mul_10s_10s_18_1_1_1621                                                                                                                                        |    123|
|3488  |    mul_10s_10s_18_1_1_U1664                                         |hls_dummy_mul_10s_10s_18_1_1_1622                                                                                                                                        |    124|
|3489  |    mul_10s_10s_18_1_1_U1665                                         |hls_dummy_mul_10s_10s_18_1_1_1623                                                                                                                                        |    124|
|3490  |    mul_10s_10s_18_1_1_U1666                                         |hls_dummy_mul_10s_10s_18_1_1_1624                                                                                                                                        |    124|
|3491  |    mul_10s_10s_18_1_1_U1667                                         |hls_dummy_mul_10s_10s_18_1_1_1625                                                                                                                                        |    124|
|3492  |    mul_10s_10s_18_1_1_U1668                                         |hls_dummy_mul_10s_10s_18_1_1_1626                                                                                                                                        |    124|
|3493  |    mul_10s_10s_18_1_1_U1669                                         |hls_dummy_mul_10s_10s_18_1_1_1627                                                                                                                                        |     71|
|3494  |    mul_10s_10s_18_1_1_U1670                                         |hls_dummy_mul_10s_10s_18_1_1_1628                                                                                                                                        |     69|
|3495  |    mul_10s_10s_18_1_1_U1671                                         |hls_dummy_mul_10s_10s_18_1_1_1629                                                                                                                                        |    124|
|3496  |    mul_10s_10s_18_1_1_U1673                                         |hls_dummy_mul_10s_10s_18_1_1_1630                                                                                                                                        |     69|
|3497  |    mul_10s_10s_18_1_1_U1674                                         |hls_dummy_mul_10s_10s_18_1_1_1631                                                                                                                                        |     69|
|3498  |    mul_10s_10s_18_1_1_U1675                                         |hls_dummy_mul_10s_10s_18_1_1_1632                                                                                                                                        |    113|
|3499  |    mul_10s_10s_18_1_1_U1676                                         |hls_dummy_mul_10s_10s_18_1_1_1633                                                                                                                                        |     69|
|3500  |    mul_10s_10s_18_1_1_U1677                                         |hls_dummy_mul_10s_10s_18_1_1_1634                                                                                                                                        |     69|
|3501  |    mul_10s_10s_18_1_1_U1678                                         |hls_dummy_mul_10s_10s_18_1_1_1635                                                                                                                                        |     70|
|3502  |    mul_10s_10s_18_1_1_U1679                                         |hls_dummy_mul_10s_10s_18_1_1_1636                                                                                                                                        |    105|
|3503  |    mul_10s_10s_18_1_1_U1680                                         |hls_dummy_mul_10s_10s_18_1_1_1637                                                                                                                                        |     69|
|3504  |    mul_10s_10s_18_1_1_U1681                                         |hls_dummy_mul_10s_10s_18_1_1_1638                                                                                                                                        |     70|
|3505  |    mul_10s_10s_18_1_1_U1682                                         |hls_dummy_mul_10s_10s_18_1_1_1639                                                                                                                                        |     69|
|3506  |    mul_10s_10s_18_1_1_U1683                                         |hls_dummy_mul_10s_10s_18_1_1_1640                                                                                                                                        |    115|
|3507  |    mul_10s_10s_18_1_1_U1684                                         |hls_dummy_mul_10s_10s_18_1_1_1641                                                                                                                                        |    116|
|3508  |    mul_10s_10s_18_1_1_U1685                                         |hls_dummy_mul_10s_10s_18_1_1_1642                                                                                                                                        |    117|
|3509  |    mul_10s_10s_18_1_1_U1686                                         |hls_dummy_mul_10s_10s_18_1_1_1643                                                                                                                                        |    116|
|3510  |    mul_10s_10s_18_1_1_U1687                                         |hls_dummy_mul_10s_10s_18_1_1_1644                                                                                                                                        |    115|
|3511  |    mul_10s_10s_18_1_1_U1688                                         |hls_dummy_mul_10s_10s_18_1_1_1645                                                                                                                                        |    115|
|3512  |    mul_10s_10s_18_1_1_U1689                                         |hls_dummy_mul_10s_10s_18_1_1_1646                                                                                                                                        |     69|
|3513  |    mul_10s_10s_18_1_1_U1690                                         |hls_dummy_mul_10s_10s_18_1_1_1647                                                                                                                                        |     69|
|3514  |    mul_10s_10s_18_1_1_U1691                                         |hls_dummy_mul_10s_10s_18_1_1_1648                                                                                                                                        |    116|
|3515  |    mul_10s_10s_18_1_1_U1692                                         |hls_dummy_mul_10s_10s_18_1_1_1649                                                                                                                                        |      7|
|3516  |    mul_10s_10s_18_1_1_U1693                                         |hls_dummy_mul_10s_10s_18_1_1_1650                                                                                                                                        |     77|
|3517  |    mul_10s_10s_18_1_1_U1694                                         |hls_dummy_mul_10s_10s_18_1_1_1651                                                                                                                                        |     69|
|3518  |    mul_10s_10s_18_1_1_U1695                                         |hls_dummy_mul_10s_10s_18_1_1_1652                                                                                                                                        |    118|
|3519  |    mul_10s_10s_18_1_1_U1696                                         |hls_dummy_mul_10s_10s_18_1_1_1653                                                                                                                                        |     69|
|3520  |    mul_10s_10s_18_1_1_U1697                                         |hls_dummy_mul_10s_10s_18_1_1_1654                                                                                                                                        |     69|
|3521  |    mul_10s_10s_18_1_1_U1698                                         |hls_dummy_mul_10s_10s_18_1_1_1655                                                                                                                                        |     69|
|3522  |    mul_10s_10s_18_1_1_U1699                                         |hls_dummy_mul_10s_10s_18_1_1_1656                                                                                                                                        |     78|
|3523  |    mul_10s_10s_18_1_1_U1700                                         |hls_dummy_mul_10s_10s_18_1_1_1657                                                                                                                                        |     69|
|3524  |    mul_10s_10s_18_1_1_U1701                                         |hls_dummy_mul_10s_10s_18_1_1_1658                                                                                                                                        |     69|
|3525  |    mul_10s_10s_18_1_1_U1702                                         |hls_dummy_mul_10s_10s_18_1_1_1659                                                                                                                                        |     69|
|3526  |    mul_10s_10s_18_1_1_U1703                                         |hls_dummy_mul_10s_10s_18_1_1_1660                                                                                                                                        |    124|
|3527  |    mul_10s_10s_18_1_1_U1704                                         |hls_dummy_mul_10s_10s_18_1_1_1661                                                                                                                                        |    124|
|3528  |    mul_10s_10s_18_1_1_U1705                                         |hls_dummy_mul_10s_10s_18_1_1_1662                                                                                                                                        |    118|
|3529  |    mul_10s_10s_18_1_1_U1706                                         |hls_dummy_mul_10s_10s_18_1_1_1663                                                                                                                                        |    124|
|3530  |    mul_10s_10s_18_1_1_U1707                                         |hls_dummy_mul_10s_10s_18_1_1_1664                                                                                                                                        |    124|
|3531  |    mul_10s_10s_18_1_1_U1708                                         |hls_dummy_mul_10s_10s_18_1_1_1665                                                                                                                                        |    124|
|3532  |    mul_10s_10s_18_1_1_U1709                                         |hls_dummy_mul_10s_10s_18_1_1_1666                                                                                                                                        |     73|
|3533  |    mul_10s_10s_18_1_1_U1710                                         |hls_dummy_mul_10s_10s_18_1_1_1667                                                                                                                                        |     69|
|3534  |    mul_10s_10s_18_1_1_U1711                                         |hls_dummy_mul_10s_10s_18_1_1_1668                                                                                                                                        |    116|
|3535  |    mul_10s_10s_18_1_1_U913                                          |hls_dummy_mul_10s_10s_18_1_1_1669                                                                                                                                        |     69|
|3536  |    mul_10s_10s_18_1_1_U914                                          |hls_dummy_mul_10s_10s_18_1_1_1670                                                                                                                                        |     98|
|3537  |    mul_10s_10s_18_1_1_U915                                          |hls_dummy_mul_10s_10s_18_1_1_1671                                                                                                                                        |     72|
|3538  |    mul_10s_10s_18_1_1_U916                                          |hls_dummy_mul_10s_10s_18_1_1_1672                                                                                                                                        |     69|
|3539  |    mul_10s_10s_18_1_1_U917                                          |hls_dummy_mul_10s_10s_18_1_1_1673                                                                                                                                        |     69|
|3540  |    mul_10s_10s_18_1_1_U918                                          |hls_dummy_mul_10s_10s_18_1_1_1674                                                                                                                                        |     69|
|3541  |    mul_10s_10s_18_1_1_U919                                          |hls_dummy_mul_10s_10s_18_1_1_1675                                                                                                                                        |    113|
|3542  |    mul_10s_10s_18_1_1_U920                                          |hls_dummy_mul_10s_10s_18_1_1_1676                                                                                                                                        |     69|
|3543  |    mul_10s_10s_18_1_1_U921                                          |hls_dummy_mul_10s_10s_18_1_1_1677                                                                                                                                        |     69|
|3544  |    mul_10s_10s_18_1_1_U922                                          |hls_dummy_mul_10s_10s_18_1_1_1678                                                                                                                                        |     69|
|3545  |    mul_10s_10s_18_1_1_U923                                          |hls_dummy_mul_10s_10s_18_1_1_1679                                                                                                                                        |     72|
|3546  |    mul_10s_10s_18_1_1_U924                                          |hls_dummy_mul_10s_10s_18_1_1_1680                                                                                                                                        |     69|
|3547  |    mul_10s_10s_18_1_1_U925                                          |hls_dummy_mul_10s_10s_18_1_1_1681                                                                                                                                        |     69|
|3548  |    mul_10s_10s_18_1_1_U926                                          |hls_dummy_mul_10s_10s_18_1_1_1682                                                                                                                                        |     69|
|3549  |    mul_10s_10s_18_1_1_U927                                          |hls_dummy_mul_10s_10s_18_1_1_1683                                                                                                                                        |     69|
|3550  |    mul_10s_10s_18_1_1_U928                                          |hls_dummy_mul_10s_10s_18_1_1_1684                                                                                                                                        |     69|
|3551  |    mul_10s_10s_18_1_1_U929                                          |hls_dummy_mul_10s_10s_18_1_1_1685                                                                                                                                        |     69|
|3552  |    mul_10s_10s_18_1_1_U930                                          |hls_dummy_mul_10s_10s_18_1_1_1686                                                                                                                                        |     72|
|3553  |    mul_10s_10s_18_1_1_U931                                          |hls_dummy_mul_10s_10s_18_1_1_1687                                                                                                                                        |     69|
|3554  |    mul_10s_10s_18_1_1_U932                                          |hls_dummy_mul_10s_10s_18_1_1_1688                                                                                                                                        |      7|
|3555  |    mul_10s_10s_18_1_1_U933                                          |hls_dummy_mul_10s_10s_18_1_1_1689                                                                                                                                        |     69|
|3556  |    mul_10s_10s_18_1_1_U934                                          |hls_dummy_mul_10s_10s_18_1_1_1690                                                                                                                                        |     73|
|3557  |    mul_10s_10s_18_1_1_U935                                          |hls_dummy_mul_10s_10s_18_1_1_1691                                                                                                                                        |     77|
|3558  |    mul_10s_10s_18_1_1_U936                                          |hls_dummy_mul_10s_10s_18_1_1_1692                                                                                                                                        |     69|
|3559  |    mul_10s_10s_18_1_1_U937                                          |hls_dummy_mul_10s_10s_18_1_1_1693                                                                                                                                        |     74|
|3560  |    mul_10s_10s_18_1_1_U938                                          |hls_dummy_mul_10s_10s_18_1_1_1694                                                                                                                                        |     69|
|3561  |    mul_10s_10s_18_1_1_U939                                          |hls_dummy_mul_10s_10s_18_1_1_1695                                                                                                                                        |    118|
|3562  |    mul_10s_10s_18_1_1_U940                                          |hls_dummy_mul_10s_10s_18_1_1_1696                                                                                                                                        |     73|
|3563  |    mul_10s_10s_18_1_1_U941                                          |hls_dummy_mul_10s_10s_18_1_1_1697                                                                                                                                        |     69|
|3564  |    mul_10s_10s_18_1_1_U942                                          |hls_dummy_mul_10s_10s_18_1_1_1698                                                                                                                                        |     69|
|3565  |    mul_10s_10s_18_1_1_U943                                          |hls_dummy_mul_10s_10s_18_1_1_1699                                                                                                                                        |     78|
|3566  |    mul_10s_10s_18_1_1_U944                                          |hls_dummy_mul_10s_10s_18_1_1_1700                                                                                                                                        |    100|
|3567  |    mul_10s_10s_18_1_1_U945                                          |hls_dummy_mul_10s_10s_18_1_1_1701                                                                                                                                        |    100|
|3568  |    mul_10s_10s_18_1_1_U946                                          |hls_dummy_mul_10s_10s_18_1_1_1702                                                                                                                                        |     69|
|3569  |    mul_10s_10s_18_1_1_U947                                          |hls_dummy_mul_10s_10s_18_1_1_1703                                                                                                                                        |     73|
|3570  |    mul_10s_10s_18_1_1_U948                                          |hls_dummy_mul_10s_10s_18_1_1_1704                                                                                                                                        |     73|
|3571  |    mul_10s_10s_18_1_1_U949                                          |hls_dummy_mul_10s_10s_18_1_1_1705                                                                                                                                        |     69|
|3572  |    mul_10s_10s_18_1_1_U950                                          |hls_dummy_mul_10s_10s_18_1_1_1706                                                                                                                                        |     69|
|3573  |    mul_10s_10s_18_1_1_U951                                          |hls_dummy_mul_10s_10s_18_1_1_1707                                                                                                                                        |     73|
|3574  |    mul_10s_10s_18_1_1_U953                                          |hls_dummy_mul_10s_10s_18_1_1_1708                                                                                                                                        |     69|
|3575  |    mul_10s_10s_18_1_1_U954                                          |hls_dummy_mul_10s_10s_18_1_1_1709                                                                                                                                        |    114|
|3576  |    mul_10s_10s_18_1_1_U955                                          |hls_dummy_mul_10s_10s_18_1_1_1710                                                                                                                                        |     69|
|3577  |    mul_10s_10s_18_1_1_U956                                          |hls_dummy_mul_10s_10s_18_1_1_1711                                                                                                                                        |     69|
|3578  |    mul_10s_10s_18_1_1_U957                                          |hls_dummy_mul_10s_10s_18_1_1_1712                                                                                                                                        |    114|
|3579  |    mul_10s_10s_18_1_1_U958                                          |hls_dummy_mul_10s_10s_18_1_1_1713                                                                                                                                        |     69|
|3580  |    mul_10s_10s_18_1_1_U959                                          |hls_dummy_mul_10s_10s_18_1_1_1714                                                                                                                                        |    113|
|3581  |    mul_10s_10s_18_1_1_U960                                          |hls_dummy_mul_10s_10s_18_1_1_1715                                                                                                                                        |     69|
|3582  |    mul_10s_10s_18_1_1_U961                                          |hls_dummy_mul_10s_10s_18_1_1_1716                                                                                                                                        |     69|
|3583  |    mul_10s_10s_18_1_1_U962                                          |hls_dummy_mul_10s_10s_18_1_1_1717                                                                                                                                        |     72|
|3584  |    mul_10s_10s_18_1_1_U963                                          |hls_dummy_mul_10s_10s_18_1_1_1718                                                                                                                                        |     69|
|3585  |    mul_10s_10s_18_1_1_U964                                          |hls_dummy_mul_10s_10s_18_1_1_1719                                                                                                                                        |     69|
|3586  |    mul_10s_10s_18_1_1_U965                                          |hls_dummy_mul_10s_10s_18_1_1_1720                                                                                                                                        |     69|
|3587  |    mul_10s_10s_18_1_1_U966                                          |hls_dummy_mul_10s_10s_18_1_1_1721                                                                                                                                        |     69|
|3588  |    mul_10s_10s_18_1_1_U967                                          |hls_dummy_mul_10s_10s_18_1_1_1722                                                                                                                                        |     69|
|3589  |    mul_10s_10s_18_1_1_U968                                          |hls_dummy_mul_10s_10s_18_1_1_1723                                                                                                                                        |     69|
|3590  |    mul_10s_10s_18_1_1_U969                                          |hls_dummy_mul_10s_10s_18_1_1_1724                                                                                                                                        |     72|
|3591  |    mul_10s_10s_18_1_1_U970                                          |hls_dummy_mul_10s_10s_18_1_1_1725                                                                                                                                        |     69|
|3592  |    mul_10s_10s_18_1_1_U971                                          |hls_dummy_mul_10s_10s_18_1_1_1726                                                                                                                                        |     69|
|3593  |    mul_10s_10s_18_1_1_U972                                          |hls_dummy_mul_10s_10s_18_1_1_1727                                                                                                                                        |      7|
|3594  |    mul_10s_10s_18_1_1_U973                                          |hls_dummy_mul_10s_10s_18_1_1_1728                                                                                                                                        |     73|
|3595  |    mul_10s_10s_18_1_1_U974                                          |hls_dummy_mul_10s_10s_18_1_1_1729                                                                                                                                        |    118|
|3596  |    mul_10s_10s_18_1_1_U975                                          |hls_dummy_mul_10s_10s_18_1_1_1730                                                                                                                                        |     73|
|3597  |    mul_10s_10s_18_1_1_U976                                          |hls_dummy_mul_10s_10s_18_1_1_1731                                                                                                                                        |     69|
|3598  |    mul_10s_10s_18_1_1_U977                                          |hls_dummy_mul_10s_10s_18_1_1_1732                                                                                                                                        |    120|
|3599  |    mul_10s_10s_18_1_1_U978                                          |hls_dummy_mul_10s_10s_18_1_1_1733                                                                                                                                        |     69|
|3600  |    mul_10s_10s_18_1_1_U979                                          |hls_dummy_mul_10s_10s_18_1_1_1734                                                                                                                                        |    118|
|3601  |    mul_10s_10s_18_1_1_U980                                          |hls_dummy_mul_10s_10s_18_1_1_1735                                                                                                                                        |     73|
|3602  |    mul_10s_10s_18_1_1_U981                                          |hls_dummy_mul_10s_10s_18_1_1_1736                                                                                                                                        |     69|
|3603  |    mul_10s_10s_18_1_1_U982                                          |hls_dummy_mul_10s_10s_18_1_1_1737                                                                                                                                        |     83|
|3604  |    mul_10s_10s_18_1_1_U983                                          |hls_dummy_mul_10s_10s_18_1_1_1738                                                                                                                                        |    100|
|3605  |    mul_10s_10s_18_1_1_U984                                          |hls_dummy_mul_10s_10s_18_1_1_1739                                                                                                                                        |    100|
|3606  |    mul_10s_10s_18_1_1_U985                                          |hls_dummy_mul_10s_10s_18_1_1_1740                                                                                                                                        |    100|
|3607  |    mul_10s_10s_18_1_1_U986                                          |hls_dummy_mul_10s_10s_18_1_1_1741                                                                                                                                        |     69|
|3608  |    mul_10s_10s_18_1_1_U987                                          |hls_dummy_mul_10s_10s_18_1_1_1742                                                                                                                                        |     73|
|3609  |    mul_10s_10s_18_1_1_U988                                          |hls_dummy_mul_10s_10s_18_1_1_1743                                                                                                                                        |     73|
|3610  |    mul_10s_10s_18_1_1_U989                                          |hls_dummy_mul_10s_10s_18_1_1_1744                                                                                                                                        |     69|
|3611  |    mul_10s_10s_18_1_1_U990                                          |hls_dummy_mul_10s_10s_18_1_1_1745                                                                                                                                        |     69|
|3612  |    mul_10s_10s_18_1_1_U991                                          |hls_dummy_mul_10s_10s_18_1_1_1746                                                                                                                                        |     73|
|3613  |    mul_10s_10s_18_1_1_U993                                          |hls_dummy_mul_10s_10s_18_1_1_1747                                                                                                                                        |     73|
|3614  |    mul_10s_10s_18_1_1_U994                                          |hls_dummy_mul_10s_10s_18_1_1_1748                                                                                                                                        |     74|
|3615  |    mul_10s_10s_18_1_1_U995                                          |hls_dummy_mul_10s_10s_18_1_1_1749                                                                                                                                        |     72|
|3616  |    mul_10s_10s_18_1_1_U996                                          |hls_dummy_mul_10s_10s_18_1_1_1750                                                                                                                                        |     74|
|3617  |    mul_10s_10s_18_1_1_U997                                          |hls_dummy_mul_10s_10s_18_1_1_1751                                                                                                                                        |     72|
|3618  |    mul_10s_10s_18_1_1_U998                                          |hls_dummy_mul_10s_10s_18_1_1_1752                                                                                                                                        |     69|
|3619  |    mul_10s_10s_18_1_1_U999                                          |hls_dummy_mul_10s_10s_18_1_1_1753                                                                                                                                        |     69|
|3620  |    mul_10s_8ns_18_1_1_U1032                                         |hls_dummy_mul_10s_8ns_18_1_1                                                                                                                                             |     15|
|3621  |    mul_10s_8ns_18_1_1_U1072                                         |hls_dummy_mul_10s_8ns_18_1_1_1754                                                                                                                                        |     15|
|3622  |    mul_10s_8ns_18_1_1_U1112                                         |hls_dummy_mul_10s_8ns_18_1_1_1755                                                                                                                                        |     15|
|3623  |    mul_10s_8ns_18_1_1_U1152                                         |hls_dummy_mul_10s_8ns_18_1_1_1756                                                                                                                                        |     15|
|3624  |    mul_10s_8ns_18_1_1_U1192                                         |hls_dummy_mul_10s_8ns_18_1_1_1757                                                                                                                                        |     15|
|3625  |    mul_10s_8ns_18_1_1_U1232                                         |hls_dummy_mul_10s_8ns_18_1_1_1758                                                                                                                                        |     15|
|3626  |    mul_10s_8ns_18_1_1_U1272                                         |hls_dummy_mul_10s_8ns_18_1_1_1759                                                                                                                                        |     15|
|3627  |    mul_10s_8ns_18_1_1_U1312                                         |hls_dummy_mul_10s_8ns_18_1_1_1760                                                                                                                                        |     15|
|3628  |    mul_10s_8ns_18_1_1_U1352                                         |hls_dummy_mul_10s_8ns_18_1_1_1761                                                                                                                                        |     15|
|3629  |    mul_10s_8ns_18_1_1_U1392                                         |hls_dummy_mul_10s_8ns_18_1_1_1762                                                                                                                                        |     15|
|3630  |    mul_10s_8ns_18_1_1_U1432                                         |hls_dummy_mul_10s_8ns_18_1_1_1763                                                                                                                                        |     15|
|3631  |    mul_10s_8ns_18_1_1_U1472                                         |hls_dummy_mul_10s_8ns_18_1_1_1764                                                                                                                                        |     15|
|3632  |    mul_10s_8ns_18_1_1_U1512                                         |hls_dummy_mul_10s_8ns_18_1_1_1765                                                                                                                                        |     15|
|3633  |    mul_10s_8ns_18_1_1_U1552                                         |hls_dummy_mul_10s_8ns_18_1_1_1766                                                                                                                                        |     15|
|3634  |    mul_10s_8ns_18_1_1_U1592                                         |hls_dummy_mul_10s_8ns_18_1_1_1767                                                                                                                                        |     15|
|3635  |    mul_10s_8ns_18_1_1_U1632                                         |hls_dummy_mul_10s_8ns_18_1_1_1768                                                                                                                                        |     15|
|3636  |    mul_10s_8ns_18_1_1_U1672                                         |hls_dummy_mul_10s_8ns_18_1_1_1769                                                                                                                                        |     15|
|3637  |    mul_10s_8ns_18_1_1_U912                                          |hls_dummy_mul_10s_8ns_18_1_1_1770                                                                                                                                        |     15|
|3638  |    mul_10s_8ns_18_1_1_U952                                          |hls_dummy_mul_10s_8ns_18_1_1_1771                                                                                                                                        |     15|
|3639  |    mul_10s_8ns_18_1_1_U992                                          |hls_dummy_mul_10s_8ns_18_1_1_1772                                                                                                                                        |     15|
|3640  |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4                                                                                                |   4685|
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:57 ; elapsed = 00:09:49 . Memory (MB): peak = 5045.621 ; gain = 2613.539 ; free physical = 428543 ; free virtual = 829872
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 702 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:00 ; elapsed = 00:09:52 . Memory (MB): peak = 5049.531 ; gain = 2617.449 ; free physical = 446391 ; free virtual = 847720
Synthesis Optimization Complete : Time (s): cpu = 00:09:00 ; elapsed = 00:09:52 . Memory (MB): peak = 5049.531 ; gain = 2617.449 ; free physical = 446476 ; free virtual = 847718
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5200.355 ; gain = 0.000 ; free physical = 446361 ; free virtual = 847602
INFO: [Netlist 29-17] Analyzing 18959 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5779.074 ; gain = 0.000 ; free physical = 445877 ; free virtual = 847119
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1825 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 820 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: 791ff265
INFO: [Common 17-83] Releasing license: Synthesis
230 Infos, 280 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:11 ; elapsed = 00:11:57 . Memory (MB): peak = 5779.074 ; gain = 3370.984 ; free physical = 445876 ; free virtual = 847117
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 22204.845; main = 5053.938; forked = 18057.294
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 27243.340; main = 5779.078; forked = 22197.715
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5843.105 ; gain = 64.031 ; free physical = 445874 ; free virtual = 847116

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1749338d8

Time (s): cpu = 00:02:08 ; elapsed = 00:00:27 . Memory (MB): peak = 6435.027 ; gain = 591.922 ; free physical = 445351 ; free virtual = 846592

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 63 inverters resulting in an inversion of 7135 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9532b912

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 6437.996 ; gain = 0.000 ; free physical = 445365 ; free virtual = 846607
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 121 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a119bf4a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 6437.996 ; gain = 0.000 ; free physical = 445366 ; free virtual = 846608
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c0700634

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 6437.996 ; gain = 0.000 ; free physical = 445353 ; free virtual = 846595
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 13638e634

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 6437.996 ; gain = 0.000 ; free physical = 445380 ; free virtual = 846622
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 11b0e92a0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 6437.996 ; gain = 0.000 ; free physical = 445390 ; free virtual = 846632
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             121  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 186686987

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 6437.996 ; gain = 0.000 ; free physical = 445405 ; free virtual = 846647

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 186686987

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 6437.996 ; gain = 0.000 ; free physical = 445390 ; free virtual = 846632

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 186686987

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6437.996 ; gain = 0.000 ; free physical = 445390 ; free virtual = 846632

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6437.996 ; gain = 0.000 ; free physical = 445391 ; free virtual = 846633
Ending Netlist Obfuscation Task | Checksum: 186686987

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6437.996 ; gain = 0.000 ; free physical = 445391 ; free virtual = 846633
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:33 ; elapsed = 00:01:25 . Memory (MB): peak = 6437.996 ; gain = 658.922 ; free physical = 445391 ; free virtual = 846633
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Fri Jul 11 01:53:53 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h13m52s *****
INFO: [HLS 200-112] Total CPU user time: 1778.16 seconds. Total CPU system time: 47.97 seconds. Total elapsed time: 1772.03 seconds; peak allocated memory: 4.368 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Jul 11 01:54:06 2025...
