m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Program Files/Modelsim/examples
vchooseanode
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1725905555
!i10b 1
!s100 I]9U8GF6dJQK@WdF3l^;j2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
In`^oA=P2`N7[:VNba@:7P1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/sim
w1725905371
8C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/chooseanode.sv
FC:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/chooseanode.sv
!i122 52
L0 1 26
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1725905554.000000
!s107 C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/chooseanode.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/chooseanode.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vleds
R0
Z9 !s110 1725905554
!i10b 1
!s100 _aRI0C?A52ZjTMkUYQUBD2
R2
I99kV`K3CdCnYe5Rc9SVIU3
R3
S1
R4
w1725854305
8C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/leds.sv
FC:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/leds.sv
!i122 50
L0 1 24
R5
r1
!s85 0
31
R6
!s107 C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/leds.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/leds.sv|
!i113 1
R7
R8
vmux
R0
R1
!i10b 1
!s100 eQf>E9^BQ1g@^EUW]T@CS3
R2
I82HWIi8[2LTmWKlAYnz;c1
R3
S1
R4
w1725905502
8C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/mux.sv
FC:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/mux.sv
!i122 53
L0 1 7
R5
r1
!s85 0
31
!s108 1725905555.000000
!s107 C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/mux.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/mux.sv|
!i113 1
R7
R8
vsegmentlogic
R0
R9
!i10b 1
!s100 oU2i11cKQz_zX9]J>;1Ti1
R2
I?1@D@cIlNWaKlB6L`z;3]2
R3
S1
R4
w1725854267
8C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/segmentlogic.sv
FC:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/segmentlogic.sv
!i122 51
L0 1 27
R5
r1
!s85 0
31
R6
!s107 C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/segmentlogic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/segmentlogic.sv|
!i113 1
R7
R8
vtop
R0
R9
!i10b 1
!s100 SUaUoW[l=T?YVU@Jn=I3`2
R2
IQ8W_eFb2_PE]629W_:FcR2
R3
S1
R4
w1725905515
8C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/lab2_df.sv
FC:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/lab2_df.sv
!i122 49
L0 1 38
R5
r1
!s85 0
31
R6
!s107 C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/lab2_df.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/danie/OneDrive/Documents/MicroP/Lab2/fpga/src/lab2_df.sv|
!i113 1
R7
R8
