Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jan 10 22:26:39 2020
| Host         : test running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file top_earlgrey_nexysvideo_timing_summary_routed.rpt -pb top_earlgrey_nexysvideo_timing_summary_routed.pb -rpx top_earlgrey_nexysvideo_timing_summary_routed.rpx -warn_on_violation
| Design       : top_earlgrey_nexysvideo
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 334 register/latch pins with no clock driven by root clock pin: IO_DPS0 (HIGH)

 There are 334 register/latch pins with no clock driven by root clock pin: IO_DPS6 (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: top_earlgrey/spi_device/u_reg/u_cfg_cpha/q_reg[0]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: top_earlgrey/spi_device/u_reg/u_cfg_cpol/q_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top_earlgrey/spi_device/u_txf_ctrl/FSM_onehot_st_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 970 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.276        0.000                      0                55287        0.041        0.000                      0                55287        3.000        0.000                       0                 18651  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 5.000}      10.000          100.000         
  clk_50_unbuf  {0.000 10.000}     20.000          50.000          
  clk_fb_unbuf  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       3.000        0.000                       0                     1  
  clk_50_unbuf        0.276        0.000                      0                46117        0.041        0.000                      0                46117        8.750        0.000                       0                 18647  
  clk_fb_unbuf                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_50_unbuf       clk_50_unbuf             8.408        0.000                      0                 9170        0.788        0.000                      0                 9170  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { IO_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_unbuf
  To Clock:  clk_50_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        18.816ns  (logic 3.278ns (17.422%)  route 15.538ns (82.578%))
  Logic Levels:           19  (LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.845    -2.481    top_earlgrey/core/fifo_d/reqfifo/clk_sys
    SLICE_X106Y68        FDCE                                         r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.456    -2.025 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/Q
                         net (fo=103, routed)         1.081    -0.944    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/ADDRC0
    SLICE_X104Y65        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    -0.791 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/RAMC/O
                         net (fo=3, routed)           0.937     0.146    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_rdata[70]
    SLICE_X107Y66        LUT6 (Prop_lut6_I2_O)        0.331     0.477 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0/O
                         net (fo=4, routed)           0.829     1.306    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0_n_0
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     1.458 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8/O
                         net (fo=4, routed)           0.888     2.346    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8_n_0
    SLICE_X102Y68        LUT5 (Prop_lut5_I1_O)        0.326     2.672 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_2/O
                         net (fo=18, routed)          0.473     3.144    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_11_0
    SLICE_X101Y67        LUT4 (Prop_lut4_I2_O)        0.124     3.268 r  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8/O
                         net (fo=6, routed)           0.688     3.956    top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I3_O)        0.124     4.080 f  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_3/O
                         net (fo=6, routed)           0.326     4.406    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_sm1_19_us_h2d[1][a_valid]
    SLICE_X103Y69        LUT6 (Prop_lut6_I0_O)        0.124     4.530 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_5_i_2__3/O
                         net (fo=37, routed)          0.856     5.386    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_9__2_0[1]
    SLICE_X103Y72        LUT6 (Prop_lut6_I0_O)        0.124     5.510 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_14/O
                         net (fo=2, routed)           0.957     6.467    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_eflash_d_h2d[a_mask][3]
    SLICE_X105Y72        LUT5 (Prop_lut5_I1_O)        0.124     6.591 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0/O
                         net (fo=1, routed)           0.407     6.998    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     7.122 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3/O
                         net (fo=1, routed)           0.296     7.418    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.542 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_6__10/O
                         net (fo=3, routed)           0.427     7.969    top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[0]_i_2__0_0[10]
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     8.093 f  top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[1]_i_2__58/O
                         net (fo=5, routed)           0.564     8.657    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/flash_host_req
    SLICE_X105Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.781 f  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_0_i_1/O
                         net (fo=5, routed)           0.288     9.070    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/p_4_in
    SLICE_X105Y82        LUT6 (Prop_lut6_I3_O)        0.124     9.194 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_6__0/O
                         net (fo=1, routed)           0.149     9.343    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr_reg[0]_2
    SLICE_X105Y82        LUT6 (Prop_lut6_I4_O)        0.124     9.467 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_3__4/O
                         net (fo=6, routed)           0.801    10.268    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st_reg[0]_1
    SLICE_X101Y82        LUT2 (Prop_lut2_I0_O)        0.124    10.392 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st[2]_i_2/O
                         net (fo=48, routed)          1.052    11.444    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/E[0]
    SLICE_X87Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.568 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_24__0/O
                         net (fo=41, routed)          0.799    12.367    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/time_cnt_reg[5]_0
    SLICE_X87Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.491 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_42/O
                         net (fo=6, routed)           0.874    13.365    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30_9
    SLICE_X85Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.489 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/mem_reg_0_24_i_12/O
                         net (fo=24, routed)          2.846    16.335    top_earlgrey/u_flash_eflash_n_257
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.577    17.766    top_earlgrey/clk_sys
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/CLKBWRCLK
                         clock pessimism             -0.515    17.251    
                         clock uncertainty           -0.074    17.177    
    RAMB36_X3Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    16.611    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28
  -------------------------------------------------------------------
                         required time                         16.611    
                         arrival time                         -16.335    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        18.790ns  (logic 3.278ns (17.446%)  route 15.512ns (82.554%))
  Logic Levels:           19  (LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 17.765 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.845    -2.481    top_earlgrey/core/fifo_d/reqfifo/clk_sys
    SLICE_X106Y68        FDCE                                         r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.456    -2.025 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/Q
                         net (fo=103, routed)         1.081    -0.944    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/ADDRC0
    SLICE_X104Y65        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    -0.791 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/RAMC/O
                         net (fo=3, routed)           0.937     0.146    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_rdata[70]
    SLICE_X107Y66        LUT6 (Prop_lut6_I2_O)        0.331     0.477 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0/O
                         net (fo=4, routed)           0.829     1.306    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0_n_0
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     1.458 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8/O
                         net (fo=4, routed)           0.888     2.346    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8_n_0
    SLICE_X102Y68        LUT5 (Prop_lut5_I1_O)        0.326     2.672 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_2/O
                         net (fo=18, routed)          0.473     3.144    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_11_0
    SLICE_X101Y67        LUT4 (Prop_lut4_I2_O)        0.124     3.268 r  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8/O
                         net (fo=6, routed)           0.688     3.956    top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I3_O)        0.124     4.080 f  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_3/O
                         net (fo=6, routed)           0.326     4.406    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_sm1_19_us_h2d[1][a_valid]
    SLICE_X103Y69        LUT6 (Prop_lut6_I0_O)        0.124     4.530 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_5_i_2__3/O
                         net (fo=37, routed)          0.856     5.386    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_9__2_0[1]
    SLICE_X103Y72        LUT6 (Prop_lut6_I0_O)        0.124     5.510 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_14/O
                         net (fo=2, routed)           0.957     6.467    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_eflash_d_h2d[a_mask][3]
    SLICE_X105Y72        LUT5 (Prop_lut5_I1_O)        0.124     6.591 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0/O
                         net (fo=1, routed)           0.407     6.998    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     7.122 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3/O
                         net (fo=1, routed)           0.296     7.418    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.542 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_6__10/O
                         net (fo=3, routed)           0.427     7.969    top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[0]_i_2__0_0[10]
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     8.093 f  top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[1]_i_2__58/O
                         net (fo=5, routed)           0.564     8.657    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/flash_host_req
    SLICE_X105Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.781 f  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_0_i_1/O
                         net (fo=5, routed)           0.288     9.070    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/p_4_in
    SLICE_X105Y82        LUT6 (Prop_lut6_I3_O)        0.124     9.194 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_6__0/O
                         net (fo=1, routed)           0.149     9.343    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr_reg[0]_2
    SLICE_X105Y82        LUT6 (Prop_lut6_I4_O)        0.124     9.467 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_3__4/O
                         net (fo=6, routed)           0.801    10.268    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st_reg[0]_1
    SLICE_X101Y82        LUT2 (Prop_lut2_I0_O)        0.124    10.392 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st[2]_i_2/O
                         net (fo=48, routed)          1.052    11.444    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/E[0]
    SLICE_X87Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.568 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_24__0/O
                         net (fo=41, routed)          1.027    12.594    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/time_cnt_reg[5]_0
    SLICE_X83Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.718 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_38/O
                         net (fo=6, routed)           0.652    13.370    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30_11
    SLICE_X83Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/mem_reg_0_24_i_10/O
                         net (fo=24, routed)          2.815    16.309    top_earlgrey/u_flash_eflash_n_255
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.576    17.765    top_earlgrey/clk_sys
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/CLKARDCLK
                         clock pessimism             -0.515    17.250    
                         clock uncertainty           -0.074    17.176    
    RAMB36_X3Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.610    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        18.788ns  (logic 3.278ns (17.447%)  route 15.510ns (82.553%))
  Logic Levels:           19  (LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.845    -2.481    top_earlgrey/core/fifo_d/reqfifo/clk_sys
    SLICE_X106Y68        FDCE                                         r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.456    -2.025 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/Q
                         net (fo=103, routed)         1.081    -0.944    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/ADDRC0
    SLICE_X104Y65        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    -0.791 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/RAMC/O
                         net (fo=3, routed)           0.937     0.146    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_rdata[70]
    SLICE_X107Y66        LUT6 (Prop_lut6_I2_O)        0.331     0.477 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0/O
                         net (fo=4, routed)           0.829     1.306    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0_n_0
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     1.458 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8/O
                         net (fo=4, routed)           0.888     2.346    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8_n_0
    SLICE_X102Y68        LUT5 (Prop_lut5_I1_O)        0.326     2.672 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_2/O
                         net (fo=18, routed)          0.473     3.144    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_11_0
    SLICE_X101Y67        LUT4 (Prop_lut4_I2_O)        0.124     3.268 r  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8/O
                         net (fo=6, routed)           0.688     3.956    top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I3_O)        0.124     4.080 f  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_3/O
                         net (fo=6, routed)           0.326     4.406    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_sm1_19_us_h2d[1][a_valid]
    SLICE_X103Y69        LUT6 (Prop_lut6_I0_O)        0.124     4.530 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_5_i_2__3/O
                         net (fo=37, routed)          0.856     5.386    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_9__2_0[1]
    SLICE_X103Y72        LUT6 (Prop_lut6_I0_O)        0.124     5.510 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_14/O
                         net (fo=2, routed)           0.957     6.467    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_eflash_d_h2d[a_mask][3]
    SLICE_X105Y72        LUT5 (Prop_lut5_I1_O)        0.124     6.591 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0/O
                         net (fo=1, routed)           0.407     6.998    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     7.122 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3/O
                         net (fo=1, routed)           0.296     7.418    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.542 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_6__10/O
                         net (fo=3, routed)           0.427     7.969    top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[0]_i_2__0_0[10]
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     8.093 f  top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[1]_i_2__58/O
                         net (fo=5, routed)           0.564     8.657    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/flash_host_req
    SLICE_X105Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.781 f  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_0_i_1/O
                         net (fo=5, routed)           0.288     9.070    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/p_4_in
    SLICE_X105Y82        LUT6 (Prop_lut6_I3_O)        0.124     9.194 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_6__0/O
                         net (fo=1, routed)           0.149     9.343    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr_reg[0]_2
    SLICE_X105Y82        LUT6 (Prop_lut6_I4_O)        0.124     9.467 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_3__4/O
                         net (fo=6, routed)           0.801    10.268    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st_reg[0]_1
    SLICE_X101Y82        LUT2 (Prop_lut2_I0_O)        0.124    10.392 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st[2]_i_2/O
                         net (fo=48, routed)          1.052    11.444    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/E[0]
    SLICE_X87Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.568 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_24__0/O
                         net (fo=41, routed)          1.027    12.594    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/time_cnt_reg[5]_0
    SLICE_X83Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.718 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_38/O
                         net (fo=6, routed)           0.652    13.370    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30_11
    SLICE_X83Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/mem_reg_0_24_i_10/O
                         net (fo=24, routed)          2.813    16.308    top_earlgrey/u_flash_eflash_n_255
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.577    17.766    top_earlgrey/clk_sys
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/CLKBWRCLK
                         clock pessimism             -0.515    17.251    
                         clock uncertainty           -0.074    17.177    
    RAMB36_X3Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    16.611    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28
  -------------------------------------------------------------------
                         required time                         16.611    
                         arrival time                         -16.308    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.278ns (17.480%)  route 15.475ns (82.520%))
  Logic Levels:           19  (LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 17.765 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.845    -2.481    top_earlgrey/core/fifo_d/reqfifo/clk_sys
    SLICE_X106Y68        FDCE                                         r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.456    -2.025 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/Q
                         net (fo=103, routed)         1.081    -0.944    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/ADDRC0
    SLICE_X104Y65        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    -0.791 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/RAMC/O
                         net (fo=3, routed)           0.937     0.146    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_rdata[70]
    SLICE_X107Y66        LUT6 (Prop_lut6_I2_O)        0.331     0.477 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0/O
                         net (fo=4, routed)           0.829     1.306    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0_n_0
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     1.458 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8/O
                         net (fo=4, routed)           0.888     2.346    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8_n_0
    SLICE_X102Y68        LUT5 (Prop_lut5_I1_O)        0.326     2.672 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_2/O
                         net (fo=18, routed)          0.473     3.144    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_11_0
    SLICE_X101Y67        LUT4 (Prop_lut4_I2_O)        0.124     3.268 r  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8/O
                         net (fo=6, routed)           0.688     3.956    top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I3_O)        0.124     4.080 f  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_3/O
                         net (fo=6, routed)           0.326     4.406    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_sm1_19_us_h2d[1][a_valid]
    SLICE_X103Y69        LUT6 (Prop_lut6_I0_O)        0.124     4.530 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_5_i_2__3/O
                         net (fo=37, routed)          0.856     5.386    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_9__2_0[1]
    SLICE_X103Y72        LUT6 (Prop_lut6_I0_O)        0.124     5.510 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_14/O
                         net (fo=2, routed)           0.957     6.467    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_eflash_d_h2d[a_mask][3]
    SLICE_X105Y72        LUT5 (Prop_lut5_I1_O)        0.124     6.591 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0/O
                         net (fo=1, routed)           0.407     6.998    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     7.122 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3/O
                         net (fo=1, routed)           0.296     7.418    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.542 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_6__10/O
                         net (fo=3, routed)           0.427     7.969    top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[0]_i_2__0_0[10]
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     8.093 f  top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[1]_i_2__58/O
                         net (fo=5, routed)           0.564     8.657    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/flash_host_req
    SLICE_X105Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.781 f  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_0_i_1/O
                         net (fo=5, routed)           0.288     9.070    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/p_4_in
    SLICE_X105Y82        LUT6 (Prop_lut6_I3_O)        0.124     9.194 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_6__0/O
                         net (fo=1, routed)           0.149     9.343    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr_reg[0]_2
    SLICE_X105Y82        LUT6 (Prop_lut6_I4_O)        0.124     9.467 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_3__4/O
                         net (fo=6, routed)           0.801    10.268    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st_reg[0]_1
    SLICE_X101Y82        LUT2 (Prop_lut2_I0_O)        0.124    10.392 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st[2]_i_2/O
                         net (fo=48, routed)          1.052    11.444    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/E[0]
    SLICE_X87Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.568 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_24__0/O
                         net (fo=41, routed)          0.677    12.244    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/time_cnt_reg[5]_0
    SLICE_X86Y85         LUT6 (Prop_lut6_I5_O)        0.124    12.368 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_40/O
                         net (fo=6, routed)           0.920    13.288    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30_10
    SLICE_X82Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/mem_reg_0_24_i_11/O
                         net (fo=24, routed)          2.860    16.272    top_earlgrey/u_flash_eflash_n_256
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.576    17.765    top_earlgrey/clk_sys
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/CLKARDCLK
                         clock pessimism             -0.515    17.250    
                         clock uncertainty           -0.074    17.176    
    RAMB36_X3Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    16.610    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_4/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        18.705ns  (logic 3.278ns (17.525%)  route 15.427ns (82.475%))
  Logic Levels:           19  (LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 17.754 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.845    -2.481    top_earlgrey/core/fifo_d/reqfifo/clk_sys
    SLICE_X106Y68        FDCE                                         r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.456    -2.025 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/Q
                         net (fo=103, routed)         1.081    -0.944    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/ADDRC0
    SLICE_X104Y65        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    -0.791 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/RAMC/O
                         net (fo=3, routed)           0.937     0.146    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_rdata[70]
    SLICE_X107Y66        LUT6 (Prop_lut6_I2_O)        0.331     0.477 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0/O
                         net (fo=4, routed)           0.829     1.306    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0_n_0
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     1.458 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8/O
                         net (fo=4, routed)           0.888     2.346    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8_n_0
    SLICE_X102Y68        LUT5 (Prop_lut5_I1_O)        0.326     2.672 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_2/O
                         net (fo=18, routed)          0.473     3.144    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_11_0
    SLICE_X101Y67        LUT4 (Prop_lut4_I2_O)        0.124     3.268 r  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8/O
                         net (fo=6, routed)           0.688     3.956    top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I3_O)        0.124     4.080 f  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_3/O
                         net (fo=6, routed)           0.326     4.406    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_sm1_19_us_h2d[1][a_valid]
    SLICE_X103Y69        LUT6 (Prop_lut6_I0_O)        0.124     4.530 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_5_i_2__3/O
                         net (fo=37, routed)          0.856     5.386    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_9__2_0[1]
    SLICE_X103Y72        LUT6 (Prop_lut6_I0_O)        0.124     5.510 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_14/O
                         net (fo=2, routed)           0.957     6.467    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_eflash_d_h2d[a_mask][3]
    SLICE_X105Y72        LUT5 (Prop_lut5_I1_O)        0.124     6.591 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0/O
                         net (fo=1, routed)           0.407     6.998    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     7.122 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3/O
                         net (fo=1, routed)           0.296     7.418    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.542 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_6__10/O
                         net (fo=3, routed)           0.427     7.969    top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[0]_i_2__0_0[10]
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     8.093 f  top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[1]_i_2__58/O
                         net (fo=5, routed)           0.564     8.657    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/flash_host_req
    SLICE_X105Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.781 f  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_0_i_1/O
                         net (fo=5, routed)           0.288     9.070    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/p_4_in
    SLICE_X105Y82        LUT6 (Prop_lut6_I3_O)        0.124     9.194 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_6__0/O
                         net (fo=1, routed)           0.149     9.343    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr_reg[0]_2
    SLICE_X105Y82        LUT6 (Prop_lut6_I4_O)        0.124     9.467 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_3__4/O
                         net (fo=6, routed)           0.801    10.268    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st_reg[0]_1
    SLICE_X101Y82        LUT2 (Prop_lut2_I0_O)        0.124    10.392 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st[2]_i_2/O
                         net (fo=48, routed)          1.052    11.444    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/E[0]
    SLICE_X87Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.568 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_24__0/O
                         net (fo=41, routed)          0.799    12.367    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/time_cnt_reg[5]_0
    SLICE_X87Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.491 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_42/O
                         net (fo=6, routed)           0.428    12.919    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30_9
    SLICE_X87Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.043 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_12/O
                         net (fo=24, routed)          3.181    16.224    top_earlgrey/u_flash_eflash_n_74
    RAMB36_X5Y33         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_4/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.565    17.754    top_earlgrey/clk_sys
    RAMB36_X5Y33         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_4/CLKBWRCLK
                         clock pessimism             -0.515    17.239    
                         clock uncertainty           -0.074    17.165    
    RAMB36_X5Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    16.599    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_4
  -------------------------------------------------------------------
                         required time                         16.599    
                         arrival time                         -16.224    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        18.693ns  (logic 3.278ns (17.536%)  route 15.415ns (82.464%))
  Logic Levels:           19  (LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.845    -2.481    top_earlgrey/core/fifo_d/reqfifo/clk_sys
    SLICE_X106Y68        FDCE                                         r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.456    -2.025 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/Q
                         net (fo=103, routed)         1.081    -0.944    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/ADDRC0
    SLICE_X104Y65        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    -0.791 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/RAMC/O
                         net (fo=3, routed)           0.937     0.146    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_rdata[70]
    SLICE_X107Y66        LUT6 (Prop_lut6_I2_O)        0.331     0.477 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0/O
                         net (fo=4, routed)           0.829     1.306    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0_n_0
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     1.458 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8/O
                         net (fo=4, routed)           0.888     2.346    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8_n_0
    SLICE_X102Y68        LUT5 (Prop_lut5_I1_O)        0.326     2.672 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_2/O
                         net (fo=18, routed)          0.473     3.144    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_11_0
    SLICE_X101Y67        LUT4 (Prop_lut4_I2_O)        0.124     3.268 r  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8/O
                         net (fo=6, routed)           0.688     3.956    top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I3_O)        0.124     4.080 f  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_3/O
                         net (fo=6, routed)           0.326     4.406    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_sm1_19_us_h2d[1][a_valid]
    SLICE_X103Y69        LUT6 (Prop_lut6_I0_O)        0.124     4.530 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_5_i_2__3/O
                         net (fo=37, routed)          0.856     5.386    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_9__2_0[1]
    SLICE_X103Y72        LUT6 (Prop_lut6_I0_O)        0.124     5.510 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_14/O
                         net (fo=2, routed)           0.957     6.467    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_eflash_d_h2d[a_mask][3]
    SLICE_X105Y72        LUT5 (Prop_lut5_I1_O)        0.124     6.591 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0/O
                         net (fo=1, routed)           0.407     6.998    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     7.122 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3/O
                         net (fo=1, routed)           0.296     7.418    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.542 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_6__10/O
                         net (fo=3, routed)           0.427     7.969    top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[0]_i_2__0_0[10]
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     8.093 f  top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[1]_i_2__58/O
                         net (fo=5, routed)           0.564     8.657    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/flash_host_req
    SLICE_X105Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.781 f  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_0_i_1/O
                         net (fo=5, routed)           0.288     9.070    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/p_4_in
    SLICE_X105Y82        LUT6 (Prop_lut6_I3_O)        0.124     9.194 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_6__0/O
                         net (fo=1, routed)           0.149     9.343    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr_reg[0]_2
    SLICE_X105Y82        LUT6 (Prop_lut6_I4_O)        0.124     9.467 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_3__4/O
                         net (fo=6, routed)           0.801    10.268    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st_reg[0]_1
    SLICE_X101Y82        LUT2 (Prop_lut2_I0_O)        0.124    10.392 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st[2]_i_2/O
                         net (fo=48, routed)          1.052    11.444    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/E[0]
    SLICE_X87Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.568 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_24__0/O
                         net (fo=41, routed)          0.677    12.244    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/time_cnt_reg[5]_0
    SLICE_X86Y85         LUT6 (Prop_lut6_I5_O)        0.124    12.368 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_40/O
                         net (fo=6, routed)           0.920    13.288    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30_10
    SLICE_X82Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/mem_reg_0_24_i_11/O
                         net (fo=24, routed)          2.800    16.213    top_earlgrey/u_flash_eflash_n_256
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.577    17.766    top_earlgrey/clk_sys
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/CLKBWRCLK
                         clock pessimism             -0.515    17.251    
                         clock uncertainty           -0.074    17.177    
    RAMB36_X3Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    16.611    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28
  -------------------------------------------------------------------
                         required time                         16.611    
                         arrival time                         -16.213    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        18.654ns  (logic 3.278ns (17.572%)  route 15.376ns (82.428%))
  Logic Levels:           19  (LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 17.765 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.845    -2.481    top_earlgrey/core/fifo_d/reqfifo/clk_sys
    SLICE_X106Y68        FDCE                                         r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.456    -2.025 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/Q
                         net (fo=103, routed)         1.081    -0.944    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/ADDRC0
    SLICE_X104Y65        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    -0.791 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/RAMC/O
                         net (fo=3, routed)           0.937     0.146    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_rdata[70]
    SLICE_X107Y66        LUT6 (Prop_lut6_I2_O)        0.331     0.477 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0/O
                         net (fo=4, routed)           0.829     1.306    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0_n_0
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     1.458 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8/O
                         net (fo=4, routed)           0.888     2.346    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8_n_0
    SLICE_X102Y68        LUT5 (Prop_lut5_I1_O)        0.326     2.672 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_2/O
                         net (fo=18, routed)          0.473     3.144    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_11_0
    SLICE_X101Y67        LUT4 (Prop_lut4_I2_O)        0.124     3.268 r  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8/O
                         net (fo=6, routed)           0.688     3.956    top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I3_O)        0.124     4.080 f  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_3/O
                         net (fo=6, routed)           0.326     4.406    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_sm1_19_us_h2d[1][a_valid]
    SLICE_X103Y69        LUT6 (Prop_lut6_I0_O)        0.124     4.530 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_5_i_2__3/O
                         net (fo=37, routed)          0.856     5.386    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_9__2_0[1]
    SLICE_X103Y72        LUT6 (Prop_lut6_I0_O)        0.124     5.510 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_14/O
                         net (fo=2, routed)           0.957     6.467    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_eflash_d_h2d[a_mask][3]
    SLICE_X105Y72        LUT5 (Prop_lut5_I1_O)        0.124     6.591 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0/O
                         net (fo=1, routed)           0.407     6.998    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     7.122 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3/O
                         net (fo=1, routed)           0.296     7.418    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.542 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_6__10/O
                         net (fo=3, routed)           0.427     7.969    top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[0]_i_2__0_0[10]
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     8.093 f  top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[1]_i_2__58/O
                         net (fo=5, routed)           0.564     8.657    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/flash_host_req
    SLICE_X105Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.781 f  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_0_i_1/O
                         net (fo=5, routed)           0.288     9.070    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/p_4_in
    SLICE_X105Y82        LUT6 (Prop_lut6_I3_O)        0.124     9.194 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_6__0/O
                         net (fo=1, routed)           0.149     9.343    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr_reg[0]_2
    SLICE_X105Y82        LUT6 (Prop_lut6_I4_O)        0.124     9.467 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_3__4/O
                         net (fo=6, routed)           0.801    10.268    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st_reg[0]_1
    SLICE_X101Y82        LUT2 (Prop_lut2_I0_O)        0.124    10.392 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st[2]_i_2/O
                         net (fo=48, routed)          1.052    11.444    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/E[0]
    SLICE_X87Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.568 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_24__0/O
                         net (fo=41, routed)          0.799    12.367    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/time_cnt_reg[5]_0
    SLICE_X87Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.491 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_42/O
                         net (fo=6, routed)           0.874    13.365    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30_9
    SLICE_X85Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.489 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/mem_reg_0_24_i_12/O
                         net (fo=24, routed)          2.684    16.174    top_earlgrey/u_flash_eflash_n_257
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.576    17.765    top_earlgrey/clk_sys
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/CLKARDCLK
                         clock pessimism             -0.515    17.250    
                         clock uncertainty           -0.074    17.176    
    RAMB36_X3Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.610    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                         -16.174    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        18.642ns  (logic 3.278ns (17.584%)  route 15.364ns (82.416%))
  Logic Levels:           19  (LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 17.765 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.845    -2.481    top_earlgrey/core/fifo_d/reqfifo/clk_sys
    SLICE_X106Y68        FDCE                                         r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.456    -2.025 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/Q
                         net (fo=103, routed)         1.081    -0.944    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/ADDRC0
    SLICE_X104Y65        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    -0.791 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/RAMC/O
                         net (fo=3, routed)           0.937     0.146    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_rdata[70]
    SLICE_X107Y66        LUT6 (Prop_lut6_I2_O)        0.331     0.477 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0/O
                         net (fo=4, routed)           0.829     1.306    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0_n_0
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     1.458 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8/O
                         net (fo=4, routed)           0.888     2.346    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8_n_0
    SLICE_X102Y68        LUT5 (Prop_lut5_I1_O)        0.326     2.672 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_2/O
                         net (fo=18, routed)          0.473     3.144    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_11_0
    SLICE_X101Y67        LUT4 (Prop_lut4_I2_O)        0.124     3.268 r  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8/O
                         net (fo=6, routed)           0.688     3.956    top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I3_O)        0.124     4.080 f  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_3/O
                         net (fo=6, routed)           0.326     4.406    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_sm1_19_us_h2d[1][a_valid]
    SLICE_X103Y69        LUT6 (Prop_lut6_I0_O)        0.124     4.530 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_5_i_2__3/O
                         net (fo=37, routed)          0.856     5.386    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_9__2_0[1]
    SLICE_X103Y72        LUT6 (Prop_lut6_I0_O)        0.124     5.510 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_14/O
                         net (fo=2, routed)           0.957     6.467    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_eflash_d_h2d[a_mask][3]
    SLICE_X105Y72        LUT5 (Prop_lut5_I1_O)        0.124     6.591 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0/O
                         net (fo=1, routed)           0.407     6.998    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     7.122 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3/O
                         net (fo=1, routed)           0.296     7.418    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.542 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_6__10/O
                         net (fo=3, routed)           0.427     7.969    top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[0]_i_2__0_0[10]
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     8.093 f  top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[1]_i_2__58/O
                         net (fo=5, routed)           0.564     8.657    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/flash_host_req
    SLICE_X105Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.781 f  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_0_i_1/O
                         net (fo=5, routed)           0.288     9.070    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/p_4_in
    SLICE_X105Y82        LUT6 (Prop_lut6_I3_O)        0.124     9.194 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_6__0/O
                         net (fo=1, routed)           0.149     9.343    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr_reg[0]_2
    SLICE_X105Y82        LUT6 (Prop_lut6_I4_O)        0.124     9.467 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_3__4/O
                         net (fo=6, routed)           0.801    10.268    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st_reg[0]_1
    SLICE_X101Y82        LUT2 (Prop_lut2_I0_O)        0.124    10.392 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st[2]_i_2/O
                         net (fo=48, routed)          1.052    11.444    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/E[0]
    SLICE_X87Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.568 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_24__0/O
                         net (fo=41, routed)          0.598    12.165    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/time_cnt_reg[5]_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.289 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_50/O
                         net (fo=6, routed)           1.046    13.335    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30_6
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.459 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/mem_reg_0_24_i_17/O
                         net (fo=24, routed)          2.702    16.161    top_earlgrey/u_flash_eflash_n_262
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.576    17.765    top_earlgrey/clk_sys
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/CLKARDCLK
                         clock pessimism             -0.515    17.250    
                         clock uncertainty           -0.074    17.176    
    RAMB36_X3Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    16.610    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                         -16.161    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        18.640ns  (logic 3.278ns (17.586%)  route 15.362ns (82.414%))
  Logic Levels:           19  (LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.845    -2.481    top_earlgrey/core/fifo_d/reqfifo/clk_sys
    SLICE_X106Y68        FDCE                                         r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.456    -2.025 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/Q
                         net (fo=103, routed)         1.081    -0.944    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/ADDRC0
    SLICE_X104Y65        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    -0.791 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/RAMC/O
                         net (fo=3, routed)           0.937     0.146    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_rdata[70]
    SLICE_X107Y66        LUT6 (Prop_lut6_I2_O)        0.331     0.477 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0/O
                         net (fo=4, routed)           0.829     1.306    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0_n_0
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     1.458 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8/O
                         net (fo=4, routed)           0.888     2.346    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8_n_0
    SLICE_X102Y68        LUT5 (Prop_lut5_I1_O)        0.326     2.672 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_2/O
                         net (fo=18, routed)          0.473     3.144    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_11_0
    SLICE_X101Y67        LUT4 (Prop_lut4_I2_O)        0.124     3.268 r  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8/O
                         net (fo=6, routed)           0.688     3.956    top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I3_O)        0.124     4.080 f  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_3/O
                         net (fo=6, routed)           0.326     4.406    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_sm1_19_us_h2d[1][a_valid]
    SLICE_X103Y69        LUT6 (Prop_lut6_I0_O)        0.124     4.530 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_5_i_2__3/O
                         net (fo=37, routed)          0.856     5.386    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_9__2_0[1]
    SLICE_X103Y72        LUT6 (Prop_lut6_I0_O)        0.124     5.510 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_14/O
                         net (fo=2, routed)           0.957     6.467    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_eflash_d_h2d[a_mask][3]
    SLICE_X105Y72        LUT5 (Prop_lut5_I1_O)        0.124     6.591 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0/O
                         net (fo=1, routed)           0.407     6.998    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     7.122 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3/O
                         net (fo=1, routed)           0.296     7.418    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.542 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_6__10/O
                         net (fo=3, routed)           0.427     7.969    top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[0]_i_2__0_0[10]
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     8.093 f  top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[1]_i_2__58/O
                         net (fo=5, routed)           0.564     8.657    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/flash_host_req
    SLICE_X105Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.781 f  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_0_i_1/O
                         net (fo=5, routed)           0.288     9.070    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/p_4_in
    SLICE_X105Y82        LUT6 (Prop_lut6_I3_O)        0.124     9.194 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_6__0/O
                         net (fo=1, routed)           0.149     9.343    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr_reg[0]_2
    SLICE_X105Y82        LUT6 (Prop_lut6_I4_O)        0.124     9.467 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_3__4/O
                         net (fo=6, routed)           0.801    10.268    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st_reg[0]_1
    SLICE_X101Y82        LUT2 (Prop_lut2_I0_O)        0.124    10.392 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st[2]_i_2/O
                         net (fo=48, routed)          1.052    11.444    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/E[0]
    SLICE_X87Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.568 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_24__0/O
                         net (fo=41, routed)          0.598    12.165    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/time_cnt_reg[5]_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.289 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_50/O
                         net (fo=6, routed)           1.046    13.335    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30_6
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.459 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/mem_reg_0_24_i_17/O
                         net (fo=24, routed)          2.700    16.159    top_earlgrey/u_flash_eflash_n_262
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.577    17.766    top_earlgrey/clk_sys
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/CLKBWRCLK
                         clock pessimism             -0.515    17.251    
                         clock uncertainty           -0.074    17.177    
    RAMB36_X3Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    16.611    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28
  -------------------------------------------------------------------
                         required time                         16.611    
                         arrival time                         -16.159    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 3.278ns (17.601%)  route 15.346ns (82.399%))
  Logic Levels:           19  (LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 17.765 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.845    -2.481    top_earlgrey/core/fifo_d/reqfifo/clk_sys
    SLICE_X106Y68        FDCE                                         r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.456    -2.025 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]/Q
                         net (fo=103, routed)         1.081    -0.944    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/ADDRC0
    SLICE_X104Y65        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    -0.791 r  top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_72_77/RAMC/O
                         net (fo=3, routed)           0.937     0.146    top_earlgrey/core/fifo_d/reqfifo/gen_normal_fifo.storage_rdata[70]
    SLICE_X107Y66        LUT6 (Prop_lut6_I2_O)        0.331     0.477 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0/O
                         net (fo=4, routed)           0.829     1.306    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[0]_i_2__0_n_0
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     1.458 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8/O
                         net (fo=4, routed)           0.888     2.346    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_8_n_0
    SLICE_X102Y68        LUT5 (Prop_lut5_I1_O)        0.326     2.672 r  top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_2/O
                         net (fo=18, routed)          0.473     3.144    top_earlgrey/core/fifo_d/reqfifo/dev_select_outstanding[3]_i_11_0
    SLICE_X101Y67        LUT4 (Prop_lut4_I2_O)        0.124     3.268 r  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8/O
                         net (fo=6, routed)           0.688     3.956    top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_8_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I3_O)        0.124     4.080 f  top_earlgrey/core/fifo_d/reqfifo/mask[2]_i_3/O
                         net (fo=6, routed)           0.326     4.406    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_sm1_19_us_h2d[1][a_valid]
    SLICE_X103Y69        LUT6 (Prop_lut6_I0_O)        0.124     4.530 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_5_i_2__3/O
                         net (fo=37, routed)          0.856     5.386    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_9__2_0[1]
    SLICE_X103Y72        LUT6 (Prop_lut6_I0_O)        0.124     5.510 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_14/O
                         net (fo=2, routed)           0.957     6.467    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/tl_eflash_d_h2d[a_mask][3]
    SLICE_X105Y72        LUT5 (Prop_lut5_I1_O)        0.124     6.591 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0/O
                         net (fo=1, routed)           0.407     6.998    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_18__0_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.124     7.122 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3/O
                         net (fo=1, routed)           0.296     7.418    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_12__3_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I4_O)        0.124     7.542 r  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_6_11_i_6__10/O
                         net (fo=3, routed)           0.427     7.969    top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[0]_i_2__0_0[10]
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     8.093 f  top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_wptr[1]_i_2__58/O
                         net (fo=5, routed)           0.564     8.657    top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/flash_host_req
    SLICE_X105Y82        LUT3 (Prop_lut3_I2_O)        0.124     8.781 f  top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.storage_reg_0_1_0_0_i_1/O
                         net (fo=5, routed)           0.288     9.070    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/p_4_in
    SLICE_X105Y82        LUT6 (Prop_lut6_I3_O)        0.124     9.194 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_6__0/O
                         net (fo=1, routed)           0.149     9.343    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr_reg[0]_2
    SLICE_X105Y82        LUT6 (Prop_lut6_I4_O)        0.124     9.467 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/gen_normal_fifo.fifo_wptr[1]_i_3__4/O
                         net (fo=6, routed)           0.801    10.268    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st_reg[0]_1
    SLICE_X101Y82        LUT2 (Prop_lut2_I0_O)        0.124    10.392 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/FSM_sequential_st[2]_i_2/O
                         net (fo=48, routed)          1.052    11.444    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/E[0]
    SLICE_X87Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.568 r  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_24__0/O
                         net (fo=41, routed)          0.510    12.077    top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/time_cnt_reg[5]_0
    SLICE_X87Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.201 f  top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/mem_reg_0_0_i_44/O
                         net (fo=6, routed)           0.901    13.102    top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30_8
    SLICE_X83Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.226 r  top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/mem_reg_0_24_i_13/O
                         net (fo=24, routed)          2.917    16.143    top_earlgrey/u_flash_eflash_n_258
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.576    17.765    top_earlgrey/clk_sys
    RAMB36_X3Y31         RAMB36E1                                     r  top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28/CLKARDCLK
                         clock pessimism             -0.515    17.250    
                         clock uncertainty           -0.074    17.176    
    RAMB36_X3Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.610    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                         -16.143    
  -------------------------------------------------------------------
                         slack                                  0.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 top_earlgrey/rv_plic/u_reg/u_le1_le45/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/rv_plic/u_gateway/ip_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.493%)  route 0.175ns (48.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.438ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.650    -0.597    top_earlgrey/rv_plic/u_reg/u_le1_le45/clk_sys
    SLICE_X61Y98         FDCE                                         r  top_earlgrey/rv_plic/u_reg/u_le1_le45/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  top_earlgrey/rv_plic/u_reg/u_le1_le45/q_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.281    top_earlgrey/rv_plic/u_gateway/reg2hw[le][45][q]
    SLICE_X60Y100        LUT6 (Prop_lut6_I3_O)        0.045    -0.236 r  top_earlgrey/rv_plic/u_gateway/ip[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    top_earlgrey/rv_plic/u_gateway/ip0[45]
    SLICE_X60Y100        FDCE                                         r  top_earlgrey/rv_plic/u_gateway/ip_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.855    -0.438    top_earlgrey/rv_plic/u_gateway/clk_sys
    SLICE_X60Y100        FDCE                                         r  top_earlgrey/rv_plic/u_gateway/ip_reg[45]/C
                         clock pessimism              0.040    -0.398    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.121    -0.277    top_earlgrey/rv_plic/u_gateway/ip_reg[45]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.638    -0.609    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/clk_sys
    SLICE_X57Y75         FDCE                                         r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/Q
                         net (fo=87, routed)          0.228    -0.240    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/ADDRD0
    SLICE_X56Y75         RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.910    -0.383    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/WCLK
    SLICE_X56Y75         RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMA/CLK
                         clock pessimism             -0.213    -0.596    
    SLICE_X56Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.286    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.638    -0.609    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/clk_sys
    SLICE_X57Y75         FDCE                                         r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/Q
                         net (fo=87, routed)          0.228    -0.240    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/ADDRD0
    SLICE_X56Y75         RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.910    -0.383    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/WCLK
    SLICE_X56Y75         RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.596    
    SLICE_X56Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.286    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.638    -0.609    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/clk_sys
    SLICE_X57Y75         FDCE                                         r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/Q
                         net (fo=87, routed)          0.228    -0.240    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/ADDRD0
    SLICE_X56Y75         RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.910    -0.383    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/WCLK
    SLICE_X56Y75         RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMB/CLK
                         clock pessimism             -0.213    -0.596    
    SLICE_X56Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.286    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.638    -0.609    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/clk_sys
    SLICE_X57Y75         FDCE                                         r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/Q
                         net (fo=87, routed)          0.228    -0.240    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/ADDRD0
    SLICE_X56Y75         RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.910    -0.383    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/WCLK
    SLICE_X56Y75         RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.596    
    SLICE_X56Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.286    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.638    -0.609    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/clk_sys
    SLICE_X57Y75         FDCE                                         r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/Q
                         net (fo=87, routed)          0.228    -0.240    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/ADDRD0
    SLICE_X56Y75         RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.910    -0.383    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/WCLK
    SLICE_X56Y75         RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMC/CLK
                         clock pessimism             -0.213    -0.596    
    SLICE_X56Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.286    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.638    -0.609    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/clk_sys
    SLICE_X57Y75         FDCE                                         r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/Q
                         net (fo=87, routed)          0.228    -0.240    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/ADDRD0
    SLICE_X56Y75         RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.910    -0.383    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/WCLK
    SLICE_X56Y75         RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.596    
    SLICE_X56Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.286    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.638    -0.609    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/clk_sys
    SLICE_X57Y75         FDCE                                         r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/Q
                         net (fo=87, routed)          0.228    -0.240    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/ADDRD0
    SLICE_X56Y75         RAMS32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.910    -0.383    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/WCLK
    SLICE_X56Y75         RAMS32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMD/CLK
                         clock pessimism             -0.213    -0.596    
    SLICE_X56Y75         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.286    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.638    -0.609    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/clk_sys
    SLICE_X57Y75         FDCE                                         r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.fifo_wptr_reg[0]/Q
                         net (fo=87, routed)          0.228    -0.240    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/ADDRD0
    SLICE_X56Y75         RAMS32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.910    -0.383    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/WCLK
    SLICE_X56Y75         RAMS32                                       r  top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMD_D1/CLK
                         clock pessimism             -0.213    -0.596    
    SLICE_X56Y75         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.286    top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_96_100/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.727%)  route 0.233ns (62.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.652    -0.595    top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/clk_sys
    SLICE_X109Y83        FDCE                                         r  top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.fifo_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.fifo_wptr_reg[0]/Q
                         net (fo=103, routed)         0.233    -0.221    top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_96_100/ADDRD0
    SLICE_X108Y83        RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_96_100/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.925    -0.368    top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_96_100/WCLK
    SLICE_X108Y83        RAMD32                                       r  top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_96_100/RAMA/CLK
                         clock pessimism             -0.214    -0.582    
    SLICE_X108Y83        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.272    top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_96_100/RAMA
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_unbuf
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkgen/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X5Y16    top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X5Y10    top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_0_30/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X6Y19    top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y13    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X6Y24    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X6Y27    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X7Y11    top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X6Y10    top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_0_31/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X7Y22    top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_21/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13    top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_0_11/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clkgen/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y75    top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg_0_1_60_65/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y75    top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg_0_1_60_65/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y75    top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg_0_1_60_65/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y75    top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg_0_1_60_65/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y75    top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg_0_1_60_65/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y75    top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg_0_1_60_65/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y75    top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg_0_1_60_65/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y75    top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg_0_1_60_65/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y75    top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg_0_1_60_65/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y75    top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg_0_1_60_65/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y67    top_earlgrey/u_xbar_main/u_s1n_30/fifo_h/reqfifo/gen_normal_fifo.storage_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y67    top_earlgrey/u_xbar_main/u_s1n_30/fifo_h/reqfifo/gen_normal_fifo.storage_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y67    top_earlgrey/u_xbar_main/u_s1n_30/fifo_h/reqfifo/gen_normal_fifo.storage_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X68Y67    top_earlgrey/u_xbar_main/u_sm1_22/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_78_83/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X68Y67    top_earlgrey/u_xbar_main/u_sm1_22/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_78_83/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X68Y67    top_earlgrey/u_xbar_main/u_sm1_22/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_78_83/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X68Y67    top_earlgrey/u_xbar_main/u_sm1_22/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_78_83/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X68Y67    top_earlgrey/u_xbar_main/u_sm1_22/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_78_83/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y67    top_earlgrey/u_xbar_main/u_s1n_30/fifo_h/reqfifo/gen_normal_fifo.storage_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y67    top_earlgrey/u_xbar_main/u_s1n_30/fifo_h/reqfifo/gen_normal_fifo.storage_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_unbuf
  To Clock:  clk_fb_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_unbuf
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   clkgen/clk_fb_bufg/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkgen/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clkgen/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_unbuf
  To Clock:  clk_50_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/aes/aes_core/key_dec_q_reg[2][4]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 0.580ns (5.346%)  route 10.270ns (94.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.839    -2.487    top_earlgrey/u_dm_top/i_dm_csrs/clk_sys
    SLICE_X50Y64         FDCE                                         r  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.031 f  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=17, routed)          5.766     3.736    top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X139Y114       LUT2 (Prop_lut2_I0_O)        0.124     3.860 f  top_earlgrey/u_dm_top/i_dm_csrs/data_out_read_q[3]_i_2/O
                         net (fo=125, routed)         4.503     8.363    top_earlgrey/aes/aes_core/key_init_new_q_reg[0]
    SLICE_X133Y140       FDCE                                         f  top_earlgrey/aes/aes_core/key_dec_q_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.568    17.758    top_earlgrey/aes/aes_core/clk_sys
    SLICE_X133Y140       FDCE                                         r  top_earlgrey/aes/aes_core/key_dec_q_reg[2][4]/C
                         clock pessimism             -0.507    17.250    
                         clock uncertainty           -0.074    17.176    
    SLICE_X133Y140       FDCE (Recov_fdce_C_CLR)     -0.405    16.771    top_earlgrey/aes/aes_core/key_dec_q_reg[2][4]
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.437ns  (required time - arrival time)
  Source:                 top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/aes/aes_core/key_init_q_reg[2][28]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 0.580ns (5.370%)  route 10.221ns (94.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 17.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.839    -2.487    top_earlgrey/u_dm_top/i_dm_csrs/clk_sys
    SLICE_X50Y64         FDCE                                         r  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.031 f  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=17, routed)          5.746     3.716    top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X137Y126       LUT2 (Prop_lut2_I0_O)        0.124     3.840 f  top_earlgrey/u_dm_top/i_dm_csrs/key_init_q[7][30]_i_2/O
                         net (fo=125, routed)         4.475     8.314    top_earlgrey/aes/aes_core/key_dec_q_reg[7][28]_0
    SLICE_X103Y132       FDCE                                         f  top_earlgrey/aes/aes_core/key_init_q_reg[2][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.548    17.738    top_earlgrey/aes/aes_core/clk_sys
    SLICE_X103Y132       FDCE                                         r  top_earlgrey/aes/aes_core/key_init_q_reg[2][28]/C
                         clock pessimism             -0.507    17.230    
                         clock uncertainty           -0.074    17.156    
    SLICE_X103Y132       FDCE (Recov_fdce_C_CLR)     -0.405    16.751    top_earlgrey/aes/aes_core/key_init_q_reg[2][28]
  -------------------------------------------------------------------
                         required time                         16.751    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  8.437    

Slack (MET) :             8.440ns  (required time - arrival time)
  Source:                 top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/aes/aes_core/key_dec_q_reg[4][12]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        10.817ns  (logic 0.580ns (5.362%)  route 10.237ns (94.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 17.757 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.839    -2.487    top_earlgrey/u_dm_top/i_dm_csrs/clk_sys
    SLICE_X50Y64         FDCE                                         r  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.031 f  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=17, routed)          5.766     3.736    top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X139Y114       LUT2 (Prop_lut2_I0_O)        0.124     3.860 f  top_earlgrey/u_dm_top/i_dm_csrs/data_out_read_q[3]_i_2/O
                         net (fo=125, routed)         4.471     8.330    top_earlgrey/aes/aes_core/key_init_new_q_reg[0]
    SLICE_X126Y140       FDCE                                         f  top_earlgrey/aes/aes_core/key_dec_q_reg[4][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.567    17.757    top_earlgrey/aes/aes_core/clk_sys
    SLICE_X126Y140       FDCE                                         r  top_earlgrey/aes/aes_core/key_dec_q_reg[4][12]/C
                         clock pessimism             -0.507    17.249    
                         clock uncertainty           -0.074    17.175    
    SLICE_X126Y140       FDCE (Recov_fdce_C_CLR)     -0.405    16.770    top_earlgrey/aes/aes_core/key_dec_q_reg[4][12]
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  8.440    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/aes/aes_core/key_init_q_reg[2][4]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        10.876ns  (logic 0.580ns (5.333%)  route 10.296ns (94.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.241ns = ( 17.759 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.839    -2.487    top_earlgrey/u_dm_top/i_dm_csrs/clk_sys
    SLICE_X50Y64         FDCE                                         r  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.031 f  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=17, routed)          5.766     3.736    top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X139Y114       LUT2 (Prop_lut2_I0_O)        0.124     3.860 f  top_earlgrey/u_dm_top/i_dm_csrs/data_out_read_q[3]_i_2/O
                         net (fo=125, routed)         4.530     8.390    top_earlgrey/aes/aes_core/key_init_new_q_reg[0]
    SLICE_X132Y141       FDCE                                         f  top_earlgrey/aes/aes_core/key_init_q_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.569    17.759    top_earlgrey/aes/aes_core/clk_sys
    SLICE_X132Y141       FDCE                                         r  top_earlgrey/aes/aes_core/key_init_q_reg[2][4]/C
                         clock pessimism             -0.507    17.251    
                         clock uncertainty           -0.074    17.177    
    SLICE_X132Y141       FDCE (Recov_fdce_C_CLR)     -0.319    16.858    top_earlgrey/aes/aes_core/key_init_q_reg[2][4]
  -------------------------------------------------------------------
                         required time                         16.858    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  8.469    

Slack (MET) :             8.473ns  (required time - arrival time)
  Source:                 top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/aes/aes_core/key_init_q_reg[4][13]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        10.785ns  (logic 0.580ns (5.378%)  route 10.205ns (94.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.839    -2.487    top_earlgrey/u_dm_top/i_dm_csrs/clk_sys
    SLICE_X50Y64         FDCE                                         r  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.031 f  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=17, routed)          5.766     3.736    top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X139Y114       LUT2 (Prop_lut2_I0_O)        0.124     3.860 f  top_earlgrey/u_dm_top/i_dm_csrs/data_out_read_q[3]_i_2/O
                         net (fo=125, routed)         4.439     8.298    top_earlgrey/aes/aes_core/key_init_new_q_reg[0]
    SLICE_X127Y142       FDCE                                         f  top_earlgrey/aes/aes_core/key_init_q_reg[4][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.568    17.758    top_earlgrey/aes/aes_core/clk_sys
    SLICE_X127Y142       FDCE                                         r  top_earlgrey/aes/aes_core/key_init_q_reg[4][13]/C
                         clock pessimism             -0.507    17.250    
                         clock uncertainty           -0.074    17.176    
    SLICE_X127Y142       FDCE (Recov_fdce_C_CLR)     -0.405    16.771    top_earlgrey/aes/aes_core/key_init_q_reg[4][13]
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  8.473    

Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/aes/aes_core/key_init_q_reg[5][29]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        10.661ns  (logic 0.580ns (5.440%)  route 10.081ns (94.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 17.740 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.839    -2.487    top_earlgrey/u_dm_top/i_dm_csrs/clk_sys
    SLICE_X50Y64         FDCE                                         r  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.031 f  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=17, routed)          5.746     3.716    top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X137Y126       LUT2 (Prop_lut2_I0_O)        0.124     3.840 f  top_earlgrey/u_dm_top/i_dm_csrs/key_init_q[7][30]_i_2/O
                         net (fo=125, routed)         4.335     8.174    top_earlgrey/aes/aes_core/key_dec_q_reg[7][28]_0
    SLICE_X103Y134       FDCE                                         f  top_earlgrey/aes/aes_core/key_init_q_reg[5][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.550    17.740    top_earlgrey/aes/aes_core/clk_sys
    SLICE_X103Y134       FDCE                                         r  top_earlgrey/aes/aes_core/key_init_q_reg[5][29]/C
                         clock pessimism             -0.507    17.232    
                         clock uncertainty           -0.074    17.158    
    SLICE_X103Y134       FDCE (Recov_fdce_C_CLR)     -0.405    16.753    top_earlgrey/aes/aes_core/key_init_q_reg[5][29]
  -------------------------------------------------------------------
                         required time                         16.753    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/aes/aes_core/key_init_q_reg[4][29]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        10.504ns  (logic 0.580ns (5.521%)  route 9.924ns (94.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.259ns = ( 17.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.839    -2.487    top_earlgrey/u_dm_top/i_dm_csrs/clk_sys
    SLICE_X50Y64         FDCE                                         r  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.031 f  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=17, routed)          5.766     3.736    top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X139Y114       LUT2 (Prop_lut2_I0_O)        0.124     3.860 f  top_earlgrey/u_dm_top/i_dm_csrs/data_out_read_q[3]_i_2/O
                         net (fo=125, routed)         4.158     8.018    top_earlgrey/aes/aes_core/key_init_new_q_reg[0]
    SLICE_X103Y135       FDCE                                         f  top_earlgrey/aes/aes_core/key_init_q_reg[4][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.551    17.741    top_earlgrey/aes/aes_core/clk_sys
    SLICE_X103Y135       FDCE                                         r  top_earlgrey/aes/aes_core/key_init_q_reg[4][29]/C
                         clock pessimism             -0.507    17.233    
                         clock uncertainty           -0.074    17.159    
    SLICE_X103Y135       FDCE (Recov_fdce_C_CLR)     -0.405    16.754    top_earlgrey/aes/aes_core/key_init_q_reg[4][29]
  -------------------------------------------------------------------
                         required time                         16.754    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.851ns  (required time - arrival time)
  Source:                 top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/aes/aes_core/key_dec_q_reg[4][15]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        10.401ns  (logic 0.580ns (5.576%)  route 9.821ns (94.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.248ns = ( 17.752 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.839    -2.487    top_earlgrey/u_dm_top/i_dm_csrs/clk_sys
    SLICE_X50Y64         FDCE                                         r  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.031 f  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=17, routed)          5.766     3.736    top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X139Y114       LUT2 (Prop_lut2_I0_O)        0.124     3.860 f  top_earlgrey/u_dm_top/i_dm_csrs/data_out_read_q[3]_i_2/O
                         net (fo=125, routed)         4.054     7.914    top_earlgrey/aes/aes_core/key_init_new_q_reg[0]
    SLICE_X106Y141       FDCE                                         f  top_earlgrey/aes/aes_core/key_dec_q_reg[4][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.562    17.752    top_earlgrey/aes/aes_core/clk_sys
    SLICE_X106Y141       FDCE                                         r  top_earlgrey/aes/aes_core/key_dec_q_reg[4][15]/C
                         clock pessimism             -0.507    17.244    
                         clock uncertainty           -0.074    17.170    
    SLICE_X106Y141       FDCE (Recov_fdce_C_CLR)     -0.405    16.765    top_earlgrey/aes/aes_core/key_dec_q_reg[4][15]
  -------------------------------------------------------------------
                         required time                         16.765    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  8.851    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/aes/aes_core/key_init_q_reg[4][16]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        10.361ns  (logic 0.580ns (5.598%)  route 9.781ns (94.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 17.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.839    -2.487    top_earlgrey/u_dm_top/i_dm_csrs/clk_sys
    SLICE_X50Y64         FDCE                                         r  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.031 f  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=17, routed)          5.766     3.736    top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X139Y114       LUT2 (Prop_lut2_I0_O)        0.124     3.860 f  top_earlgrey/u_dm_top/i_dm_csrs/data_out_read_q[3]_i_2/O
                         net (fo=125, routed)         4.015     7.875    top_earlgrey/aes/aes_core/key_init_new_q_reg[0]
    SLICE_X103Y133       FDCE                                         f  top_earlgrey/aes/aes_core/key_init_q_reg[4][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.549    17.739    top_earlgrey/aes/aes_core/clk_sys
    SLICE_X103Y133       FDCE                                         r  top_earlgrey/aes/aes_core/key_init_q_reg[4][16]/C
                         clock pessimism             -0.507    17.231    
                         clock uncertainty           -0.074    17.157    
    SLICE_X103Y133       FDCE (Recov_fdce_C_CLR)     -0.405    16.752    top_earlgrey/aes/aes_core/key_init_q_reg[4][16]
  -------------------------------------------------------------------
                         required time                         16.752    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.882ns  (required time - arrival time)
  Source:                 top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/aes/aes_core/key_dec_q_reg[2][5]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        10.377ns  (logic 0.580ns (5.589%)  route 9.797ns (94.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.241ns = ( 17.759 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.728    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.839    -2.487    top_earlgrey/u_dm_top/i_dm_csrs/clk_sys
    SLICE_X50Y64         FDCE                                         r  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.031 f  top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=17, routed)          5.766     3.736    top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X139Y114       LUT2 (Prop_lut2_I0_O)        0.124     3.860 f  top_earlgrey/u_dm_top/i_dm_csrs/data_out_read_q[3]_i_2/O
                         net (fo=125, routed)         4.031     7.890    top_earlgrey/aes/aes_core/key_init_new_q_reg[0]
    SLICE_X139Y140       FDCE                                         f  top_earlgrey/aes/aes_core/key_dec_q_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.586    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    14.380 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.718    16.098    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.189 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       1.569    17.759    top_earlgrey/aes/aes_core/clk_sys
    SLICE_X139Y140       FDCE                                         r  top_earlgrey/aes/aes_core/key_dec_q_reg[2][5]/C
                         clock pessimism             -0.507    17.251    
                         clock uncertainty           -0.074    17.177    
    SLICE_X139Y140       FDCE (Recov_fdce_C_CLR)     -0.405    16.772    top_earlgrey/aes/aes_core/key_dec_q_reg[2][5]
  -------------------------------------------------------------------
                         required time                         16.772    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                  8.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.418%)  route 0.490ns (72.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.582    -0.666    top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/clk_sys
    SLICE_X58Y107        FDCE                                         r  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.525 f  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/Q
                         net (fo=2, routed)           0.234    -0.290    top_earlgrey/u_dm_top/i_dm_csrs/reg2hw[control][rst_rxfifo][q]
    SLICE_X58Y107        LUT3 (Prop_lut3_I2_O)        0.044    -0.246 f  top_earlgrey/u_dm_top/i_dm_csrs/fifo_wptr[3]_i_3/O
                         net (fo=35, routed)          0.255     0.009    top_earlgrey/spi_device/u_rx_fifo/intq_reg[0]
    SLICE_X60Y108        FDCE                                         f  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.853    -0.440    top_earlgrey/spi_device/u_rx_fifo/clk_sys
    SLICE_X60Y108        FDCE                                         r  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[0]/C
                         clock pessimism             -0.210    -0.650    
    SLICE_X60Y108        FDCE (Remov_fdce_C_CLR)     -0.129    -0.779    top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 top_earlgrey/spi_device/u_reg/u_control_rst_txfifo/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/spi_device/u_tx_fifo/sync_rptr/intq_reg[0]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.050%)  route 0.587ns (75.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.582    -0.666    top_earlgrey/spi_device/u_reg/u_control_rst_txfifo/clk_sys
    SLICE_X58Y107        FDCE                                         r  top_earlgrey/spi_device/u_reg/u_control_rst_txfifo/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.525 f  top_earlgrey/spi_device/u_reg/u_control_rst_txfifo/q_reg[0]/Q
                         net (fo=2, routed)           0.169    -0.356    top_earlgrey/u_dm_top/i_dm_csrs/reg2hw[control][rst_txfifo][q]
    SLICE_X58Y107        LUT3 (Prop_lut3_I2_O)        0.045    -0.311 f  top_earlgrey/u_dm_top/i_dm_csrs/fifo_wptr[2]_i_3/O
                         net (fo=34, routed)          0.418     0.108    top_earlgrey/spi_device/u_tx_fifo/sync_rptr/q_reg[0]_0
    SLICE_X62Y109        FDCE                                         f  top_earlgrey/spi_device/u_tx_fifo/sync_rptr/intq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.851    -0.442    top_earlgrey/spi_device/u_tx_fifo/sync_rptr/clk_sys
    SLICE_X62Y109        FDCE                                         r  top_earlgrey/spi_device/u_tx_fifo/sync_rptr/intq_reg[0]/C
                         clock pessimism             -0.189    -0.631    
    SLICE_X62Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.698    top_earlgrey/spi_device/u_tx_fifo/sync_rptr/intq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[0]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.418%)  route 0.490ns (72.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.582    -0.666    top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/clk_sys
    SLICE_X58Y107        FDCE                                         r  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.525 f  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/Q
                         net (fo=2, routed)           0.234    -0.290    top_earlgrey/u_dm_top/i_dm_csrs/reg2hw[control][rst_rxfifo][q]
    SLICE_X58Y107        LUT3 (Prop_lut3_I2_O)        0.044    -0.246 f  top_earlgrey/u_dm_top/i_dm_csrs/fifo_wptr[3]_i_3/O
                         net (fo=35, routed)          0.255     0.009    top_earlgrey/spi_device/u_rx_fifo/intq_reg[0]
    SLICE_X61Y108        FDCE                                         f  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.853    -0.440    top_earlgrey/spi_device/u_rx_fifo/clk_sys
    SLICE_X61Y108        FDCE                                         r  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[0]/C
                         clock pessimism             -0.210    -0.650    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.154    -0.804    top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                          0.804    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[1]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.418%)  route 0.490ns (72.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.582    -0.666    top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/clk_sys
    SLICE_X58Y107        FDCE                                         r  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.525 f  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/Q
                         net (fo=2, routed)           0.234    -0.290    top_earlgrey/u_dm_top/i_dm_csrs/reg2hw[control][rst_rxfifo][q]
    SLICE_X58Y107        LUT3 (Prop_lut3_I2_O)        0.044    -0.246 f  top_earlgrey/u_dm_top/i_dm_csrs/fifo_wptr[3]_i_3/O
                         net (fo=35, routed)          0.255     0.009    top_earlgrey/spi_device/u_rx_fifo/intq_reg[0]
    SLICE_X61Y108        FDCE                                         f  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.853    -0.440    top_earlgrey/spi_device/u_rx_fifo/clk_sys
    SLICE_X61Y108        FDCE                                         r  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[1]/C
                         clock pessimism             -0.210    -0.650    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.154    -0.804    top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                          0.804    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[2]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.418%)  route 0.490ns (72.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.582    -0.666    top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/clk_sys
    SLICE_X58Y107        FDCE                                         r  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.525 f  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/Q
                         net (fo=2, routed)           0.234    -0.290    top_earlgrey/u_dm_top/i_dm_csrs/reg2hw[control][rst_rxfifo][q]
    SLICE_X58Y107        LUT3 (Prop_lut3_I2_O)        0.044    -0.246 f  top_earlgrey/u_dm_top/i_dm_csrs/fifo_wptr[3]_i_3/O
                         net (fo=35, routed)          0.255     0.009    top_earlgrey/spi_device/u_rx_fifo/intq_reg[0]
    SLICE_X61Y108        FDCE                                         f  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.853    -0.440    top_earlgrey/spi_device/u_rx_fifo/clk_sys
    SLICE_X61Y108        FDCE                                         r  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[2]/C
                         clock pessimism             -0.210    -0.650    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.154    -0.804    top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                          0.804    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.418%)  route 0.490ns (72.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.582    -0.666    top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/clk_sys
    SLICE_X58Y107        FDCE                                         r  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.525 f  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/Q
                         net (fo=2, routed)           0.234    -0.290    top_earlgrey/u_dm_top/i_dm_csrs/reg2hw[control][rst_rxfifo][q]
    SLICE_X58Y107        LUT3 (Prop_lut3_I2_O)        0.044    -0.246 f  top_earlgrey/u_dm_top/i_dm_csrs/fifo_wptr[3]_i_3/O
                         net (fo=35, routed)          0.255     0.009    top_earlgrey/spi_device/u_rx_fifo/intq_reg[0]
    SLICE_X61Y108        FDCE                                         f  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.853    -0.440    top_earlgrey/spi_device/u_rx_fifo/clk_sys
    SLICE_X61Y108        FDCE                                         r  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[1]/C
                         clock pessimism             -0.210    -0.650    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.154    -0.804    top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.804    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[2]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.418%)  route 0.490ns (72.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.582    -0.666    top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/clk_sys
    SLICE_X58Y107        FDCE                                         r  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.525 f  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/Q
                         net (fo=2, routed)           0.234    -0.290    top_earlgrey/u_dm_top/i_dm_csrs/reg2hw[control][rst_rxfifo][q]
    SLICE_X58Y107        LUT3 (Prop_lut3_I2_O)        0.044    -0.246 f  top_earlgrey/u_dm_top/i_dm_csrs/fifo_wptr[3]_i_3/O
                         net (fo=35, routed)          0.255     0.009    top_earlgrey/spi_device/u_rx_fifo/intq_reg[0]
    SLICE_X61Y108        FDCE                                         f  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.853    -0.440    top_earlgrey/spi_device/u_rx_fifo/clk_sys
    SLICE_X61Y108        FDCE                                         r  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[2]/C
                         clock pessimism             -0.210    -0.650    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.154    -0.804    top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.804    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[3]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.418%)  route 0.490ns (72.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.582    -0.666    top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/clk_sys
    SLICE_X58Y107        FDCE                                         r  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.525 f  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/Q
                         net (fo=2, routed)           0.234    -0.290    top_earlgrey/u_dm_top/i_dm_csrs/reg2hw[control][rst_rxfifo][q]
    SLICE_X58Y107        LUT3 (Prop_lut3_I2_O)        0.044    -0.246 f  top_earlgrey/u_dm_top/i_dm_csrs/fifo_wptr[3]_i_3/O
                         net (fo=35, routed)          0.255     0.009    top_earlgrey/spi_device/u_rx_fifo/intq_reg[0]
    SLICE_X61Y108        FDCE                                         f  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.853    -0.440    top_earlgrey/spi_device/u_rx_fifo/clk_sys
    SLICE_X61Y108        FDCE                                         r  top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[3]/C
                         clock pessimism             -0.210    -0.650    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.154    -0.804    top_earlgrey/spi_device/u_rx_fifo/fifo_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.804    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/spi_device/u_rx_fifo/sync_wptr/intq_reg[0]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.185ns (22.882%)  route 0.623ns (77.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.582    -0.666    top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/clk_sys
    SLICE_X58Y107        FDCE                                         r  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.525 f  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/Q
                         net (fo=2, routed)           0.234    -0.290    top_earlgrey/u_dm_top/i_dm_csrs/reg2hw[control][rst_rxfifo][q]
    SLICE_X58Y107        LUT3 (Prop_lut3_I2_O)        0.044    -0.246 f  top_earlgrey/u_dm_top/i_dm_csrs/fifo_wptr[3]_i_3/O
                         net (fo=35, routed)          0.389     0.143    top_earlgrey/spi_device/u_rx_fifo/sync_wptr/intq_reg[0]_0
    SLICE_X62Y107        FDCE                                         f  top_earlgrey/spi_device/u_rx_fifo/sync_wptr/intq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.851    -0.442    top_earlgrey/spi_device/u_rx_fifo/sync_wptr/clk_sys
    SLICE_X62Y107        FDCE                                         r  top_earlgrey/spi_device/u_rx_fifo/sync_wptr/intq_reg[0]/C
                         clock pessimism             -0.189    -0.631    
    SLICE_X62Y107        FDCE (Remov_fdce_C_CLR)     -0.129    -0.760    top_earlgrey/spi_device/u_rx_fifo/sync_wptr/intq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.760    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_earlgrey/spi_device/u_rx_fifo/sync_wptr/intq_reg[1]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.185ns (22.882%)  route 0.623ns (77.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.683    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.582    -0.666    top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/clk_sys
    SLICE_X58Y107        FDCE                                         r  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.525 f  top_earlgrey/spi_device/u_reg/u_control_rst_rxfifo/q_reg[0]/Q
                         net (fo=2, routed)           0.234    -0.290    top_earlgrey/u_dm_top/i_dm_csrs/reg2hw[control][rst_rxfifo][q]
    SLICE_X58Y107        LUT3 (Prop_lut3_I2_O)        0.044    -0.246 f  top_earlgrey/u_dm_top/i_dm_csrs/fifo_wptr[3]_i_3/O
                         net (fo=35, routed)          0.389     0.143    top_earlgrey/spi_device/u_rx_fifo/sync_wptr/intq_reg[0]_0
    SLICE_X62Y107        FDCE                                         f  top_earlgrey/spi_device/u_rx_fifo/sync_wptr/intq_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.912    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clkgen/clk_50_bufg/O
                         net (fo=16434, routed)       0.851    -0.442    top_earlgrey/spi_device/u_rx_fifo/sync_wptr/clk_sys
    SLICE_X62Y107        FDCE                                         r  top_earlgrey/spi_device/u_rx_fifo/sync_wptr/intq_reg[1]/C
                         clock pessimism             -0.189    -0.631    
    SLICE_X62Y107        FDCE (Remov_fdce_C_CLR)     -0.129    -0.760    top_earlgrey/spi_device/u_rx_fifo/sync_wptr/intq_reg[1]
  -------------------------------------------------------------------
                         required time                          0.760    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.902    





