$date
	Fri Sep 15 16:47:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module topmodule_tb $end
$var wire 32 ! result [31:0] $end
$var reg 1 " clk $end
$var reg 1 # instruct_en $end
$var reg 1 $ rst $end
$scope module u_topmodule $end
$var wire 1 " clk $end
$var wire 1 # instruct_en $end
$var wire 1 $ rst $end
$var wire 32 % wrapper_mem_o_for_data_mem_i [31:0] $end
$var wire 32 & wrapper_mem_o [31:0] $end
$var wire 4 ' store_op [3:0] $end
$var wire 5 ( rs2_addr [4:0] $end
$var wire 5 ) rs1_addr [4:0] $end
$var wire 32 * result [31:0] $end
$var wire 1 + reg_write $end
$var wire 1 , rd_sel $end
$var wire 5 - rd_addr [4:0] $end
$var wire 32 . pc [31:0] $end
$var wire 1 / op_b_sel $end
$var wire 32 0 op_b [31:0] $end
$var wire 32 1 op_a [31:0] $end
$var wire 1 2 mem_write $end
$var wire 1 3 mem_read $end
$var wire 32 4 instruction [31:0] $end
$var wire 32 5 imm [31:0] $end
$var wire 32 6 data_in_rf [31:0] $end
$var wire 1 7 branch $end
$var wire 32 8 alu_op_b [31:0] $end
$var wire 5 9 alu_op [4:0] $end
$scope module U_rf0 $end
$var wire 1 " clk $end
$var wire 32 : data_in [31:0] $end
$var wire 1 $ rst $end
$var wire 5 ; rs2_addr [4:0] $end
$var wire 5 < rs1_addr [4:0] $end
$var wire 5 = rd_addr [4:0] $end
$var wire 32 > op_b [31:0] $end
$var wire 32 ? op_a [31:0] $end
$var wire 1 + en $end
$var integer 32 @ i [31:0] $end
$upscope $end
$scope module u_alu $end
$var wire 32 A op_a [31:0] $end
$var wire 32 B op_b [31:0] $end
$var wire 5 C alu_op [4:0] $end
$var reg 32 D result [31:0] $end
$upscope $end
$scope module u_cu $end
$var wire 32 E instruction [31:0] $end
$var reg 5 F alu_op [4:0] $end
$var reg 1 7 branch $end
$var reg 32 G imm [31:0] $end
$var reg 1 3 mem_read $end
$var reg 1 2 mem_write $end
$var reg 1 / op_b_sel $end
$var reg 5 H rd_addr [4:0] $end
$var reg 1 , rd_sel $end
$var reg 1 + reg_write $end
$var reg 5 I rs1_addr [4:0] $end
$var reg 5 J rs2_addr [4:0] $end
$upscope $end
$scope module u_ir0 $end
$var wire 7 K addr_instr_mem [6:0] $end
$var wire 1 " clk $end
$var wire 1 # instruct_en $end
$var reg 32 L instruction [31:0] $end
$upscope $end
$scope module u_pc $end
$var wire 1 7 branch $end
$var wire 1 " clk $end
$var wire 32 M imm [31:0] $end
$var wire 32 N result [31:0] $end
$var wire 1 $ rst $end
$var reg 32 O pc [31:0] $end
$upscope $end
$scope module u_wm0 $end
$var wire 1 " clk $end
$var wire 32 P instruction [31:0] $end
$var wire 14 Q mem_addr [13:0] $end
$var wire 1 3 mem_read $end
$var wire 1 2 mem_write $end
$var wire 32 R wrapper_mem_i [31:0] $end
$var wire 32 S data_mem_o [31:0] $end
$var reg 4 T store_op [3:0] $end
$var reg 32 U wrapper_mem_o [31:0] $end
$var reg 32 V wrapper_mem_o_for_data_mem_i [31:0] $end
$scope module u_dm $end
$var wire 1 " clk $end
$var wire 32 W data_mem_i [31:0] $end
$var wire 12 X mem_addr [11:0] $end
$var wire 1 3 mem_read $end
$var wire 1 2 mem_write $end
$var wire 4 Y write_mask [3:0] $end
$var reg 32 Z data_mem_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
b0 O
bx N
bx M
bx L
b0 K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
b100000 @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
x7
bx 6
bx 5
bx 4
x3
x2
bx 1
bx 0
x/
b0 .
bx -
x,
x+
bx *
bx )
bx (
bx '
bx &
bx %
0$
0#
0"
bx !
$end
#5
b100000 @
1"
#10
0"
#15
b1 K
b100 .
b100 O
b0 %
b0 V
b0 W
b1 X
b100 6
b100 :
b100 Q
b100 !
b100 *
b100 D
b100 N
b100 8
b100 B
b0 0
b0 >
b0 R
b0 1
b0 ?
b0 A
1+
b1010 9
b1010 C
b1010 F
1,
1/
b1 -
b1 =
b1 H
b100 5
b100 G
b100 M
b100 (
b100 ;
b100 J
b0 )
b0 <
b0 I
b1 '
b1 T
b1 Y
b10000000000000010010011 4
b10000000000000010010011 E
b10000000000000010010011 L
b10000000000000010010011 P
1"
1#
1$
#20
0"
#25
b100 %
b100 V
b100 W
b10 K
b100 1
b100 ?
b100 A
b100 0
b100 >
b100 R
b1000 .
b1000 O
b10 X
b1000 6
b1000 :
b1000 Q
b1000 !
b1000 *
b1000 D
b1000 N
b100 8
b100 B
b0 9
b0 C
b0 F
0/
b10 -
b10 =
b10 H
b1 (
b1 ;
b1 J
b1 )
b1 <
b1 I
b1 '
b1 T
b1 Y
b100001000000100110011 4
b100001000000100110011 E
b100001000000100110011 L
b100001000000100110011 P
1"
#30
0"
#35
b11 K
b1100 .
b1100 O
b10000000100 %
b10000000100 V
b10000000100 W
b0 X
b1 6
b1 :
b1 Q
b1 !
b1 *
b1 D
b1 N
b1000 1
b1000 ?
b1000 A
b10100 9
b10100 C
b10100 F
17
b11111111111000 5
b11111111111000 G
b11111111111000 M
b10 )
b10 <
b10 I
b110 '
b110 T
b110 Y
b11111110000100010001110011100011 4
b11111110000100010001110011100011 E
b11111110000100010001110011100011 L
b11111110000100010001110011100011 P
1"
#40
0"
#45
b1 K
b100000000000100 .
b100000000000100 O
b10 X
b1000 6
b1000 :
b1000 Q
b1000 !
b1000 *
b1000 D
b1000 N
b1 0
b1 >
b1 R
b100 1
b100 ?
b100 A
b1010 9
b1010 C
b1010 F
1/
12
b100 5
b100 G
b100 M
b10 (
b10 ;
b10 J
b1 )
b1 <
b1 I
b0xxxxxxxx &
b0xxxxxxxx U
b1 %
b1 V
b1 W
b1111 '
b1111 T
b1111 Y
b1000001010001000100011 4
b1000001010001000100011 E
b1000001010001000100011 L
b1000001010001000100011 P
1"
#50
0"
#55
b10 K
b1 S
b1 Z
b100000000001000 .
b100000000001000 O
b100 %
b100 V
b100 W
b100 0
b100 >
b100 R
b0 9
b0 C
b0 F
0/
b1 (
b1 ;
b1 J
b1 &
b1 U
b1 '
b1 T
b1 Y
b100001000000100110011 4
b100001000000100110011 E
b100001000000100110011 L
b100001000000100110011 P
1"
#60
0"
#65
b11 K
b100000000001100 .
b100000000001100 O
bx S
bx Z
bx &
bx U
b10000000100 %
b10000000100 V
b10000000100 W
b0 X
b1 6
b1 :
b1 Q
b1 !
b1 *
b1 D
b1 N
b1000 1
b1000 ?
b1000 A
b10100 9
b10100 C
b10100 F
b11111111111000 5
b11111111111000 G
b11111111111000 M
b10 )
b10 <
b10 I
b110 '
b110 T
b110 Y
b11111110000100010001110011100011 4
b11111110000100010001110011100011 E
b11111110000100010001110011100011 L
b11111110000100010001110011100011 P
1"
#70
0"
#75
b1 K
b1000000000000100 .
b1000000000000100 O
b100 S
b100 Z
b10 X
b1000 6
b1000 :
b1000 Q
b1000 !
b1000 *
b1000 D
b1000 N
b1 0
b1 >
b1 R
b100 1
b100 ?
b100 A
b1010 9
b1010 C
b1010 F
1/
b100 5
b100 G
b100 M
b10 (
b10 ;
b10 J
b1 )
b1 <
b1 I
b100 &
b100 U
b1 %
b1 V
b1 W
b1111 '
b1111 T
b1111 Y
b1000001010001000100011 4
b1000001010001000100011 E
b1000001010001000100011 L
b1000001010001000100011 P
1"
#80
0"
#85
b1 &
b1 U
b10 K
b1 S
b1 Z
b1000000000001000 .
b1000000000001000 O
b100 %
b100 V
b100 W
b100 0
b100 >
b100 R
b0 9
b0 C
b0 F
0/
b1 (
b1 ;
b1 J
b1 '
b1 T
b1 Y
b100001000000100110011 4
b100001000000100110011 E
b100001000000100110011 L
b100001000000100110011 P
1"
#90
0"
#95
b11 K
b1000000000001100 .
b1000000000001100 O
bx0000000000000100xxxxxxxx S
bx0000000000000100xxxxxxxx Z
b100 &
b100 U
b10000000100 %
b10000000100 V
b10000000100 W
b0 X
b1 6
b1 :
b1 Q
b1 !
b1 *
b1 D
b1 N
b1000 1
b1000 ?
b1000 A
b10100 9
b10100 C
b10100 F
b11111111111000 5
b11111111111000 G
b11111111111000 M
b10 )
b10 <
b10 I
b110 '
b110 T
b110 Y
b11111110000100010001110011100011 4
b11111110000100010001110011100011 E
b11111110000100010001110011100011 L
b11111110000100010001110011100011 P
1"
#100
0"
#105
b1 K
b1100000000000100 .
b1100000000000100 O
b100 S
b100 Z
b10 X
b1000 6
b1000 :
b1000 Q
b1000 !
b1000 *
b1000 D
b1000 N
b1 0
b1 >
b1 R
b100 1
b100 ?
b100 A
b1010 9
b1010 C
b1010 F
1/
b100 5
b100 G
b100 M
b10 (
b10 ;
b10 J
b1 )
b1 <
b1 I
b100 &
b100 U
b1 %
b1 V
b1 W
b1111 '
b1111 T
b1111 Y
b1000001010001000100011 4
b1000001010001000100011 E
b1000001010001000100011 L
b1000001010001000100011 P
1"
#110
0"
#115
b1 &
b1 U
b10 K
b1 S
b1 Z
b1100000000001000 .
b1100000000001000 O
b100 %
b100 V
b100 W
b100 0
b100 >
b100 R
b0 9
b0 C
b0 F
0/
b1 (
b1 ;
b1 J
b1 '
b1 T
b1 Y
b100001000000100110011 4
b100001000000100110011 E
b100001000000100110011 L
b100001000000100110011 P
1"
#120
0"
#125
b11 K
b1100000000001100 .
b1100000000001100 O
bx0000000000000100xxxxxxxx S
bx0000000000000100xxxxxxxx Z
b100 &
b100 U
b10000000100 %
b10000000100 V
b10000000100 W
b0 X
b1 6
b1 :
b1 Q
b1 !
b1 *
b1 D
b1 N
b1000 1
b1000 ?
b1000 A
b10100 9
b10100 C
b10100 F
b11111111111000 5
b11111111111000 G
b11111111111000 M
b10 )
b10 <
b10 I
b110 '
b110 T
b110 Y
b11111110000100010001110011100011 4
b11111110000100010001110011100011 E
b11111110000100010001110011100011 L
b11111110000100010001110011100011 P
1"
#130
0"
#135
b1 K
b10000000000000100 .
b10000000000000100 O
b100 S
b100 Z
b10 X
b1000 6
b1000 :
b1000 Q
b1000 !
b1000 *
b1000 D
b1000 N
b1 0
b1 >
b1 R
b100 1
b100 ?
b100 A
b1010 9
b1010 C
b1010 F
1/
b100 5
b100 G
b100 M
b10 (
b10 ;
b10 J
b1 )
b1 <
b1 I
b100 &
b100 U
b1 %
b1 V
b1 W
b1111 '
b1111 T
b1111 Y
b1000001010001000100011 4
b1000001010001000100011 E
b1000001010001000100011 L
b1000001010001000100011 P
1"
