#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 14 04:26:02 2020
# Process ID: 9300
# Current directory: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1
# Command line: vivado.exe -log display_decoder_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_decoder_wrapper.tcl
# Log file: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/display_decoder_wrapper.vds
# Journal file: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display_decoder_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top display_decoder_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 981.191 ; gain = 234.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_decoder_wrapper' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'display_decoder' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/synth/display_decoder.v:13]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_Segment_LED_Interface_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_Segment_LED_Interface_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_Segment_LED_Interface_0_0' (1#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_Segment_LED_Interface_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_a_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_a_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_a_0_0' (2#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_a_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_b_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_b_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_b_0_0' (3#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_b_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_c_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_c_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_c_0_0' (4#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_c_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_d_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_d_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_d_0_0' (5#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_d_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_e_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_e_0_0' (6#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_e_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_f_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_f_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_f_0_0' (7#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_f_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_segment_g_0_0' [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_g_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_segment_g_0_0' (8#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/.Xil/Vivado-9300-LAPTOP-STEFAN/realtime/display_decoder_segment_g_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder' (9#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/synth/display_decoder.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_wrapper' (10#1) [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1054.199 ; gain = 307.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1054.199 ; gain = 307.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1054.199 ; gain = 307.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1054.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/display_decoder_segment_a_0_0/display_decoder_segment_a_0_0_in_context.xdc] for cell 'display_decoder_i/segment_a_0'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_a_0_0/display_decoder_segment_a_0_0/display_decoder_segment_a_0_0_in_context.xdc] for cell 'display_decoder_i/segment_a_0'
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/display_decoder_segment_b_0_0/display_decoder_segment_b_0_0_in_context.xdc] for cell 'display_decoder_i/segment_b_0'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_b_0_0/display_decoder_segment_b_0_0/display_decoder_segment_b_0_0_in_context.xdc] for cell 'display_decoder_i/segment_b_0'
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/display_decoder_segment_c_0_0/display_decoder_segment_c_0_0_in_context.xdc] for cell 'display_decoder_i/segment_c_0'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_c_0_0/display_decoder_segment_c_0_0/display_decoder_segment_c_0_0_in_context.xdc] for cell 'display_decoder_i/segment_c_0'
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/display_decoder_segment_d_0_0/display_decoder_segment_d_0_0_in_context.xdc] for cell 'display_decoder_i/segment_d_0'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_d_0_0/display_decoder_segment_d_0_0/display_decoder_segment_d_0_0_in_context.xdc] for cell 'display_decoder_i/segment_d_0'
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/display_decoder_segment_e_0_0/display_decoder_segment_e_0_0_in_context.xdc] for cell 'display_decoder_i/segment_e_0'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_e_0_0/display_decoder_segment_e_0_0/display_decoder_segment_e_0_0_in_context.xdc] for cell 'display_decoder_i/segment_e_0'
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/display_decoder_segment_f_0_0/display_decoder_segment_f_0_0_in_context.xdc] for cell 'display_decoder_i/segment_f_0'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_f_0_0/display_decoder_segment_f_0_0/display_decoder_segment_f_0_0_in_context.xdc] for cell 'display_decoder_i/segment_f_0'
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/display_decoder_segment_g_0_0/display_decoder_segment_g_0_0_in_context.xdc] for cell 'display_decoder_i/segment_g_0'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_segment_g_0_0/display_decoder_segment_g_0_0/display_decoder_segment_g_0_0_in_context.xdc] for cell 'display_decoder_i/segment_g_0'
Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/display_decoder_Segment_LED_Interface_0_0/display_decoder_Segment_LED_Interface_0_0_in_context.xdc] for cell 'display_decoder_i/Segment_LED_Interface_0'
Finished Parsing XDC File [c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/ip/display_decoder_Segment_LED_Interface_0_0/display_decoder_Segment_LED_Interface_0_0/display_decoder_Segment_LED_Interface_0_0_in_context.xdc] for cell 'display_decoder_i/Segment_LED_Interface_0'
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_decoder_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_decoder_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1103.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1103.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.348 ; gain = 357.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.348 ; gain = 357.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for display_decoder_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for display_decoder_i/segment_a_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for display_decoder_i/segment_b_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for display_decoder_i/segment_c_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for display_decoder_i/segment_d_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for display_decoder_i/segment_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for display_decoder_i/segment_f_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for display_decoder_i/segment_g_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for display_decoder_i/Segment_LED_Interface_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.348 ; gain = 357.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.348 ; gain = 357.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1103.348 ; gain = 357.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1120.016 ; gain = 373.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1120.016 ; gain = 373.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1129.551 ; gain = 383.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1144.363 ; gain = 398.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1144.363 ; gain = 398.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1144.363 ; gain = 398.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1144.363 ; gain = 398.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1144.363 ; gain = 398.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1144.363 ; gain = 398.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |display_decoder_Segment_LED_Interface_0_0 |         1|
|2     |display_decoder_segment_a_0_0             |         1|
|3     |display_decoder_segment_b_0_0             |         1|
|4     |display_decoder_segment_c_0_0             |         1|
|5     |display_decoder_segment_d_0_0             |         1|
|6     |display_decoder_segment_e_0_0             |         1|
|7     |display_decoder_segment_f_0_0             |         1|
|8     |display_decoder_segment_g_0_0             |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |display_decoder_Segment_LED_Interface_0_0 |     1|
|2     |display_decoder_segment_a_0_0             |     1|
|3     |display_decoder_segment_b_0_0             |     1|
|4     |display_decoder_segment_c_0_0             |     1|
|5     |display_decoder_segment_d_0_0             |     1|
|6     |display_decoder_segment_e_0_0             |     1|
|7     |display_decoder_segment_f_0_0             |     1|
|8     |display_decoder_segment_g_0_0             |     1|
|9     |IBUF                                      |     5|
|10    |OBUF                                      |    15|
+------+------------------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |    42|
|2     |  display_decoder_i |display_decoder |    22|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1144.363 ; gain = 398.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1144.363 ; gain = 348.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1144.363 ; gain = 398.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1156.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 1161.477 ; gain = 704.070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.477 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.runs/synth_1/display_decoder_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_decoder_wrapper_utilization_synth.rpt -pb display_decoder_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 04:27:18 2020...
