# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 2 6 6 6
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
BLOCK 2 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
# CONTEXT CPU 3 2
UNBLOCK 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 4 3
CPU 4 0 0
# CONTEXT CPU 1 4
CPU 4 2 2
CPU 4 4 3
CPU 5 0 0
CPU 5 5 1
CPU 5 2 2
CPU 5 4 3
# CONTEXT CPU 0 6
CPU 6 5 1
CPU 6 2 2
CPU 6 4 3
BLOCK 7 4
CPU 7 6 0
CPU 7 5 1
CPU 7 2 2
# CONTEXT CPU 3 7
BLOCK 8 2
UNBLOCK 8 4
CPU 8 6 0
# CONTEXT CPU 1 8
# CONTEXT CPU 2 8
CPU 8 7 3
BLOCK 9 7
UNBLOCK 9 2
CPU 9 6 0
CPU 9 8 1
CPU 9 9 2
# CONTEXT CPU 3 9
BLOCK 10 8
UNBLOCK 10 7
CPU 10 6 0
# CONTEXT CPU 1 10
# CONTEXT CPU 2 10
CPU 10 10 3
UNBLOCK 11 8
CPU 11 6 0
CPU 11 11 1
CPU 11 12 2
CPU 11 10 3
BLOCK 12 11
BLOCK 12 12
BLOCK 12 10
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
# CONTEXT CPU 3 12
UNBLOCK 13 10
UNBLOCK 13 11
UNBLOCK 13 12
CPU 13 13 0
CPU 13 14 1
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
BLOCK 14 13
BLOCK 14 14
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 13
UNBLOCK 15 14
CPU 15 0 0
# CONTEXT CPU 1 15
CPU 15 3 2
CPU 15 1 3
BLOCK 16 0
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 3 2
CPU 16 1 3
UNBLOCK 17 0
# CONTEXT CPU 0 17
CPU 17 4 1
CPU 17 3 2
CPU 17 1 3
# CONTEXT CPU 0 18
CPU 18 4 1
CPU 18 3 2
# CONTEXT CPU 3 18
CPU 19 5 0
CPU 19 4 1
CPU 19 3 2
# CONTEXT CPU 3 19
BLOCK 20 5
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
CPU 20 3 2
# CONTEXT CPU 3 20
UNBLOCK 21 5
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
CPU 21 3 2
CPU 21 2 3
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
CPU 22 2 3
EXIT 23 2 3
CPU 23 7 0
CPU 23 9 1
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
CPU 24 7 0
CPU 24 9 1
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
CPU 25 7 0
CPU 25 9 1
CPU 25 8 2
# CONTEXT CPU 3 25
CPU 26 7 0
# CONTEXT CPU 1 26
CPU 26 8 2
CPU 26 6 3
BLOCK 27 6
CPU 27 7 0
# CONTEXT CPU 1 27
CPU 27 8 2
# CONTEXT CPU 3 27
BLOCK 28 8
UNBLOCK 28 6
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
UNBLOCK 29 8
# CONTEXT CPU 0 29
CPU 29 10 1
# CONTEXT CPU 2 29
# CONTEXT CPU 3 29
BLOCK 30 10
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30 11 3
UNBLOCK 31 10
CPU 31 12 0
CPU 31 14 1
CPU 31 13 2
CPU 31 11 3
BLOCK 32 12
BLOCK 32 14
BLOCK 32 11
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
CPU 32 13 2
# CONTEXT CPU 3 32
UNBLOCK 33 11
UNBLOCK 33 12
UNBLOCK 33 14
CPU 33 0 0
# CONTEXT CPU 1 33
CPU 33 13 2
# CONTEXT CPU 3 33
CPU 34 0 0
# CONTEXT CPU 1 34
CPU 34 13 2
# CONTEXT CPU 3 34
BLOCK 35 13
CPU 35 0 0
CPU 35 1 1
# CONTEXT CPU 2 35
CPU 35 4 3
EXIT 36 0 0
BLOCK 36 1
UNBLOCK 36 13
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
CPU 36 4 3
EXIT 37 4 3
UNBLOCK 37 1
# CONTEXT CPU 0 37
CPU 37 9 1
# CONTEXT CPU 2 37
# CONTEXT CPU 3 37
BLOCK 38 9
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
CPU 38 5 2
CPU 38 6 3
UNBLOCK 39 9
CPU 39 3 0
# CONTEXT CPU 1 39
CPU 39 5 2
CPU 39 6 3
EXIT 40 3 0
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
CPU 40 6 3
EXIT 41 6 3
# CONTEXT CPU 0 41
CPU 41 7 1
# CONTEXT CPU 2 41
# CONTEXT CPU 3 41
# CONTEXT CPU 0 42
CPU 42 7 1
# CONTEXT CPU 2 42
CPU 42 11 3
CPU 43 8 0
CPU 43 7 1
CPU 43 10 2
CPU 43 11 3
EXIT 44 7 1
CPU 44 8 0
# CONTEXT CPU 1 44
CPU 44 10 2
CPU 44 11 3
CPU 45 8 0
# CONTEXT CPU 1 45
CPU 45 10 2
CPU 45 11 3
CPU 46 8 0
# CONTEXT CPU 1 46
CPU 46 10 2
CPU 46 11 3
CPU 47 8 0
CPU 47 12 1
CPU 47 10 2
CPU 47 11 3
EXIT 48 8 0
BLOCK 48 12
EXIT 48 11 3
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
CPU 48 10 2
# CONTEXT CPU 3 48
EXIT 49 10 2
UNBLOCK 49 12
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
CPU 51 14 0
CPU 51 13 1
# CONTEXT CPU 2 51
CPU 51 1 3
BLOCK 52 14
BLOCK 52 13
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
CPU 52 9 2
CPU 52 1 3
BLOCK 53 9
EXIT 53 1 3
UNBLOCK 53 13
UNBLOCK 53 14
# CONTEXT CPU 0 53
CPU 53 12 1
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
BLOCK 54 12
UNBLOCK 54 9
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
# CONTEXT CPU 2 54
# CONTEXT CPU 3 54
UNBLOCK 55 12
CPU 55 5 0
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
# CONTEXT CPU 3 55
CPU 56 5 0
# CONTEXT CPU 1 56
CPU 56 13 2
CPU 56 14 3
BLOCK 57 14
CPU 57 5 0
CPU 57 9 1
CPU 57 13 2
# CONTEXT CPU 3 57
EXIT 58 5 0
BLOCK 58 13
UNBLOCK 58 14
# CONTEXT CPU 0 58
CPU 58 9 1
CPU 58 -1 2
# CONTEXT CPU 3 58
UNBLOCK 59 13
# CONTEXT CPU 0 59
CPU 59 9 1
# CONTEXT CPU 2 59
# CONTEXT CPU 3 59
EXIT 60 9 1
# CONTEXT CPU 0 60
CPU 60 -1 1
CPU 60 13 2
CPU 60 12 3
EXIT 61 13 2
CPU 61 14 0
CPU 61 -1 1
CPU 61 -1 2
CPU 61 12 3
BLOCK 62 14
CPU 62 -1 0
CPU 62 -1 1
CPU 62 -1 2
CPU 62 12 3
UNBLOCK 63 14
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 12 3
CPU 64 14 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64 12 3
BLOCK 65 14
EXIT 65 12 3
CPU 65 -1 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
UNBLOCK 66 14
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
CPU 67 14 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
BLOCK 68 14
CPU 68 -1 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70 14 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
BLOCK 71 14
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
UNBLOCK 72 14
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
CPU 73 14 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
EXIT 74 14 0
CPU 74 -1 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
