Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Dec 17 13:47:54 2025
| Host         : LAPTOP-JIVQAT26 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                  Enable Signal                 |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  Inst_RgbLed/Q[3]    |                                                |                                                |                1 |              1 |         1.00 |
|  Inst_RgbLed/E[0]    |                                                |                                                |                2 |              4 |         2.00 |
|  Inst_RgbLed/blue__0 |                                                |                                                |                2 |              5 |         2.50 |
|  Inst_RgbLed/Q[1]    |                                                |                                                |                2 |              5 |         2.50 |
|  Inst_RgbLed/Q[2]    |                                                |                                                |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG     | Inst_RgbLed/FSM_onehot_currentState[4]_i_2_n_0 | Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG     | Inst_RgbLed/colorCntgreen[4]_i_1_n_0           | Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG     | Inst_RgbLed/colorCntblue[4]_i_1_n_0            | Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG     | Inst_RgbLed/colorCntred[4]_i_1_n_0             | Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG     |                                                | Inst_RgbLed/clkCnt[0]_i_1_n_0                  |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG     |                                                |                                                |                9 |             33 |         3.67 |
+----------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


