//! x86_64 page-table types and helpers (Stage 1 subset).
//!
//! Spec: `memory/specification/spec.md` §3 + §5. Stage-1 lands the
//! 4-level PML4 structure, 1-GiB huge-page mapping (enough to build our
//! own identity map), and a CR3-swap primitive. 4 KiB and 2 MiB page
//! mapping, unmap, page-fault recovery, and the Folio wrapper land in
//! Wave 2b / 2c as consumers arrive.
//!
//! The page-table types here are x86_64-specific. aarch64 has a
//! structurally similar but bit-field-different layout; we'll gate by
//! `#[cfg(target_arch)]` when aarch64 MMU bring-up lands.

#![cfg(target_arch = "x86_64")]

use alloc::vec::Vec;
use core::fmt;
use core::ptr;

use crate::PhysAddr;

/// A single 64-bit page-table entry (all levels share the same width).
#[derive(Copy, Clone, PartialEq, Eq)]
#[repr(transparent)]
pub struct PageTableEntry(u64);

/// Bits in a page-table entry, per Intel SDM Vol 3 §4.5. We name only
/// the subset we use today; the rest stay as literal bit masks.
#[derive(Copy, Clone, Debug, PartialEq, Eq)]
pub struct PtFlags(u64);

impl PtFlags {
    pub const PRESENT: Self = Self(1 << 0);
    pub const WRITABLE: Self = Self(1 << 1);
    pub const USER: Self = Self(1 << 2);
    pub const WRITE_THROUGH: Self = Self(1 << 3);
    pub const NO_CACHE: Self = Self(1 << 4);
    pub const ACCESSED: Self = Self(1 << 5);
    pub const DIRTY: Self = Self(1 << 6);
    /// On a PDPT / PD entry: "this is a huge page, not a pointer to the
    /// next-level table." On x86_64 a PS=1 PDPT entry maps 1 GiB; a
    /// PS=1 PD entry maps 2 MiB. Never set in a PML4 entry.
    pub const HUGE_PAGE: Self = Self(1 << 7);
    pub const GLOBAL: Self = Self(1 << 8);
    /// Software MADV_FREE marker in AVL bit 9 (hardware-ignored, SDM Vol. 3
    /// §4.5). Set with DIRTY + ACCESSED cleared while the leaf stays present
    /// and writable: a later store re-dirties the page entirely via the
    /// hardware D-bit assist (no fault), and a leaf still clean at reclaim
    /// time is discardable without IO. See `lazyfree_mark_4kb_local_range`
    /// and `lazyfree_take_clean_4kb_range`.
    pub const LAZYFREE: Self = Self(1 << 9);
    /// Execute-disable bit (IA32_EFER.NXE must be set for this to be
    /// interpreted; without NXE the bit is reserved-zero).
    pub const NO_EXEC: Self = Self(1 << 63);

    /// Protection-key mask. Bits 59..=62 in a PTE hold the PK field
    /// (4 bits, 16 possible domains). See SDM Vol 3 §4.6.2.
    pub const PK_MASK: Self = Self(0xF << 59);

    pub const EMPTY: Self = Self(0);

    #[inline]
    pub const fn bits(self) -> u64 {
        self.0
    }
    #[inline]
    pub const fn contains(self, other: Self) -> bool {
        (self.0 & other.0) == other.0
    }

    /// Flag mask that tags a PTE with protection-key `domain`. Only the
    /// low 4 bits of `domain` are used; higher bits are silently masked.
    #[inline]
    pub const fn pk(domain: u8) -> Self {
        Self(((domain as u64) & 0xF) << 59)
    }

    /// Extract the protection-key domain from a flag value. Returns a
    /// value in 0..=15.
    #[inline]
    pub const fn pk_of(self) -> u8 {
        ((self.0 >> 59) & 0xF) as u8
    }
}

impl core::ops::BitOr for PtFlags {
    type Output = Self;
    fn bitor(self, rhs: Self) -> Self {
        Self(self.0 | rhs.0)
    }
}

impl core::ops::BitOrAssign for PtFlags {
    fn bitor_assign(&mut self, rhs: Self) {
        self.0 |= rhs.0
    }
}

impl PageTableEntry {
    pub const EMPTY: Self = Self(0);

    #[inline]
    pub const fn new(addr: PhysAddr, flags: PtFlags) -> Self {
        // Physical address must be 4 KiB-aligned: low 12 bits are flag
        // bits, not address bits.
        Self((addr.raw() & 0x000f_ffff_ffff_f000) | flags.bits())
    }

    #[inline]
    pub const fn is_present(self) -> bool {
        self.0 & 1 == 1
    }
    #[inline]
    pub const fn flags(self) -> PtFlags {
        PtFlags(self.0 & 0xfff0_0000_0000_0fff)
    }

    /// Physical address of the mapped page / next-level table.
    #[inline]
    pub const fn addr(self) -> PhysAddr {
        PhysAddr::new(self.0 & 0x000f_ffff_ffff_f000)
    }

    #[inline]
    pub const fn raw(self) -> u64 {
        self.0
    }

    /// Rebuild an entry from a raw 64-bit value.
    ///
    /// The counterpart of [`PageTableEntry::raw`], for callers that
    /// read-modify-write a live leaf in place — permission flips (`bpf_text`'s
    /// RW→RX seal) rather than fresh mappings, where the address bits and the
    /// PS bit must be preserved exactly as the hardware left them.
    #[inline]
    pub const fn from_raw(v: u64) -> Self {
        Self(v)
    }
}

impl fmt::Debug for PageTableEntry {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        write!(f, "PTE({:#018x})", self.0)
    }
}

/// 4 KiB / 512 entries. Alignment matters — MMU expects this at a
/// 4 KiB boundary.
#[repr(C, align(4096))]
pub struct PageTable {
    pub entries: [PageTableEntry; 512],
}

impl PageTable {
    /// A freshly-zeroed page table. Not `const` because it's large;
    /// call this on freshly-allocated page-table storage.
    pub fn zero_at(ptr: *mut PageTable) {
        // SAFETY: caller guarantees `ptr` references at least
        // `size_of::<PageTable>()` writable, properly-aligned bytes.
        // SAFETY: Valid memory or trusted environment
        unsafe {
            ptr::write_bytes(ptr.cast::<u8>(), 0, core::mem::size_of::<PageTable>());
        }
    }
}

impl fmt::Debug for PageTable {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        let present = self.entries.iter().filter(|e| e.is_present()).count();
        f.debug_struct("PageTable")
            .field("present_entries", &present)
            .finish_non_exhaustive()
    }
}

/// Errors from `new_user_pml4` / address-space construction.
#[derive(Copy, Clone, Debug, PartialEq, Eq)]
pub enum PageTableAllocError {
    NoFrame,
}

/// Allocate a fresh PML4 for an address-space handle. Full-copy of
/// the currently-active PML4 so activation is safe under the current
/// kernel layout (which keeps the low 4 GiB identity-mapped for
/// frame-allocator access and the high half for kernel code/stack).
///
/// This is a Stage-4 **structural** constructor — the AS returned
/// can be installed via `AddressSpace::activate()` without
/// triple-faulting, but every user-space access goes through the
/// same mappings as the kernel. A genuinely isolating user AS
/// needs either a higher-half direct map in `memory/` or a
/// migration of the frame allocator off the identity map so the
/// low half can be cleared. That work is tracked separately.
///
/// # Safety
/// - Caller must run with paging enabled and the low 4 GiB still
///   identity-mapped (standard NARF boot state).
/// - The returned PhysAddr must be dropped through the frame
///   allocator when the address space retires — leaks are live
///   pages until reboot.
pub unsafe fn new_user_pml4() -> Result<PhysAddr, PageTableAllocError> {
    // SAFETY: delegated; node 0 is always present.
    unsafe { new_user_pml4_on(0) }
}

/// Same as `new_user_pml4` but allocates the fresh frame on a
/// specific NUMA node. Used by the per-domain PML4 boot loop on
/// AMD silicon to spread PML4 storage across the topology.
///
/// # Safety
/// Same as `new_user_pml4`.
pub unsafe fn new_user_pml4_on(node: usize) -> Result<PhysAddr, PageTableAllocError> {
    // The PML4[256..511] copy below is BY VALUE and happens exactly once, so
    // every kernel-shared top-level entry must already exist at this point.
    // The BPF text and arena windows are the only entries created after
    // `init_mmu` rather than by it, so they are the only ones that can be
    // missing — and a missing one is not a soft failure: the first BPF text
    // fetch or arena access taken while a task using this address space is
    // current would page-fault on a not-present PML4 entry inside the fault
    // handler's own working set, i.e. triple-fault with nothing left to print.
    //
    // Fail loudly here instead, so a future reordering of `bare_main` shows up
    // as an assertion naming the cause rather than as a dead machine.
    // See `bpf/specification/spec.md` §4.1.
    //
    // `assert!`, not `debug_assert!`: `[profile.release]` does not enable
    // debug assertions and this tree builds `--release`, so a debug assertion
    // here would be absent from every kernel anyone actually boots — guarding
    // exactly nothing in the configuration that matters. The cost is one
    // relaxed load per address-space creation, against a failure mode that is
    // a triple fault with no output.
    assert!(
        crate::bpf_text::slots_reserved(),
        "new_user_pml4_on ran before bpf_text::reserve_kernel_slots(); \
         PML4[256..511] is snapshot-copied by value, so the BPF windows would \
         be absent from this address space (bpf spec §4.1)"
    );
    let frame = crate::frame::alloc_frame_on(node).map_err(|_| PageTableAllocError::NoFrame)?;
    let phys = frame.start_address();

    // Read the currently-active PML4.
    // SAFETY: `read_cr3` is a single privileged read — legal at CPL=0.
    let cur_pml4 = unsafe { read_cr3() };

    // Defensive: a zero CR3 means the previous task or test path
    // somehow left CR3 unrestored / cleared. The unconditional
    // copy below would panic on the `null source` precondition;
    // surface a clean error here so callers see a typed failure
    // instead of a kernel-test #GP / nounwind_fmt panic with no
    // backtrace.
    if cur_pml4.raw() == 0 {
        crate::frame::free_frame(frame);
        return Err(PageTableAllocError::NoFrame);
    }
    crate::frame::__pagetable_register(phys.raw());

    // Build the new PML4 from scratch rather than copying the full
    // parent PML4 and only patching PML4[1]. The full-copy approach
    // left PML4[2..255] pointing at the parent's own intermediate
    // tables (PDPT/PD/PT pages), which the child's `materialize`
    // would walk and share — creating aliased PTEs between parent
    // and child address spaces (COW bypass).
    //
    // Strategy:
    //   PML4[0]:       zeroed — AS-private, like PML4[2..255]. Kernel
    //                  access to physical RAM while this CR3 is active
    //                  goes through the high-half direct map instead.
    //   PML4[1..255]:  zeroed — populated on demand by `materialize`
    //                  through private PDPT/PD/PT chains for this AS.
    //   PML4[256..511]: copy from cur_pml4 — kernel high-half
    //                  (≥ 0xFFFF_8000_0000_0000); identical across
    //                  all ASes so kernel code reaches during traps.
    // SAFETY: `phys` points at a freshly-allocated identity-mapped frame.
    unsafe {
        // Only the private user half remains empty. The kernel half is
        // overwritten entry-by-entry immediately below, so zeroing it first
        // just writes another 2 KiB into a fresh fork root and evicts useful
        // cache lines without changing the published table.
        ptr::write_bytes(
            phys.kernel_mut_ptr::<u8>(),
            0,
            core::mem::size_of::<PageTable>() / 2,
        );
        // PML4[0] is deliberately NOT copied. It used to carry the kernel's
        // low identity map so kernel code could reach physical RAM while a
        // user CR3 was active; the high-half direct map does that job now,
        // and it rides along in the PML4[256..512] copy below. Leaving slot
        // 0 empty is what makes the bottom 512 GiB of every user address
        // space actually usable -- an ordinary `gcc -static` binary puts
        // PT_LOAD at 0x400000, which lands here.
        for i in 256u64..512 {
            let src = PhysAddr::new(cur_pml4.raw() + i * 8).kernel_ptr::<u64>();
            let dst = PhysAddr::new(phys.raw() + i * 8).kernel_mut_ptr::<u64>();
            ptr::write_volatile(dst, ptr::read_volatile(src));
        }
    }

    // PML4[1] is zeroed with the rest of the user half, not rebuilt from
    // the current root's. It used to get a fresh PDPT holding copies of the
    // current root's PDPT[1..512], meant to be the kernel's high-MMIO
    // identity leaves. `init_mmu` no longer maps PML4[1], so on the kernel
    // root that copied nothing; on a user root (fork, exec) it copied that
    // address space's own PDPT entries above 513 GiB, sharing its page
    // tables with the new one.

    USER_PML4_LIVE.fetch_add(1, core::sync::atomic::Ordering::Relaxed);
    Ok(phys)
}

/// Live user PML4 trees: created by `new_user_pml4_on`, retired by
/// `free_user_pml4_tree`. One per live user address space, so this is
/// the ground-truth "how many user ASes exist" gauge — a count that
/// climbs while the process population is flat means address spaces
/// are leaking (the execve own-stack divergence leaked exactly one per
/// exec until the fork+exec churn of a desktop boot OOM'd the kernel).
/// Cheap (one relaxed atomic per AS create/destroy); kept as a
/// permanent diagnostic and leak-test oracle.
static USER_PML4_LIVE: core::sync::atomic::AtomicI64 = core::sync::atomic::AtomicI64::new(0);

#[cfg(feature = "kernel-test")]
static TEARDOWN_DETACHED_PDPTS: core::sync::atomic::AtomicU64 =
    core::sync::atomic::AtomicU64::new(0);
#[cfg(feature = "kernel-test")]
static TEARDOWN_FREE_BATCHES: core::sync::atomic::AtomicU64 = core::sync::atomic::AtomicU64::new(0);

/// Number of live user PML4 trees (created minus freed).
pub fn user_pml4_live() -> i64 {
    USER_PML4_LIVE.load(core::sync::atomic::Ordering::Relaxed)
}

/// Test-only cumulative counts for final-root subtree detachment and allocator
/// batches. Production builds contain neither counter nor update.
#[cfg(feature = "kernel-test")]
#[doc(hidden)]
pub fn __teardown_batch_counts_for_test() -> (u64, u64) {
    use core::sync::atomic::Ordering;
    (
        TEARDOWN_DETACHED_PDPTS.load(Ordering::Relaxed),
        TEARDOWN_FREE_BATCHES.load(Ordering::Relaxed),
    )
}

/// Write a value to physical memory while we're still in an
/// identity-mapped phase of boot. Used to prime a fresh PML4 before
/// `write_cr3` swaps to it.
///
/// # Safety
/// - `phys` must be identity-mapped in the *current* page tables.
/// - The write must respect the target's alignment.
pub unsafe fn write_identity<T>(phys: PhysAddr, value: T) {
    // SAFETY: per caller contract.
    unsafe {
        ptr::write_volatile(phys.raw() as *mut T, value);
    }
}

/// Read the currently-active PML4 physical address from CR3.
///
/// # Safety
/// `MOV from CR3` is always legal at CPL=0; the `unsafe` marker is for
/// the inline-asm boundary only.
pub unsafe fn read_cr3() -> PhysAddr {
    use core::arch::asm;
    use core::sync::atomic::{compiler_fence, Ordering};

    let v: u64;
    compiler_fence(Ordering::SeqCst);
    // SAFETY: CR3 read at CPL=0 is always defined.
    unsafe {
        asm!(
            "mov {v}, cr3",
            v = out(reg) v,
            options(nomem, nostack, preserves_flags),
        );
    }
    compiler_fence(Ordering::SeqCst);
    // Low 12 bits are PCID (when CR4.PCIDE=1); mask them off.
    PhysAddr::new(v & 0x000f_ffff_ffff_f000)
}

/// Load a fresh PML4 physical address into CR3. The full pre/post
/// `compiler_fence(SeqCst)` pair follows `arch/` §4 discipline.
///
/// # Safety
/// - `pml4_phys` must point at a valid PML4 that maps enough memory
///   for the code path continuing after this call. Getting this wrong
///   triple-faults the kernel immediately.
/// - Interrupts should be disabled across the swap; the caller's
///   boot sequence already holds this invariant.
pub unsafe fn write_cr3(pml4_phys: PhysAddr) {
    use core::arch::asm;
    use core::sync::atomic::{compiler_fence, Ordering};

    compiler_fence(Ordering::SeqCst);
    // SAFETY: `mov cr3, rax` is legal at CPL=0 and is the defined way
    // to switch the address-space root on x86_64.
    // SAFETY: Valid memory or trusted environment
    unsafe {
        asm!(
            "mov cr3, {addr}",
            addr = in(reg) pml4_phys.raw(),
            options(nostack, preserves_flags),
        );
    }
    compiler_fence(Ordering::SeqCst);
}

/// Optional cross-CPU TLB-shootdown hook, installed at boot by
/// `frame/` once the IPI handler is live. When `None`, mapping
/// mutations only INVLPG locally — fine for single-CPU bring-up
/// and for fresh mappings (no stale TLB entries on other CPUs).
/// When `Some`, every `invlpg_global` call broadcasts to peers.
///
/// Stored as `AtomicUsize` rather than `Option<fn>` so it can be
/// initialised in a `static` and updated atomically without a lock.
static SHOOTDOWN_HOOK: core::sync::atomic::AtomicUsize = core::sync::atomic::AtomicUsize::new(0);

/// Hook signature: takes the VA whose mapping just changed and
/// arranges for every other CPU's TLB to invalidate it.
pub type TlbShootdownHook = fn(u64);

/// Install the shootdown hook. Frame's boot path calls this after
/// IPI handlers are installed and APs are online.
pub fn set_shootdown_hook(hook: TlbShootdownHook) {
    SHOOTDOWN_HOOK.store(hook as usize, core::sync::atomic::Ordering::Release);
}

/// The currently installed single-page shootdown hook, if any. Lets a test
/// wrap the production hook and restore it afterwards.
pub fn shootdown_hook() -> Option<TlbShootdownHook> {
    let h = SHOOTDOWN_HOOK.load(core::sync::atomic::Ordering::Acquire);
    if h == 0 {
        None
    } else {
        // SAFETY: stored as `TlbShootdownHook as usize` by `set_shootdown_hook`.
        Some(unsafe { core::mem::transmute::<usize, TlbShootdownHook>(h) })
    }
}

/// Remove the single-page shootdown hook (test teardown for a hook that was
/// installed over `None`).
pub fn clear_shootdown_hook() {
    SHOOTDOWN_HOOK.store(0, core::sync::atomic::Ordering::Release);
}

/// Local INVLPG followed by a cross-CPU broadcast when the hook is
/// installed. Use this from any path that *mutates* an existing
/// mapping (remap or unmap) where stale TLB entries on peer CPUs
/// would matter. Fresh mappings can use `invlpg` directly — no peer
/// has the entry cached.
///
/// # Safety
/// Same as `invlpg`.
pub unsafe fn invlpg_global(virt: VirtAddr) {
    // SAFETY: caller upholds invlpg's contract.
    unsafe {
        invlpg(virt);
    }
    let h = SHOOTDOWN_HOOK.load(core::sync::atomic::Ordering::Acquire);
    if h != 0 {
        // SAFETY: stored as `TlbShootdownHook as usize`.
        let f: TlbShootdownHook = unsafe { core::mem::transmute(h) };
        f(virt.raw());
    }
}

/// Optional cross-CPU TLB-shootdown range hook, paired with
/// `set_range_shootdown_hook`. Same shape as the single-page hook
/// but broadcasts an inclusive run of pages — one IPI for N pages.
static RANGE_SHOOTDOWN_HOOK: core::sync::atomic::AtomicUsize =
    core::sync::atomic::AtomicUsize::new(0);

/// Hook signature for range broadcasts: `(va_base, page_count)`.
pub type TlbShootdownRangeHook = fn(u64, u64);

pub fn set_range_shootdown_hook(hook: TlbShootdownRangeHook) {
    RANGE_SHOOTDOWN_HOOK.store(hook as usize, core::sync::atomic::Ordering::Release);
}

/// Local INVLPG over a contiguous range followed by a single-IPI
/// cross-CPU broadcast when the range hook is installed. Falls back
/// to per-page `invlpg_global` calls if the range hook is absent.
///
/// # Safety
/// Each page in `[va_base, va_base + pages*4096)` must have
/// satisfied `invlpg`'s safety contract.
pub unsafe fn invlpg_global_range(va_base: VirtAddr, pages: u64) {
    if pages == 0 {
        return;
    }
    // Local INVLPG over each page.
    for k in 0..pages {
        let v = VirtAddr::new(va_base.raw() + k * 4096);
        // SAFETY: per the function contract.
        unsafe {
            invlpg(v);
        }
    }
    // SAFETY: the local half was completed above for this exact range.
    unsafe { invlpg_remote_range(va_base, pages) };
}

/// Broadcast a range invalidation to peer CPUs without repeating the current
/// CPU's invalidation. This is the second half of a batched page-table helper
/// that already retired its local translations while holding the root lock.
///
/// # Safety
/// The caller must have completed a local invalidation covering the complete
/// range after its final page-table write.
pub(crate) unsafe fn invlpg_remote_range(va_base: VirtAddr, pages: u64) {
    if pages == 0 {
        return;
    }
    // Prefer the range hook for one-IPI broadcast; fall back to per-page.
    let rh = RANGE_SHOOTDOWN_HOOK.load(core::sync::atomic::Ordering::Acquire);
    if rh != 0 {
        // SAFETY: stored as `TlbShootdownRangeHook as usize`.
        let f: TlbShootdownRangeHook = unsafe { core::mem::transmute(rh) };
        f(va_base.raw(), pages);
        return;
    }
    let h = SHOOTDOWN_HOOK.load(core::sync::atomic::Ordering::Acquire);
    if h != 0 {
        // SAFETY: stored as `TlbShootdownHook as usize`.
        let f: TlbShootdownHook = unsafe { core::mem::transmute(h) };
        for k in 0..pages {
            f(va_base.raw() + k * 4096);
        }
    }
}

/// Optional cross-CPU FULL non-global TLB-flush hook, the batch
/// counterpart of the per-VA / range hooks above. Installed at boot
/// alongside them; when present, [`flush_user_tlb_all_cpus`]
/// broadcasts one "reload your TLB" IPI instead of N per-page ones.
static FULL_SHOOTDOWN_HOOK: core::sync::atomic::AtomicUsize =
    core::sync::atomic::AtomicUsize::new(0);

/// Hook signature for the full-flush broadcast: flush every
/// non-global TLB entry on every peer CPU (all PCIDs).
pub type TlbFullShootdownHook = fn();

pub fn set_full_shootdown_hook(hook: TlbFullShootdownHook) {
    FULL_SHOOTDOWN_HOOK.store(hook as usize, core::sync::atomic::Ordering::Release);
}

/// Flush every non-global TLB entry on the current CPU.
///
/// # Safety
/// CPL=0 only.
pub(crate) unsafe fn flush_user_tlb_local() {
    core::sync::atomic::compiler_fence(core::sync::atomic::Ordering::SeqCst);
    if narf_arch::x86_64::pcid::invpcid_supported() && narf_arch::x86_64::pcid::pcide_enabled() {
        // SAFETY: INVPCID gated on support + PCIDE.
        unsafe { narf_arch::x86_64::pcid::invpcid_all_without_globals() };
    } else {
        // SAFETY: rewriting the current CR3 at CPL=0 is always legal and
        // flushes all non-global entries (PCIDE=0 ⇒ single context).
        unsafe {
            let c: u64;
            core::arch::asm!("mov {0}, cr3", out(reg) c, options(nomem, nostack, preserves_flags));
            core::arch::asm!("mov cr3, {0}", in(reg) c, options(nomem, nostack, preserves_flags));
        }
    }
    core::sync::atomic::compiler_fence(core::sync::atomic::Ordering::SeqCst);
}

/// Flush EVERY non-global TLB entry — locally and (when the hook is
/// installed) on every peer CPU with a single broadcast IPI. User
/// PTEs are never GLOBAL, so this covers any stale user-half entry
/// regardless of which address space / PCID it belongs to. This is
/// the Linux `flush_tlb_mm` analogue used by whole-AS batch
/// operations (fork's COW WRITE-strip `rematerialize`, exit-path
/// region teardown) after a `*_local` PTE walk.
///
/// # Safety
/// CPL=0 only. Callers relying on this for frame-reuse safety must
/// call it BEFORE freeing the frames the walk unmapped.
pub unsafe fn flush_user_tlb_all_cpus() {
    // SAFETY: forwarded CPL=0 contract.
    unsafe { flush_user_tlb_local() };
    let h = FULL_SHOOTDOWN_HOOK.load(core::sync::atomic::Ordering::Acquire);
    if h != 0 {
        // SAFETY: stored as `TlbFullShootdownHook as usize`.
        let f: TlbFullShootdownHook = unsafe { core::mem::transmute(h) };
        f();
    }
}

/// Invalidate the TLB for a single virtual address via `INVLPG`.
///
/// # Safety
/// Single-page TLB invalidation is always safe at CPL=0; the
/// `compiler_fence` pair keeps the post-invalidation load ordering
/// correct under fat LTO.
pub unsafe fn invlpg(virt: VirtAddr) {
    use core::arch::asm;
    use core::sync::atomic::{compiler_fence, Ordering};

    compiler_fence(Ordering::SeqCst);
    // SAFETY: INVLPG [mem] at CPL=0 is always legal.
    unsafe {
        asm!(
            "invlpg [{addr}]",
            addr = in(reg) virt.raw(),
            options(nostack, preserves_flags),
        );
    }
    compiler_fence(Ordering::SeqCst);
}

/// Errors from `map_4kb` / `unmap_4kb`.
#[derive(Copy, Clone, Debug, PartialEq, Eq)]
pub enum MapError {
    /// The target virtual address isn't 4 KiB-aligned.
    UnalignedVirt,
    /// The target physical address isn't 4 KiB-aligned.
    UnalignedPhys,
    /// Frame allocator couldn't provide a new intermediate page table.
    FrameExhausted,
    /// A higher-level entry on the walk is marked HUGE_PAGE — the caller
    /// asked to overlay a 4 KiB mapping on top of a 1 GiB or 2 MiB
    /// page. Callers must explicitly demote before remapping; Stage-2
    /// work.
    EncounteredHugePage,
    /// The target virtual address already has a 4 KiB mapping. Caller
    /// should `unmap_4kb` first if replacement is intended.
    AlreadyMapped,
    /// The address isn't in canonical 48-bit form (bits 47–63 must be
    /// uniformly 0 or all-1).
    NonCanonical,
    /// No present leaf covers the target virtual address. Raised by
    /// [`protect_4kb`], which rewrites an existing leaf rather than
    /// installing one.
    NotMapped,
}

/// Indices into each level of the 4-level page-table walk.
///
/// Bits [47:39]=PML4, [38:30]=PDPT, [29:21]=PD, [20:12]=PT.
#[derive(Copy, Clone, Debug)]
pub struct WalkIndices {
    pub pml4: usize,
    pub pdpt: usize,
    pub pd: usize,
    pub pt: usize,
}

impl WalkIndices {
    pub const fn from_virt(v: VirtAddr) -> Self {
        let raw = v.raw();
        Self {
            pml4: ((raw >> 39) & 0x1FF) as usize,
            pdpt: ((raw >> 30) & 0x1FF) as usize,
            pd: ((raw >> 21) & 0x1FF) as usize,
            pt: ((raw >> 12) & 0x1FF) as usize,
        }
    }
}

/// Check canonical-form constraint: bits 47–63 must all equal bit 47.
#[inline]
const fn is_canonical(v: VirtAddr) -> bool {
    let hi = v.raw() >> 47;
    hi == 0 || hi == 0x1FFFF
}

use crate::VirtAddr;

/// Map a 4 KiB virtual page to a 4 KiB physical frame.
///
/// Walks the PML4 starting at `pml4_phys`, allocating fresh PDPT / PD /
/// PT frames along the way if they don't exist. Sets the final PT entry
// ── Per-page-table-root mutation lock ──────────────────────────────
//
// `map_4kb` / `unmap_4kb` / `free_user_pml4_tree` read-modify-write the shared
// PML4/PDPT/PD/PT pages of an address space. Two CPUs running threads of the SAME
// process (one AddressSpace, live on multiple CPUs) would otherwise race:
//   - `ensure_next_table` on the same empty slot → both alloc an intermediate
//     table and one overwrites the other, leaking a table and orphaning every
//     PTE the loser installed under it (corrupt page-table structure), or
//   - tear a leaf PTE under a concurrent unmap.
// The `AddressSpace.regions` lock does NOT cover this — several call sites drop
// it before walking PTEs (paging is the documented "concurrent modify = UB"
// hazard above). Serialise the walk here, sharded by root phys so distinct
// address spaces run in parallel. The lock is held across the local INVLPG /
// cross-CPU shootdown too: a peer waiting on the same shard is spinning on an
// IrqSafeSpinLock and so drains the shootdown via the lock-spin hook, leaving the
// broadcast free to collect its ACKs. `ensure_next_table` is the only nested
// callee and never re-enters these functions, so the non-reentrant lock is safe.
const PT_LOCK_SHARDS: usize = 64;
static PT_LOCKS: [narf_lib::sync::IrqSafeSpinLock<()>; PT_LOCK_SHARDS] =
    [const { narf_lib::sync::IrqSafeSpinLock::new(()) }; PT_LOCK_SHARDS];
#[cfg(feature = "kernel-test")]
static RANGE_PT_WALKS: core::sync::atomic::AtomicU64 = core::sync::atomic::AtomicU64::new(0);

/// Upper-level walks performed by contiguous scatter helpers. One
/// walk covers every page sharing a leaf table (up to 512 entries).
#[cfg(feature = "kernel-test")]
#[doc(hidden)]
pub fn __range_pt_walks_for_test() -> u64 {
    RANGE_PT_WALKS.load(core::sync::atomic::Ordering::Relaxed)
}

#[inline]
pub(crate) fn pt_lock_for(pml4_phys: PhysAddr) -> &'static narf_lib::sync::IrqSafeSpinLock<()> {
    // Roots are page-aligned; index by the page number's low bits.
    &PT_LOCKS[((pml4_phys.raw() >> 12) as usize) & (PT_LOCK_SHARDS - 1)]
}

/// Map one naturally aligned 2 MiB user page.
///
/// The leaf is installed directly in the page-directory (PS=1), so this is
/// a hardware huge-page mapping rather than 512 adjacent 4 KiB PTEs.
///
/// # Safety
/// Same root/identity-map contract as [`map_4kb`].
#[allow(clippy::undocumented_unsafe_blocks)]
pub unsafe fn map_2mb(
    pml4_phys: PhysAddr,
    virt: VirtAddr,
    phys: PhysAddr,
    flags: PtFlags,
) -> Result<(), MapError> {
    let _pt_guard = pt_lock_for(pml4_phys).lock();
    // SAFETY: this function holds the root's mutation lock and forwards the
    // public mapping contract unchanged.
    unsafe { map_2mb_locked(pml4_phys, virt, phys, flags) }
}

/// [`map_2mb`] with the per-root mutation lock already held by the caller.
///
/// This is crate-visible so a multi-leaf address-space operation can amortize
/// one lock acquisition across the whole region.
///
/// # Safety
/// The caller must uphold [`map_2mb`]'s contract and hold
/// [`pt_lock_for(pml4_phys)`] for the entire call.
#[allow(clippy::undocumented_unsafe_blocks)]
pub(crate) unsafe fn map_2mb_locked(
    pml4_phys: PhysAddr,
    virt: VirtAddr,
    phys: PhysAddr,
    flags: PtFlags,
) -> Result<(), MapError> {
    const SIZE: u64 = 2 * 1024 * 1024;
    if !is_canonical(virt) {
        return Err(MapError::NonCanonical);
    }
    if virt.raw() & (SIZE - 1) != 0 {
        return Err(MapError::UnalignedVirt);
    }
    if phys.raw() & (SIZE - 1) != 0 {
        return Err(MapError::UnalignedPhys);
    }
    let idx = WalkIndices::from_virt(virt);
    let mut table_flags = PtFlags::PRESENT | PtFlags::WRITABLE;
    if flags.contains(PtFlags::USER) {
        table_flags |= PtFlags::USER;
    }
    let pml4 = unsafe { &mut *pml4_phys.kernel_mut_ptr::<PageTable>() };
    let pdpt_phys = unsafe { ensure_next_table(&mut pml4.entries[idx.pml4], table_flags)? };
    let pdpt = unsafe { &mut *pdpt_phys.kernel_mut_ptr::<PageTable>() };
    if pdpt.entries[idx.pdpt].flags().contains(PtFlags::HUGE_PAGE) {
        return Err(MapError::EncounteredHugePage);
    }
    let pd_phys = unsafe { ensure_next_table(&mut pdpt.entries[idx.pdpt], table_flags)? };
    let pd = unsafe { &mut *pd_phys.kernel_mut_ptr::<PageTable>() };
    if pd.entries[idx.pd].is_present() {
        return Err(MapError::AlreadyMapped);
    }
    promote_intermediate_flags(&mut pml4.entries[idx.pml4], table_flags);
    promote_intermediate_flags(&mut pdpt.entries[idx.pdpt], table_flags);
    pd.entries[idx.pd] = PageTableEntry::new(phys, flags | PtFlags::PRESENT | PtFlags::HUGE_PAGE);
    unsafe { invlpg(virt) };
    Ok(())
}

/// Map one naturally aligned 1 GiB user page as a PDPT PS=1 leaf.
///
/// # Safety
/// Same root/identity-map contract as [`map_4kb`].
#[allow(clippy::undocumented_unsafe_blocks)]
pub unsafe fn map_1gb(
    pml4_phys: PhysAddr,
    virt: VirtAddr,
    phys: PhysAddr,
    flags: PtFlags,
) -> Result<(), MapError> {
    let _pt_guard = pt_lock_for(pml4_phys).lock();
    // SAFETY: this function holds the root's mutation lock and forwards the
    // public mapping contract unchanged.
    unsafe { map_1gb_locked(pml4_phys, virt, phys, flags) }
}

/// [`map_1gb`] with the per-root mutation lock already held by the caller.
///
/// # Safety
/// The caller must uphold [`map_1gb`]'s contract and hold
/// [`pt_lock_for(pml4_phys)`] for the entire call.
#[allow(clippy::undocumented_unsafe_blocks)]
pub(crate) unsafe fn map_1gb_locked(
    pml4_phys: PhysAddr,
    virt: VirtAddr,
    phys: PhysAddr,
    flags: PtFlags,
) -> Result<(), MapError> {
    const SIZE: u64 = 1024 * 1024 * 1024;
    if !is_canonical(virt) {
        return Err(MapError::NonCanonical);
    }
    if virt.raw() & (SIZE - 1) != 0 {
        return Err(MapError::UnalignedVirt);
    }
    if phys.raw() & (SIZE - 1) != 0 {
        return Err(MapError::UnalignedPhys);
    }
    let idx = WalkIndices::from_virt(virt);
    let mut table_flags = PtFlags::PRESENT | PtFlags::WRITABLE;
    if flags.contains(PtFlags::USER) {
        table_flags |= PtFlags::USER;
    }
    let pml4 = unsafe { &mut *pml4_phys.kernel_mut_ptr::<PageTable>() };
    let pdpt_phys = unsafe { ensure_next_table(&mut pml4.entries[idx.pml4], table_flags)? };
    let pdpt = unsafe { &mut *pdpt_phys.kernel_mut_ptr::<PageTable>() };
    if pdpt.entries[idx.pdpt].is_present() {
        return Err(MapError::AlreadyMapped);
    }
    promote_intermediate_flags(&mut pml4.entries[idx.pml4], table_flags);
    pdpt.entries[idx.pdpt] =
        PageTableEntry::new(phys, flags | PtFlags::PRESENT | PtFlags::HUGE_PAGE);
    unsafe { invlpg(virt) };
    Ok(())
}

/// Remove a 2 MiB PD leaf and return its physical base.
///
/// # Safety
/// Same root/identity-map contract as [`unmap_4kb`].
#[allow(clippy::undocumented_unsafe_blocks)]
pub unsafe fn unmap_2mb(pml4_phys: PhysAddr, virt: VirtAddr) -> Result<PhysAddr, MapError> {
    const SIZE: u64 = 2 * 1024 * 1024;
    if !is_canonical(virt) {
        return Err(MapError::NonCanonical);
    }
    if virt.raw() & (SIZE - 1) != 0 {
        return Err(MapError::UnalignedVirt);
    }
    let _pt_guard = pt_lock_for(pml4_phys).lock();
    let idx = WalkIndices::from_virt(virt);
    let pml4 = unsafe { &mut *pml4_phys.kernel_mut_ptr::<PageTable>() };
    let pml4e = pml4.entries[idx.pml4];
    if !pml4e.is_present() {
        return Err(MapError::AlreadyMapped);
    }
    let pdpt = unsafe { &mut *pml4e.addr().kernel_mut_ptr::<PageTable>() };
    let pdpte = pdpt.entries[idx.pdpt];
    if !pdpte.is_present() || pdpte.flags().contains(PtFlags::HUGE_PAGE) {
        return Err(MapError::AlreadyMapped);
    }
    let pd = unsafe { &mut *pdpte.addr().kernel_mut_ptr::<PageTable>() };
    let leaf = pd.entries[idx.pd];
    if !leaf.is_present() || !leaf.flags().contains(PtFlags::HUGE_PAGE) {
        return Err(MapError::AlreadyMapped);
    }
    pd.entries[idx.pd] = PageTableEntry::EMPTY;
    unsafe { invlpg_global(virt) };
    Ok(leaf.addr())
}

/// Remove a 1 GiB PDPT leaf and return its physical base.
///
/// # Safety
/// Same root/identity-map contract as [`unmap_4kb`].
#[allow(clippy::undocumented_unsafe_blocks)]
pub unsafe fn unmap_1gb(pml4_phys: PhysAddr, virt: VirtAddr) -> Result<PhysAddr, MapError> {
    const SIZE: u64 = 1024 * 1024 * 1024;
    if !is_canonical(virt) {
        return Err(MapError::NonCanonical);
    }
    if virt.raw() & (SIZE - 1) != 0 {
        return Err(MapError::UnalignedVirt);
    }
    let _pt_guard = pt_lock_for(pml4_phys).lock();
    let idx = WalkIndices::from_virt(virt);
    let pml4 = unsafe { &mut *pml4_phys.kernel_mut_ptr::<PageTable>() };
    let pml4e = pml4.entries[idx.pml4];
    if !pml4e.is_present() {
        return Err(MapError::AlreadyMapped);
    }
    let pdpt = unsafe { &mut *pml4e.addr().kernel_mut_ptr::<PageTable>() };
    let leaf = pdpt.entries[idx.pdpt];
    if !leaf.is_present() || !leaf.flags().contains(PtFlags::HUGE_PAGE) {
        return Err(MapError::AlreadyMapped);
    }
    pdpt.entries[idx.pdpt] = PageTableEntry::EMPTY;
    unsafe { invlpg_global(virt) };
    Ok(leaf.addr())
}

/// to point at `phys` with `flags | PRESENT`. `INVLPG`s the target
/// address so subsequent accesses see the new mapping immediately.
///
/// # Safety
/// - The current address space must identity-map the physical addresses
///   of every page-table level touched. Stage 1's low-4-GiB identity
///   mapping covers this because page tables are in low RAM.
/// - `pml4_phys` must point at a valid PML4 owned by the caller. Concurrent
///   mutation of the SAME root from another CPU is serialised internally via
///   `pt_lock_for` (see above).
pub unsafe fn map_4kb(
    pml4_phys: PhysAddr,
    virt: VirtAddr,
    phys: PhysAddr,
    flags: PtFlags,
) -> Result<(), MapError> {
    if !is_canonical(virt) {
        return Err(MapError::NonCanonical);
    }
    if virt.raw() & 0xFFF != 0 {
        return Err(MapError::UnalignedVirt);
    }
    if phys.raw() & 0xFFF != 0 {
        return Err(MapError::UnalignedPhys);
    }

    // Serialise the page-table walk against concurrent map/unmap on the same
    // root (held across the whole RMW + INVLPG). See `pt_lock_for`.
    let _pt_guard = pt_lock_for(pml4_phys).lock();

    // SAFETY: validation and lock acquisition are immediately above.
    unsafe { map_4kb_locked(pml4_phys, virt, phys, flags, true) }
}

/// Install a leaf while resolving a user-mode not-present page fault.
///
/// Unlike the general mapper, this does not execute `INVLPG` after the
/// not-present-to-present write. There can be no stale present translation:
/// every path that removed an older leaf invalidated it before frame reuse.
/// If hardware retained a negative page-walk result, the retried user access
/// faults once more and `AddressSpace::demand_alloc_page`'s backed-page repair
/// branch observes the present leaf, invalidates this address, and retries.
/// This matches Linux's x86 anonymous-fault rule that a previously non-present
/// leaf needs no invalidation.
///
/// # Safety
/// In addition to [`map_4kb`]'s contract, the caller must be resolving a
/// user-mode not-present fault through that repair-capable demand path.
pub(crate) unsafe fn map_4kb_demand(
    pml4_phys: PhysAddr,
    virt: VirtAddr,
    phys: PhysAddr,
    flags: PtFlags,
) -> Result<(), MapError> {
    if !is_canonical(virt) {
        return Err(MapError::NonCanonical);
    }
    if virt.raw() & 0xFFF != 0 {
        return Err(MapError::UnalignedVirt);
    }
    if phys.raw() & 0xFFF != 0 {
        return Err(MapError::UnalignedPhys);
    }
    let _pt_guard = pt_lock_for(pml4_phys).lock();
    // SAFETY: validation and the root mutation guard are immediately above;
    // the caller supplies the additional demand-fault/repair contract.
    unsafe { map_4kb_locked(pml4_phys, virt, phys, flags, false) }
}

/// Install one validated leaf with the per-root page-table lock held.
unsafe fn map_4kb_locked(
    pml4_phys: PhysAddr,
    virt: VirtAddr,
    phys: PhysAddr,
    flags: PtFlags,
    invalidate_local: bool,
) -> Result<(), MapError> {
    let idx = WalkIndices::from_virt(virt);
    // Intermediate tables need `USER` whenever the leaf does — the
    // CPU AND's the USER bits across every level of the walk, so a
    // `USER` leaf under a supervisor-only PML4 entry is unreachable
    // from CPL=3. Kernel pages are still protected by their own
    // leaf-PTE USER=0.
    let mut base_flags = PtFlags::PRESENT | PtFlags::WRITABLE;
    if flags.contains(PtFlags::USER) {
        base_flags |= PtFlags::USER;
    }

    // SAFETY: caller guarantees pml4_phys is identity-reachable.
    let pml4 = unsafe { &mut *pml4_phys.kernel_mut_ptr::<PageTable>() };
    // SAFETY: the operation upholds its documented invariant (see surrounding context).
    let pdpt_phys = unsafe { ensure_next_table(&mut pml4.entries[idx.pml4], base_flags)? };

    // SAFETY: pdpt_phys came either from an existing mapping we
    // validated, or from a freshly-allocated frame (identity-mapped).
    // SAFETY: Valid memory or trusted environment
    let pdpt = unsafe { &mut *pdpt_phys.kernel_mut_ptr::<PageTable>() };
    if pdpt.entries[idx.pdpt].flags().contains(PtFlags::HUGE_PAGE) {
        return Err(MapError::EncounteredHugePage);
    }
    // SAFETY: the operation upholds its documented invariant (see surrounding context).
    let pd_phys = unsafe { ensure_next_table(&mut pdpt.entries[idx.pdpt], base_flags)? };

    // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pd = unsafe { &mut *pd_phys.kernel_mut_ptr::<PageTable>() };
    if pd.entries[idx.pd].flags().contains(PtFlags::HUGE_PAGE) {
        return Err(MapError::EncounteredHugePage);
    }
    // SAFETY: the operation upholds its documented invariant (see surrounding context).
    let pt_phys = unsafe { ensure_next_table(&mut pd.entries[idx.pd], base_flags)? };

    // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pt = unsafe { &mut *pt_phys.kernel_mut_ptr::<PageTable>() };
    if pt.entries[idx.pt].is_present() {
        return Err(MapError::AlreadyMapped);
    }
    promote_intermediate_flags(&mut pml4.entries[idx.pml4], base_flags);
    promote_intermediate_flags(&mut pdpt.entries[idx.pdpt], base_flags);
    promote_intermediate_flags(&mut pd.entries[idx.pd], base_flags);
    pt.entries[idx.pt] = PageTableEntry::new(phys, flags | PtFlags::PRESENT);

    // Diagnostic readback: if the leaf entry we just wrote doesn't
    // decode back to `phys`, the buddy allocator is handing out
    // the SAME frame for both `phys` and an intermediate page-table
    // page in the walk above (so the write to pt.entries[idx.pt]
    // is actually writing into `phys` from the allocator's POV).
    // Trip a debug_assert so the failure is loud rather than
    // surfacing later as "translate returned wrong phys".
    debug_assert_eq!(
        pt.entries[idx.pt].addr().raw(),
        phys.raw(),
        "map_4kb leaf-write self-check failed — buddy duplicate alloc?",
    );

    // Local INVLPG is sufficient for a fresh mapping — peer CPUs have
    // no entry to invalidate. Remap/unmap call sites broadcast via
    // `invlpg_global`.
    if invalidate_local {
        // SAFETY: INVLPG is always safe.
        unsafe {
            invlpg(virt);
        }
    }

    Ok(())
}

/// Map a contiguous virtual run from scatter-list backing while acquiring the
/// per-root mutation lock once. Adjacent leaves share one upper-level walk and
/// one bounded local invalidation phase. Zero physical entries are lazy holes
/// and are skipped. `flags_for` derives each leaf's permissions from backing.
///
/// On failure, leaves installed earlier in the run remain present; callers
/// that need transactionality must tear the destination range down before
/// returning the error.
///
/// # Safety
/// Same identity-map and live-root contract as [`map_4kb`] for the complete
/// virtual run and every non-zero physical entry.
pub unsafe fn map_4kb_scatter_range(
    pml4_phys: PhysAddr,
    base: VirtAddr,
    backing: &[PhysAddr],
    mut flags_for: impl FnMut(usize, PhysAddr) -> PtFlags,
) -> Result<(), MapError> {
    if !is_canonical(base) || base.raw() & 0xFFF != 0 {
        return Err(if is_canonical(base) {
            MapError::UnalignedVirt
        } else {
            MapError::NonCanonical
        });
    }
    let span = (backing.len() as u64)
        .checked_mul(4096)
        .ok_or(MapError::NonCanonical)?;
    let end = base.raw().checked_add(span).ok_or(MapError::NonCanonical)?;
    if !backing.is_empty() {
        let last = VirtAddr::new(end - 1);
        if !is_canonical(last) || ((base.raw() ^ last.raw()) & (1 << 47)) != 0 {
            return Err(MapError::NonCanonical);
        }
    }
    if backing
        .iter()
        .any(|phys| phys.raw() != 0 && phys.raw() & 0xFFF != 0)
    {
        return Err(MapError::UnalignedPhys);
    }

    let _pt_guard = pt_lock_for(pml4_phys).lock();
    // SAFETY: root is identity-reachable and protected by the mutation guard.
    let pml4 = unsafe { &mut *pml4_phys.kernel_mut_ptr::<PageTable>() };
    let mut cached_key = usize::MAX;
    let mut cached_pt: *mut PageTable = core::ptr::null_mut();
    let mut cached_pml4e: *mut PageTableEntry = core::ptr::null_mut();
    let mut cached_pdpte: *mut PageTableEntry = core::ptr::null_mut();
    let mut cached_pde: *mut PageTableEntry = core::ptr::null_mut();
    let mut changed = false;
    let mut has_global = false;
    let mut result = Ok(());
    for (index, phys) in backing.iter().copied().enumerate() {
        if phys.raw() == 0 {
            continue;
        }
        changed = true;
        let flags = flags_for(index, phys);
        has_global |= flags.contains(PtFlags::GLOBAL);
        let mut table_flags = PtFlags::PRESENT | PtFlags::WRITABLE;
        if flags.contains(PtFlags::USER) {
            table_flags |= PtFlags::USER;
        }
        let virt = VirtAddr::new(base.raw() + index as u64 * 4096);
        let idx = WalkIndices::from_virt(virt);
        let key = (idx.pml4 << 18) | (idx.pdpt << 9) | idx.pd;
        if key != cached_key {
            cached_key = key;
            #[cfg(feature = "kernel-test")]
            RANGE_PT_WALKS.fetch_add(1, core::sync::atomic::Ordering::Relaxed);

            // SAFETY: every level is identity-reachable and the root lock is held.
            let pml4e = &mut pml4.entries[idx.pml4];
            // SAFETY: pml4e is a live root slot protected by the root lock.
            let pdpt_phys = match unsafe { ensure_next_table(pml4e, table_flags) } {
                Ok(phys) => phys,
                Err(error) => {
                    result = Err(error);
                    break;
                }
            };
            // SAFETY: ensure_next_table returned a verified table descriptor.
            let pdpt = unsafe { &mut *pdpt_phys.kernel_mut_ptr::<PageTable>() };
            // SAFETY: the PDPT slot is live and root-locked for this mutation.
            let pdpte = &mut pdpt.entries[idx.pdpt];
            // SAFETY: pdpte is a live slot protected by the root lock.
            let pd_phys = match unsafe { ensure_next_table(pdpte, table_flags) } {
                Ok(phys) => phys,
                Err(error) => {
                    result = Err(error);
                    break;
                }
            };
            // SAFETY: ensure_next_table returned a verified table descriptor.
            let pd = unsafe { &mut *pd_phys.kernel_mut_ptr::<PageTable>() };
            // SAFETY: the PD slot is live and root-locked for this mutation.
            let pde = &mut pd.entries[idx.pd];
            // SAFETY: pde is a live slot protected by the root lock.
            let pt_phys = match unsafe { ensure_next_table(pde, table_flags) } {
                Ok(phys) => phys,
                Err(error) => {
                    result = Err(error);
                    break;
                }
            };
            cached_pml4e = pml4e;
            cached_pdpte = pdpte;
            cached_pde = pde;
            cached_pt = pt_phys.kernel_mut_ptr::<PageTable>();
        }

        // SAFETY: cached_pt belongs to this complete upper-index tuple and is
        // stable while the root mutation guard is held.
        let pt = unsafe { &mut *cached_pt };
        if pt.entries[idx.pt].is_present() {
            result = Err(MapError::AlreadyMapped);
            break;
        }
        // Re-evaluate every leaf's permissions independently. Only the table
        // identity is cached; no permission decision is memoized.
        // SAFETY: all three pointers were captured from the verified walk for
        // cached_key and remain stable under the root mutation guard.
        unsafe {
            promote_intermediate_flags(&mut *cached_pml4e, table_flags);
            promote_intermediate_flags(&mut *cached_pdpte, table_flags);
            promote_intermediate_flags(&mut *cached_pde, table_flags);
        }
        pt.entries[idx.pt] = PageTableEntry::new(phys, flags | PtFlags::PRESENT);
        debug_assert_eq!(pt.entries[idx.pt].addr(), phys);
    }
    if changed {
        const FULL_FLUSH_PAGE_CEILING: u64 = 512;
        let pages = backing.len() as u64;
        if pages <= FULL_FLUSH_PAGE_CEILING || has_global {
            for page in 0..pages {
                // SAFETY: the complete span was validated above.
                unsafe { invlpg(VirtAddr::new(base.raw() + page * 4096)) };
            }
        } else {
            // SAFETY: no installed leaf in this transaction is global.
            unsafe { flush_user_tlb_local() };
        }
    }
    result
}

/// Rewrite a scatter-backed run under one root-lock transaction and one local
/// invalidation phase. Zero physical entries stay lazy and unmapped.
///
/// Existing leaves are replaced in place while the root mutation lock is held.
/// The helper performs per-page INVLPG for runs up to 512 pages and one local
/// non-global flush for larger runs. A caller whose address space can be active
/// on peer CPUs must follow with [`invlpg_remote_range`] or a full remote flush.
///
/// On failure, earlier replacements remain installed and every changed page in
/// the span is locally invalidated before return.
///
/// # Safety
/// Same live-root, identity-map, and backing-lifetime contract as
/// [`map_4kb_scatter_range`].
pub unsafe fn rewrite_4kb_scatter_range(
    pml4_phys: PhysAddr,
    base: VirtAddr,
    backing: &[PhysAddr],
    mut flags_for: impl FnMut(usize, PhysAddr) -> PtFlags,
) -> Result<(), MapError> {
    if !is_canonical(base) || base.raw() & 0xFFF != 0 {
        return Err(if is_canonical(base) {
            MapError::UnalignedVirt
        } else {
            MapError::NonCanonical
        });
    }
    let pages = backing.len() as u64;
    let span = pages.checked_mul(4096).ok_or(MapError::NonCanonical)?;
    let end = base.raw().checked_add(span).ok_or(MapError::NonCanonical)?;
    if pages != 0 {
        let last = VirtAddr::new(end - 1);
        if !is_canonical(last) || ((base.raw() ^ last.raw()) & (1 << 47)) != 0 {
            return Err(MapError::NonCanonical);
        }
    }
    if backing
        .iter()
        .any(|phys| phys.raw() != 0 && phys.raw() & 0xFFF != 0)
    {
        return Err(MapError::UnalignedPhys);
    }

    let _pt_guard = pt_lock_for(pml4_phys).lock();
    let mut changed = false;
    let mut result = Ok(());
    // Cache the leaf table for each contiguous 2 MiB run. Permission rewrites
    // normally touch already-materialized leaves, so this makes the common
    // path one upper walk plus one descriptor store per 512 pages.
    // SAFETY: root is identity-reachable and protected by the mutation guard.
    let pml4 = unsafe { &mut *pml4_phys.kernel_mut_ptr::<PageTable>() };
    let mut cached_key = usize::MAX;
    let mut cached_pt: *mut PageTable = core::ptr::null_mut();
    let mut cached_pml4e: *mut PageTableEntry = core::ptr::null_mut();
    let mut cached_pdpte: *mut PageTableEntry = core::ptr::null_mut();
    let mut cached_pde: *mut PageTableEntry = core::ptr::null_mut();
    for (index, phys) in backing.iter().copied().enumerate() {
        if phys.raw() == 0 {
            continue;
        }
        changed = true;
        let virt = VirtAddr::new(base.raw() + index as u64 * 4096);
        let idx = WalkIndices::from_virt(virt);
        let key = (idx.pml4 << 18) | (idx.pdpt << 9) | idx.pd;
        if key != cached_key {
            cached_key = key;
            cached_pt = core::ptr::null_mut();
            #[cfg(feature = "kernel-test")]
            RANGE_PT_WALKS.fetch_add(1, core::sync::atomic::Ordering::Relaxed);

            let pml4e = &mut pml4.entries[idx.pml4];
            if pml4e.is_present() {
                // SAFETY: verified present table descriptor under root lock.
                let pdpt = unsafe { &mut *pml4e.addr().kernel_mut_ptr::<PageTable>() };
                let pdpte = &mut pdpt.entries[idx.pdpt];
                if pdpte.flags().contains(PtFlags::HUGE_PAGE) {
                    result = Err(MapError::EncounteredHugePage);
                    break;
                }
                if pdpte.is_present() {
                    // SAFETY: verified PDPT table descriptor under root lock.
                    let pd = unsafe { &mut *pdpte.addr().kernel_mut_ptr::<PageTable>() };
                    let pde = &mut pd.entries[idx.pd];
                    if pde.flags().contains(PtFlags::HUGE_PAGE) {
                        result = Err(MapError::EncounteredHugePage);
                        break;
                    }
                    if pde.is_present() {
                        cached_pml4e = pml4e;
                        cached_pdpte = pdpte;
                        cached_pde = pde;
                        cached_pt = pde.addr().kernel_mut_ptr::<PageTable>();
                    }
                }
            }
        }
        let flags = flags_for(index, phys);
        if cached_pt.is_null() {
            // SAFETY: missing upper levels are created under the same guard.
            if let Err(error) = unsafe { map_4kb_locked(pml4_phys, virt, phys, flags, false) } {
                result = Err(error);
                break;
            }
            // The next page must rediscover the table just created.
            cached_key = usize::MAX;
        } else {
            let mut table_flags = PtFlags::PRESENT | PtFlags::WRITABLE;
            if flags.contains(PtFlags::USER) {
                table_flags |= PtFlags::USER;
            }
            // Permission requirements are derived per leaf; only verified
            // descriptor addresses are cached under the root lock.
            // SAFETY: pointers came from this cached key's verified walk and
            // remain live while the root mutation guard is held.
            unsafe {
                promote_intermediate_flags(&mut *cached_pml4e, table_flags);
                promote_intermediate_flags(&mut *cached_pdpte, table_flags);
                promote_intermediate_flags(&mut *cached_pde, table_flags);
            }
            // SAFETY: cached_pt came from the verified PDE for this key and
            // remains stable under the root mutation guard.
            let pt = unsafe { &mut *cached_pt };
            pt.entries[idx.pt] = PageTableEntry::new(phys, flags | PtFlags::PRESENT);
            debug_assert_eq!(pt.entries[idx.pt].addr(), phys);
        }
    }
    if changed {
        const FULL_FLUSH_PAGE_CEILING: u64 = 512;
        if pages <= FULL_FLUSH_PAGE_CEILING {
            for page in 0..pages {
                let virt = VirtAddr::new(base.raw() + page * 4096);
                // SAFETY: the range is canonical and page-aligned.
                unsafe { invlpg(virt) };
            }
        } else {
            // SAFETY: user leaves are non-global; this retires every changed
            // local translation in one operation.
            unsafe { flush_user_tlb_local() };
        }
    }
    result
}

/// Clear WRITE on the present 4 KiB leaves in a contiguous user range.
///
/// Missing upper levels and leaves remain absent: unlike
/// [`rewrite_4kb_scatter_range`], this helper never allocates a page table or
/// materializes lazy backing. The walk caches each 2 MiB leaf table and
/// invalidates locally once after all descriptor stores. Address-space code
/// broadcasts separately when the root can be active on peer CPUs.
///
/// Returns the number of leaves whose writable bit changed. A huge mapping in
/// the requested span is a structural error; ordinary fork backing must be
/// represented by 4 KiB leaves.
///
/// # Safety
/// `pml4_phys` must be a live, identity-reachable root for the whole call.
pub unsafe fn write_protect_4kb_range_existing(
    pml4_phys: PhysAddr,
    base: VirtAddr,
    pages: u64,
) -> Result<u64, MapError> {
    if !is_canonical(base) || base.raw() & 0xFFF != 0 {
        return Err(if is_canonical(base) {
            MapError::UnalignedVirt
        } else {
            MapError::NonCanonical
        });
    }
    let span = pages.checked_mul(4096).ok_or(MapError::NonCanonical)?;
    let end = base.raw().checked_add(span).ok_or(MapError::NonCanonical)?;
    if pages != 0 {
        let last = VirtAddr::new(end - 1);
        if !is_canonical(last) || ((base.raw() ^ last.raw()) & (1 << 47)) != 0 {
            return Err(MapError::NonCanonical);
        }
    }

    let _pt_guard = pt_lock_for(pml4_phys).lock();
    // SAFETY: the root is identity-reachable and mutation-locked.
    let pml4 = unsafe { &*pml4_phys.kernel_mut_ptr::<PageTable>() };
    let mut cached_key = usize::MAX;
    let mut cached_pt: *mut PageTable = core::ptr::null_mut();
    let mut changed = 0u64;
    let mut result = Ok(());

    for page in 0..pages {
        let virt = VirtAddr::new(base.raw() + page * 4096);
        let idx = WalkIndices::from_virt(virt);
        let key = (idx.pml4 << 18) | (idx.pdpt << 9) | idx.pd;
        if key != cached_key {
            cached_key = key;
            cached_pt = core::ptr::null_mut();
            let pml4e = pml4.entries[idx.pml4];
            if !pml4e.is_present() {
                continue;
            }
            // SAFETY: verified present table descriptor under the root lock.
            let pdpt = unsafe { &*pml4e.addr().kernel_ptr::<PageTable>() };
            let pdpte = pdpt.entries[idx.pdpt];
            if !pdpte.is_present() {
                continue;
            }
            if pdpte.flags().contains(PtFlags::HUGE_PAGE) {
                result = Err(MapError::EncounteredHugePage);
                break;
            }
            // SAFETY: verified present, non-huge descriptor.
            let pd = unsafe { &*pdpte.addr().kernel_ptr::<PageTable>() };
            let pde = pd.entries[idx.pd];
            if !pde.is_present() {
                continue;
            }
            if pde.flags().contains(PtFlags::HUGE_PAGE) {
                result = Err(MapError::EncounteredHugePage);
                break;
            }
            cached_pt = pde.addr().kernel_mut_ptr::<PageTable>();
        }
        if cached_pt.is_null() {
            continue;
        }
        // SAFETY: cached_pt came from this key's verified PDE and the root
        // mutation lock prevents its replacement.
        let pt = unsafe { &mut *cached_pt };
        let leaf = pt.entries[idx.pt];
        if leaf.is_present() && leaf.flags().contains(PtFlags::WRITABLE) {
            pt.entries[idx.pt] = PageTableEntry::from_raw(leaf.raw() & !PtFlags::WRITABLE.bits());
            changed += 1;
        }
    }

    if changed != 0 {
        const FULL_FLUSH_PAGE_CEILING: u64 = 512;
        if pages <= FULL_FLUSH_PAGE_CEILING {
            for page in 0..pages {
                // SAFETY: the validated range is canonical and page-aligned.
                unsafe { invlpg(VirtAddr::new(base.raw() + page * 4096)) };
            }
        } else {
            // SAFETY: user leaves are non-global.
            unsafe { flush_user_tlb_local() };
        }
    }
    result.map(|()| changed)
}

/// Tear down a 4 KiB mapping. Intermediate tables are left intact —
/// Wave 2+'s refcounted-table work adds the "delete if empty" sweep.
///
/// # Safety
/// Same identity-mapping precondition as `map_4kb`.
pub unsafe fn unmap_4kb(pml4_phys: PhysAddr, virt: VirtAddr) -> Result<PhysAddr, MapError> {
    // SAFETY: forwarded caller contract.
    unsafe { unmap_4kb_impl(pml4_phys, virt, true) }
}

/// Rewrite the permission flags of an existing 4 KiB leaf, preserving its
/// physical backing.
///
/// `map_4kb` refuses to overwrite a present leaf and `unmap_4kb` + `map_4kb`
/// would open a window in which the page is absent — wrong for kernel text
/// that a peer CPU may be fetching from. This is the missing third operation:
/// permissions change, translation does not.
///
/// The invalidation is **global** (broadcast), not the local `invlpg` a fresh
/// mapping gets away with: peer CPUs may hold a cached translation carrying
/// the OLD permissions, and every caller here is *restricting* them (RW+NX →
/// RX for module text, → RO for rodata). A local-only flush would leave peers
/// able to write memory this call just made read-only.
///
/// Linux ref: `arch/x86/mm/pat/set_memory.c::change_page_attr_set_clr`, which
/// likewise rewrites leaves in place and follows with a cross-CPU flush.
///
/// # Safety
/// Same identity-mapping and live-root contract as [`map_4kb`]. The caller is
/// responsible for ensuring no CPU depends on the old permissions after this
/// returns.
pub unsafe fn protect_4kb(
    pml4_phys: PhysAddr,
    virt: VirtAddr,
    flags: PtFlags,
) -> Result<(), MapError> {
    if !is_canonical(virt) {
        return Err(MapError::NonCanonical);
    }
    if virt.raw() & 0xFFF != 0 {
        return Err(MapError::UnalignedVirt);
    }

    // Same per-root lock `map_4kb`/`unmap_4kb` take: the walk plus the leaf
    // rewrite must not interleave with a concurrent map/unmap of the same
    // root.
    let _pt_guard = pt_lock_for(pml4_phys).lock();

    let idx = WalkIndices::from_virt(virt);
    // SAFETY: caller guarantees `pml4_phys` is a live, identity-reachable root.
    let pml4 = unsafe { &*pml4_phys.kernel_mut_ptr::<PageTable>() };
    let pml4e = pml4.entries[idx.pml4];
    if !pml4e.is_present() {
        return Err(MapError::NotMapped);
    }

    // SAFETY: `pml4e` is present, so its address names a live PDPT that lives
    // in identity-mapped low RAM like every other page table.
    let pdpt = unsafe { &*pml4e.addr().kernel_mut_ptr::<PageTable>() };
    let pdpte = pdpt.entries[idx.pdpt];
    if !pdpte.is_present() {
        return Err(MapError::NotMapped);
    }
    if pdpte.flags().contains(PtFlags::HUGE_PAGE) {
        return Err(MapError::EncounteredHugePage);
    }

    // SAFETY: as above — present, non-huge entry naming a live PD.
    let pd = unsafe { &*pdpte.addr().kernel_mut_ptr::<PageTable>() };
    let pde = pd.entries[idx.pd];
    if !pde.is_present() {
        return Err(MapError::NotMapped);
    }
    if pde.flags().contains(PtFlags::HUGE_PAGE) {
        return Err(MapError::EncounteredHugePage);
    }

    // SAFETY: as above — present, non-huge entry naming a live PT.
    let pt = unsafe { &mut *pde.addr().kernel_mut_ptr::<PageTable>() };
    let leaf = pt.entries[idx.pt];
    if !leaf.is_present() {
        return Err(MapError::NotMapped);
    }
    pt.entries[idx.pt] = PageTableEntry::new(leaf.addr(), flags | PtFlags::PRESENT);

    // SAFETY: INVLPG and its broadcast wrapper are always legal at CPL=0.
    unsafe { invlpg_global(virt) };
    Ok(())
}

/// If the level-1 page table (PT) covering `virt` in `root` holds no present
/// leaves, free it and clear its PD entry. The frame-backed vmalloc free path
/// calls this to FULLY reclaim page tables rather than retaining them; PD/PDPT
/// levels are intentionally kept (the PDPT is the shared, boot-reserved kernel
/// vmalloc slot every address space copies by value). Returns true if a PT was
/// freed. A no-op (returns false) on huge leaves or an already-empty subtree.
///
/// This frees the table in the same breath as it detaches it, with no
/// invalidation in between. The caller's earlier per-leaf INVLPGs do not close
/// that gap: until the PD entry is cleared it is still present, and a CPU may
/// cache a present PD entry in its paging-structure caches even when every PTE
/// under it is clear (SDM Vol 3 §4.10.3), for example through a speculative
/// walk. Such an entry keeps pointing at the freed frame after it is reused.
/// A caller that needs the table frame to be unreachable before it returns to
/// the buddy must use [`detach_empty_kernel_pt`], invalidate, and only then
/// free, as `module_text` does.
///
/// # Safety
/// `root` must be the live kernel root. The caller MUST have already unmapped
/// every present leaf in this PT with a GLOBAL INVLPG (as `unmap_4kb` does).
pub unsafe fn free_empty_pt(root: PhysAddr, virt: VirtAddr) -> bool {
    // SAFETY: forwarded contract.
    let Some((pt, pd)) = (unsafe { detach_empty_kernel_pt(root, virt) }) else {
        return false;
    };
    crate::frame::free_frame(pt);
    if let Some(pd) = pd {
        crate::frame::free_frame(pd);
    }
    true
}

/// Detach, but do NOT free, the level-1 page table (PT) covering `virt` in the
/// kernel root when it holds no present leaves: clear its PD entry and
/// unregister it. If that empties the PD too, detach the PD from the PDPT the
/// same way. Returns the detached PT frame and, when the cascade ran, the PD
/// frame; `None` when nothing was detached (huge leaves, an absent subtree, or
/// a PT that still holds a leaf).
///
/// The frames are still owned by the caller and must not go back to the buddy
/// until every CPU has dropped every cached path through the cleared entries:
/// a present PD entry may have been cached (SDM Vol 3 §4.10.3) at any time up
/// to the clear, under any PCID. The PDPT is never detached: it is the
/// reserved slot's shared child that every address space copies.
///
/// # Safety
/// `root` must be the live kernel root, and every present leaf in this PT must
/// already be unmapped.
pub unsafe fn detach_empty_kernel_pt(
    root: PhysAddr,
    virt: VirtAddr,
) -> Option<(crate::frame::PhysFrame, Option<crate::frame::PhysFrame>)> {
    let _guard = pt_lock_for(root).lock();
    let idx = WalkIndices::from_virt(virt);
    // SAFETY: root is identity-reachable and the mutation lock is held.
    let pml4 = unsafe { &mut *root.kernel_mut_ptr::<PageTable>() };
    let pml4e = pml4.entries[idx.pml4];
    if !pml4e.is_present() {
        return None;
    }
    // SAFETY: a present PML4 entry names an identity-reachable PDPT. The PDPT
    // itself is the shared, boot-reserved kernel vmalloc slot and is never
    // detached here.
    let pdpt = unsafe { &mut *pml4e.addr().kernel_mut_ptr::<PageTable>() };
    let pdpte = pdpt.entries[idx.pdpt];
    if !pdpte.is_present() || pdpte.flags().contains(PtFlags::HUGE_PAGE) {
        return None;
    }
    // SAFETY: a present, non-huge PDPT entry names an identity-reachable PD.
    let pd = unsafe { &mut *pdpte.addr().kernel_mut_ptr::<PageTable>() };
    let pde = pd.entries[idx.pd];
    if !pde.is_present() || pde.flags().contains(PtFlags::HUGE_PAGE) {
        return None;
    }
    let pt_phys = pde.addr();
    // SAFETY: a present, non-huge PD entry names an identity-reachable PT.
    let pt = unsafe { &*pt_phys.kernel_ptr::<PageTable>() };
    if pt.entries.iter().any(|e| e.is_present()) {
        return None;
    }
    pd.entries[idx.pd] = PageTableEntry::EMPTY;
    crate::frame::__pagetable_unregister(pt_phys.raw());
    // Cascade: if that emptied the PD too, detach it from the PDPT. Stop at
    // the PDPT — it is the reserved slot's shared child every address space
    // copies, so it must persist.
    let mut pd_frame = None;
    if !pd.entries.iter().any(|e| e.is_present()) {
        let pd_phys = pdpte.addr();
        pdpt.entries[idx.pdpt] = PageTableEntry::EMPTY;
        crate::frame::__pagetable_unregister(pd_phys.raw());
        pd_frame = Some(crate::frame::PhysFrame::new(pd_phys));
    }
    Some((crate::frame::PhysFrame::new(pt_phys), pd_frame))
}

/// Detach (but do NOT free) the level-1 PT covering `virt` when it holds no
/// present leaves: clear its PD entry, unregister it, and push its frame —
/// plus the PD's, when the detach empties the PD too — onto `out`. Returns
/// true when a PT was detached.
///
/// The USER munmap paths need this mmu_gather split of [`free_empty_pt`]: a
/// peer CPU running the same address space may have re-cached the PD entry in
/// its paging-structure caches between the caller's leaf flush and this
/// detach (user code can touch the unmapped range at any time and fault). A
/// detached frame may therefore only return to the allocator after one more
/// cross-CPU invalidation of the covered range; freeing immediately would let
/// that CPU's next hardware walk descend into a reused frame and write A/D
/// bits into it. `free_empty_pt` keeps the immediate-free contract for kernel
/// vmalloc, whose VAs are never touched after unmap.
///
/// Only AS-private, registry-known tables are detached; a kernel-shared table
/// is never registered and is skipped (same guard as AS teardown).
///
/// # Safety
/// Same walk contract as [`free_empty_pt`]: `root` must be identity-reachable
/// and every present leaf in this PT must already be unmapped with a
/// cross-CPU invalidation of the covered range issued.
pub(crate) unsafe fn detach_empty_pt(
    root: PhysAddr,
    virt: VirtAddr,
    out: &mut alloc::vec::Vec<crate::frame::PhysFrame>,
) -> bool {
    let _guard = pt_lock_for(root).lock();
    let idx = WalkIndices::from_virt(virt);
    // SAFETY: root is identity-reachable and the mutation lock is held.
    let pml4 = unsafe { &mut *root.kernel_mut_ptr::<PageTable>() };
    let pml4e = pml4.entries[idx.pml4];
    if !pml4e.is_present() {
        return false;
    }
    // SAFETY: a present PML4 entry names an identity-reachable PDPT.
    let pdpt = unsafe { &mut *pml4e.addr().kernel_mut_ptr::<PageTable>() };
    let pdpte = pdpt.entries[idx.pdpt];
    if !pdpte.is_present() || pdpte.flags().contains(PtFlags::HUGE_PAGE) {
        return false;
    }
    // SAFETY: a present, non-huge PDPT entry names an identity-reachable PD.
    let pd = unsafe { &mut *pdpte.addr().kernel_mut_ptr::<PageTable>() };
    let pde = pd.entries[idx.pd];
    if !pde.is_present() || pde.flags().contains(PtFlags::HUGE_PAGE) {
        return false;
    }
    let pt_phys = pde.addr();
    if !crate::frame::__pagetable_is_registered(pt_phys.raw()) {
        return false;
    }
    // SAFETY: a present, non-huge PD entry names an identity-reachable PT.
    let pt = unsafe { &*pt_phys.kernel_ptr::<PageTable>() };
    if pt.entries.iter().any(|e| e.is_present()) {
        return false;
    }
    pd.entries[idx.pd] = PageTableEntry::EMPTY;
    crate::frame::__pagetable_unregister(pt_phys.raw());
    out.push(crate::frame::PhysFrame::new(pt_phys));
    // Cascade: if that emptied the PD too, detach it from the PDPT as well.
    // Stop at the PDPT (one per 512 GiB of VA — retaining it is negligible
    // and AS teardown reclaims it).
    if !pd.entries.iter().any(|e| e.is_present()) {
        let pd_phys = pdpte.addr();
        if crate::frame::__pagetable_is_registered(pd_phys.raw()) {
            pdpt.entries[idx.pdpt] = PageTableEntry::EMPTY;
            crate::frame::__pagetable_unregister(pd_phys.raw());
            out.push(crate::frame::PhysFrame::new(pd_phys));
        }
    }
    true
}

/// [`unmap_4kb`] WITHOUT the cross-CPU shootdown broadcast — the leaf PTE is
/// cleared and INVLPG'd **locally only**. For batched whole-AS operations
/// (fork's parent `rematerialize`, exit-path region teardown) that issue ONE
/// cross-CPU flush after the whole walk — the Linux `flush_tlb_mm` /
/// `mmu_gather` shape — instead of a per-page IPI-broadcast + ack-wait round
/// trip. A ~thousand-page address space paid ~1000 broadcast round-trips per
/// fork through the plain `unmap_4kb`, which is what made `stress-ng --sigrt`
/// forks take ~0.5 s each (and unboundedly worse when one AP acked slowly).
///
/// # Safety
/// Same contract as [`unmap_4kb`], PLUS: the caller MUST broadcast a
/// cross-CPU invalidation covering `virt` (range shootdown or a full
/// non-global flush) before any freed frame can be reused — peer CPUs may
/// hold a stale TLB entry until then.
pub unsafe fn unmap_4kb_local(pml4_phys: PhysAddr, virt: VirtAddr) -> Result<PhysAddr, MapError> {
    // SAFETY: forwarded caller contract.
    unsafe { unmap_4kb_impl(pml4_phys, virt, false) }
}

/// Tear down a contiguous run of 4 KiB leaves while acquiring the per-root
/// page-table mutation lock once. Small runs receive per-leaf INVLPG; large
/// runs clear all leaves and perform one local non-global flush. The caller
/// owns one later cross-CPU range/full invalidation before any removed backing
/// can be reused.
///
/// Returns the number of present leaves removed. Missing leaves are benign,
/// matching repeated [`unmap_4kb_local`] calls.
///
/// # Safety
/// Same contract as [`unmap_4kb_local`] for every page in the range.
pub unsafe fn unmap_4kb_local_range(
    pml4_phys: PhysAddr,
    base: VirtAddr,
    pages: u64,
) -> Result<u64, MapError> {
    if !is_canonical(base) {
        return Err(MapError::NonCanonical);
    }
    if base.raw() & 0xFFF != 0 {
        return Err(MapError::UnalignedVirt);
    }
    let span = pages.checked_mul(4096).ok_or(MapError::NonCanonical)?;
    let end = base.raw().checked_add(span).ok_or(MapError::NonCanonical)?;
    if pages > 0 {
        let last = VirtAddr::new(end - 1);
        if !is_canonical(last) || ((base.raw() ^ last.raw()) & (1 << 47)) != 0 {
            return Err(MapError::NonCanonical);
        }
    }

    let _pt_guard = pt_lock_for(pml4_phys).lock();
    let mut removed = 0;
    const FULL_FLUSH_PAGE_CEILING: u64 = 512;
    let per_page_invalidate = pages <= FULL_FLUSH_PAGE_CEILING;
    // A contiguous range spends up to 512 pages in the same leaf table.
    // Cache that table instead of repeating the PML4->PDPT->PD traversal for
    // every 4 KiB entry; absent upper-level entries are cached too.
    // SAFETY: root is identity-reachable per the caller's contract and the
    // per-root mutation lock remains held for the complete walk.
    let pml4 = unsafe { &mut *pml4_phys.kernel_mut_ptr::<PageTable>() };
    let mut cached_key = usize::MAX;
    let mut cached_pt: *mut PageTable = core::ptr::null_mut();
    for page in 0..pages {
        let virt = VirtAddr::new(base.raw() + page * 4096);
        let idx = WalkIndices::from_virt(virt);
        let key = (idx.pml4 << 18) | (idx.pdpt << 9) | idx.pd;
        if key != cached_key {
            cached_key = key;
            cached_pt = core::ptr::null_mut();
            let pml4e = pml4.entries[idx.pml4];
            if pml4e.is_present() {
                // SAFETY: present non-leaf entry points at an identity-mapped
                // page table under this root.
                let pdpt = unsafe { &mut *pml4e.addr().kernel_mut_ptr::<PageTable>() };
                let pdpte = pdpt.entries[idx.pdpt];
                if pdpte.is_present() {
                    if pdpte.flags().contains(PtFlags::HUGE_PAGE) {
                        return Err(MapError::EncounteredHugePage);
                    }
                    // SAFETY: same, one level lower.
                    let pd = unsafe { &mut *pdpte.addr().kernel_mut_ptr::<PageTable>() };
                    let pde = pd.entries[idx.pd];
                    if pde.is_present() {
                        if pde.flags().contains(PtFlags::HUGE_PAGE) {
                            return Err(MapError::EncounteredHugePage);
                        }
                        cached_pt = pde.addr().kernel_mut_ptr::<PageTable>();
                    }
                }
            }
        }
        if cached_pt.is_null() {
            continue;
        }
        // SAFETY: cached_pt was obtained from the present PDE for this key;
        // the root lock prevents replacement during the batch.
        let pt = unsafe { &mut *cached_pt };
        if !pt.entries[idx.pt].is_present() {
            continue;
        }
        pt.entries[idx.pt] = PageTableEntry::EMPTY;
        removed += 1;
        if per_page_invalidate {
            // SAFETY: the just-cleared leaf owns this page-aligned VA.
            unsafe { invlpg(virt) };
        }
    }
    if removed != 0 && !per_page_invalidate {
        // SAFETY: all affected leaves are already clear under the root lock;
        // one non-global flush retires their local translations before return.
        unsafe { flush_user_tlb_local() };
    }
    Ok(removed)
}

/// Mark every present 4 KiB leaf in the run as MADV_FREE'd: set the software
/// [`PtFlags::LAZYFREE`] bit and clear DIRTY + ACCESSED while keeping the
/// leaf present and writable. A later store re-dirties the page entirely in
/// hardware (the locked D-bit assist walk), so a freed-then-reused page
/// costs no fault; a page still clean when reclaim looks is discardable
/// without IO (`lazyfree_take_clean_4kb_range`). LOCAL invalidation only —
/// the caller MUST broadcast an invalidation covering the run before relying
/// on the cleared D bits: a remote CPU whose TLB cached the leaf with D
/// already set skips the assist and its stores would go unrecorded.
///
/// Returns the number of leaves marked.
///
/// # Safety
/// Same contract as [`unmap_4kb_local_range`]: identity-reachable root, the
/// run lies inside a bookkept region of this address space.
pub unsafe fn lazyfree_mark_4kb_local_range(
    pml4_phys: PhysAddr,
    base: VirtAddr,
    pages: u64,
) -> Result<u64, MapError> {
    if !is_canonical(base) {
        return Err(MapError::NonCanonical);
    }
    if base.raw() & 0xFFF != 0 {
        return Err(MapError::UnalignedVirt);
    }
    let span = pages.checked_mul(4096).ok_or(MapError::NonCanonical)?;
    let end = base.raw().checked_add(span).ok_or(MapError::NonCanonical)?;
    if pages > 0 {
        let last = VirtAddr::new(end - 1);
        if !is_canonical(last) || ((base.raw() ^ last.raw()) & (1 << 47)) != 0 {
            return Err(MapError::NonCanonical);
        }
    }

    let _pt_guard = pt_lock_for(pml4_phys).lock();
    let mut marked = 0;
    const FULL_FLUSH_PAGE_CEILING: u64 = 512;
    let per_page_invalidate = pages <= FULL_FLUSH_PAGE_CEILING;
    // SAFETY: root is identity-reachable per the caller's contract and the
    // per-root mutation lock remains held for the complete walk.
    let pml4 = unsafe { &mut *pml4_phys.kernel_mut_ptr::<PageTable>() };
    let mut cached_key = usize::MAX;
    let mut cached_pt: *mut PageTable = core::ptr::null_mut();
    for page in 0..pages {
        let virt = VirtAddr::new(base.raw() + page * 4096);
        let idx = WalkIndices::from_virt(virt);
        let key = (idx.pml4 << 18) | (idx.pdpt << 9) | idx.pd;
        if key != cached_key {
            cached_key = key;
            cached_pt = core::ptr::null_mut();
            let pml4e = pml4.entries[idx.pml4];
            if pml4e.is_present() {
                // SAFETY: present non-leaf entry points at an identity-mapped
                // page table under this root.
                let pdpt = unsafe { &mut *pml4e.addr().kernel_mut_ptr::<PageTable>() };
                let pdpte = pdpt.entries[idx.pdpt];
                if pdpte.is_present() && !pdpte.flags().contains(PtFlags::HUGE_PAGE) {
                    // SAFETY: same, one level lower.
                    let pd = unsafe { &mut *pdpte.addr().kernel_mut_ptr::<PageTable>() };
                    let pde = pd.entries[idx.pd];
                    if pde.is_present() && !pde.flags().contains(PtFlags::HUGE_PAGE) {
                        cached_pt = pde.addr().kernel_mut_ptr::<PageTable>();
                    }
                }
            }
        }
        if cached_pt.is_null() {
            continue;
        }
        // SAFETY: cached_pt came from the present PDE for this key; the root
        // lock prevents replacement during the batch.
        let pt = unsafe { &mut *cached_pt };
        let leaf = pt.entries[idx.pt];
        if !leaf.is_present() {
            continue;
        }
        let flags = PtFlags(
            (leaf.flags().bits() | PtFlags::LAZYFREE.bits())
                & !(PtFlags::DIRTY.bits() | PtFlags::ACCESSED.bits()),
        );
        pt.entries[idx.pt] = PageTableEntry::new(leaf.addr(), flags);
        marked += 1;
        if per_page_invalidate {
            // SAFETY: the just-rewritten leaf owns this page-aligned VA.
            unsafe { invlpg(virt) };
        }
    }
    if marked != 0 && !per_page_invalidate {
        // SAFETY: all rewrites are published under the root lock; one
        // non-global flush retires stale-D local translations.
        unsafe { flush_user_tlb_local() };
    }
    Ok(marked)
}

/// Retire the still-clean [`PtFlags::LAZYFREE`] leaves in the run: each such
/// leaf is atomically swapped to EMPTY and reported through `take(phys, va)`;
/// a leaf whose DIRTY bit came back (the page was stored to after MADV_FREE)
/// instead has its LAZYFREE bit cleared and stays mapped. The atomic swap
/// orders against the page walker's locked D-bit assist: an assist that
/// lands first is visible in the swapped-out entry (the page is kept), one
/// that starts after the swap finds the leaf empty and takes the ordinary
/// demand-fault path instead of writing. Non-LAZYFREE leaves are untouched.
///
/// LOCAL invalidation only. The caller MUST broadcast an invalidation
/// covering the run before freeing any reported frame — a remote CPU may
/// still hold a read translation for it.
///
/// Returns the number of leaves retired.
///
/// # Safety
/// Same contract as [`unmap_4kb_local_range`].
pub unsafe fn lazyfree_take_clean_4kb_range(
    pml4_phys: PhysAddr,
    base: VirtAddr,
    pages: u64,
    mut take: impl FnMut(PhysAddr, VirtAddr),
) -> Result<u64, MapError> {
    use core::sync::atomic::{AtomicU64, Ordering};
    if !is_canonical(base) {
        return Err(MapError::NonCanonical);
    }
    if base.raw() & 0xFFF != 0 {
        return Err(MapError::UnalignedVirt);
    }
    let span = pages.checked_mul(4096).ok_or(MapError::NonCanonical)?;
    let end = base.raw().checked_add(span).ok_or(MapError::NonCanonical)?;
    if pages > 0 {
        let last = VirtAddr::new(end - 1);
        if !is_canonical(last) || ((base.raw() ^ last.raw()) & (1 << 47)) != 0 {
            return Err(MapError::NonCanonical);
        }
    }

    let _pt_guard = pt_lock_for(pml4_phys).lock();
    let mut taken = 0;
    const FULL_FLUSH_PAGE_CEILING: u64 = 512;
    let per_page_invalidate = pages <= FULL_FLUSH_PAGE_CEILING;
    // SAFETY: root is identity-reachable per the caller's contract and the
    // per-root mutation lock remains held for the complete walk.
    let pml4 = unsafe { &mut *pml4_phys.kernel_mut_ptr::<PageTable>() };
    let mut cached_key = usize::MAX;
    let mut cached_pt: *mut PageTable = core::ptr::null_mut();
    for page in 0..pages {
        let virt = VirtAddr::new(base.raw() + page * 4096);
        let idx = WalkIndices::from_virt(virt);
        let key = (idx.pml4 << 18) | (idx.pdpt << 9) | idx.pd;
        if key != cached_key {
            cached_key = key;
            cached_pt = core::ptr::null_mut();
            let pml4e = pml4.entries[idx.pml4];
            if pml4e.is_present() {
                // SAFETY: present non-leaf entry points at an identity-mapped
                // page table under this root.
                let pdpt = unsafe { &mut *pml4e.addr().kernel_mut_ptr::<PageTable>() };
                let pdpte = pdpt.entries[idx.pdpt];
                if pdpte.is_present() && !pdpte.flags().contains(PtFlags::HUGE_PAGE) {
                    // SAFETY: same, one level lower.
                    let pd = unsafe { &mut *pdpte.addr().kernel_mut_ptr::<PageTable>() };
                    let pde = pd.entries[idx.pd];
                    if pde.is_present() && !pde.flags().contains(PtFlags::HUGE_PAGE) {
                        cached_pt = pde.addr().kernel_mut_ptr::<PageTable>();
                    }
                }
            }
        }
        if cached_pt.is_null() {
            continue;
        }
        // SAFETY: cached_pt came from the present PDE for this key; the root
        // lock prevents replacement during the batch.
        let pt = unsafe { &mut *cached_pt };
        let leaf = pt.entries[idx.pt];
        if !leaf.is_present() || !leaf.flags().contains(PtFlags::LAZYFREE) {
            continue;
        }
        if leaf.flags().contains(PtFlags::DIRTY) {
            // Rewritten since MADV_FREE — the page is live again. Clearing
            // LAZYFREE with a plain store is fine: a concurrent D-assist
            // can only re-set a bit we are keeping set.
            pt.entries[idx.pt] = PageTableEntry::new(
                leaf.addr(),
                PtFlags(leaf.flags().bits() & !PtFlags::LAZYFREE.bits()),
            );
            continue;
        }
        // SAFETY: a PageTableEntry is a repr-compatible u64 slot; the atomic
        // swap serializes against the hardware walker's locked D-bit assist
        // on other CPUs (software mutation is excluded by the root lock).
        let slot = unsafe {
            &*(core::ptr::addr_of_mut!(pt.entries[idx.pt]) as *mut u64 as *const AtomicU64)
        };
        let old = PageTableEntry::from_raw(slot.swap(0, Ordering::AcqRel));
        if old.flags().contains(PtFlags::DIRTY) {
            // A store's D-assist landed between the read above and the swap:
            // the page is live. Reinstall it (root lock still held, so no
            // software mutator raced) with LAZYFREE dropped.
            pt.entries[idx.pt] = PageTableEntry::new(
                old.addr(),
                PtFlags(old.flags().bits() & !PtFlags::LAZYFREE.bits()),
            );
            continue;
        }
        take(old.addr(), virt);
        taken += 1;
        if per_page_invalidate {
            // SAFETY: the just-cleared leaf owned this page-aligned VA.
            unsafe { invlpg(virt) };
        }
    }
    if taken != 0 && !per_page_invalidate {
        // SAFETY: all affected leaves are already clear under the root lock;
        // one non-global flush retires their local translations.
        unsafe { flush_user_tlb_local() };
    }
    Ok(taken)
}

unsafe fn unmap_4kb_impl(
    pml4_phys: PhysAddr,
    virt: VirtAddr,
    broadcast: bool,
) -> Result<PhysAddr, MapError> {
    if !is_canonical(virt) {
        return Err(MapError::NonCanonical);
    }
    if virt.raw() & 0xFFF != 0 {
        return Err(MapError::UnalignedVirt);
    }

    // Serialise against concurrent map/unmap on the same root. See `pt_lock_for`.
    let _pt_guard = pt_lock_for(pml4_phys).lock();

    // SAFETY: validation and lock acquisition are immediately above.
    unsafe { unmap_4kb_locked(pml4_phys, virt, broadcast, true) }
}

/// Remove one already-validated leaf with `pt_lock_for(pml4_phys)` held.
unsafe fn unmap_4kb_locked(
    pml4_phys: PhysAddr,
    virt: VirtAddr,
    broadcast: bool,
    invalidate_local: bool,
) -> Result<PhysAddr, MapError> {
    let idx = WalkIndices::from_virt(virt);
    // SAFETY: caller promises identity reachability.
    let pml4 = unsafe { &mut *pml4_phys.kernel_mut_ptr::<PageTable>() };
    let e = pml4.entries[idx.pml4];
    if !e.is_present() {
        return Err(MapError::AlreadyMapped);
    }
    // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pdpt = unsafe { &mut *e.addr().kernel_mut_ptr::<PageTable>() };

    let e = pdpt.entries[idx.pdpt];
    if !e.is_present() {
        return Err(MapError::AlreadyMapped);
    }
    if e.flags().contains(PtFlags::HUGE_PAGE) {
        return Err(MapError::EncounteredHugePage);
    }
    // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pd = unsafe { &mut *e.addr().kernel_mut_ptr::<PageTable>() };

    let e = pd.entries[idx.pd];
    if !e.is_present() {
        return Err(MapError::AlreadyMapped);
    }
    if e.flags().contains(PtFlags::HUGE_PAGE) {
        return Err(MapError::EncounteredHugePage);
    }
    // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pt = unsafe { &mut *e.addr().kernel_mut_ptr::<PageTable>() };

    let removed = pt.entries[idx.pt];
    if !removed.is_present() {
        return Err(MapError::AlreadyMapped);
    }
    // Invariant guard (see `vmalloc::kernel_leaf_flags`): a GLOBAL leaf must
    // never be unmapped at runtime. Several TLB-flush paths deliberately retain
    // global entries (the idle-CPU deferred `flush_user_tlb_local`,
    // `invpcid_all_without_globals`, the no-PCID MOV-CR3 self-flush), so a
    // GLOBAL mapping torn down here would strand a stale translation on a peer
    // CPU and let it access the reused frame — an intermittent SMP #PF. GLOBAL
    // is reserved for PERMANENT kernel mappings that are never shot down. If
    // this fires, the offending mapper must drop `PtFlags::GLOBAL`.
    debug_assert!(
        !removed.flags().contains(PtFlags::GLOBAL),
        "unmap_4kb of a GLOBAL leaf at {:#x} — runtime-unmapped kernel mappings must be non-global",
        virt.raw(),
    );
    pt.entries[idx.pt] = PageTableEntry::EMPTY;

    // Unmap is the canonical "stale-TLB" case: peer CPUs may have
    // cached the prior PA. Use the cross-CPU invalidator so any
    // installed shootdown hook fires — unless the caller asked for
    // the local-only variant and owns the deferred batch broadcast.
    if invalidate_local {
        // SAFETY: INVLPG is valid for any canonical address, and the global
        // helper gates its optional shootdown hook through an atomic load.
        unsafe {
            if broadcast {
                invlpg_global(virt);
            } else {
                invlpg(virt);
            }
        }
    }

    Ok(removed.addr())
}

/// Tear down every user-half subtree of `pml4_phys` and return the PML4 frame
/// itself to the allocator after data-page backing has already been released.
///
/// This compatibility entry point ignores residual leaf descriptors. Final
/// address-space teardown uses [`free_user_pml4_tree_with_4kb_leaves`] so it can
/// retire reverse-map ownership before releasing backing.
///
/// # Safety
/// Same root-ownership contract as
/// [`free_user_pml4_tree_with_4kb_leaves`]. Every data-page owner must already
/// be retired and no CPU may be using `pml4_phys` as its active CR3.
pub unsafe fn free_user_pml4_tree(pml4_phys: PhysAddr) {
    // SAFETY: forwarded from the caller; no leaf state is consumed.
    unsafe { free_user_pml4_tree_with_4kb_leaves(pml4_phys, |_, _| {}) };
}

/// Tear down every user-half subtree of `pml4_phys` and return the
/// PML4 frame itself to the allocator, visiting each present 4 KiB leaf before
/// its containing page table is reclaimed.
///
/// Walks PML4 entries 0..=255 (the user half — entries 256..=511
/// belong to the shared kernel half installed by `new_user_pml4`'s
/// full-copy of the kernel PML4 and MUST stay live for other
/// processes). For each present user-half entry: descend into the
/// PDPT, then PD, then PT, freeing each intermediate page-table
/// frame on the way back up. Leaf PT entries are reported to `visit_leaf` but
/// their mapped data frames are never dereferenced or freed here.
///
/// Intel SDM Vol. 3 §4.5 paging-structure layout: each table is
/// 4 KiB / 512 entries. Bit 0 = present, bit 7 = HUGE_PAGE on
/// PDPT/PD entries (must skip — those don't point at a child
/// table). After the walk, the PML4 frame itself goes back to the
/// allocator.
///
/// # Safety
/// - `pml4_phys` must be identity-reachable (same precondition
///   as the rest of this module).
/// - The PML4 must have been allocated via `new_user_pml4` (so
///   PML4[1] was cleared) — calling this on the kernel PML4
///   would free the kernel's own page-table pages.
/// - Every 4 KiB data-page backing frame must remain live through its callback.
///   The callback must retire any external ownership before the caller releases
///   that backing. Huge-page leaves are skipped and must already be retired.
/// - Private top-level entries are detached under the root shard; the inactive
///   subtrees are walked, visited, and batch-returned after that shard is
///   released. `visit_leaf` therefore runs without a page-table lock held.
/// - No CPU may be using `pml4_phys` as its active CR3 at the
///   time of the call.
pub(crate) unsafe fn free_user_pml4_tree_with_4kb_leaves(
    pml4_phys: PhysAddr,
    mut visit_leaf: impl FnMut(PhysAddr, VirtAddr),
) {
    use crate::frame::{free_unique_frame_batch, PhysFrame};
    const FREE_BATCH_FRAMES: usize = 64;

    #[inline]
    fn flush_reclaimed(frames: &mut Vec<PhysFrame>) {
        if frames.is_empty() {
            return;
        }
        // SAFETY: every queued table was detached from the final inactive
        // root and unregistered before it entered this batch. Page tables are
        // never COW-shared.
        unsafe { free_unique_frame_batch(frames) };
        frames.clear();
        #[cfg(feature = "kernel-test")]
        TEARDOWN_FREE_BATCHES.fetch_add(1, core::sync::atomic::Ordering::Relaxed);
    }

    #[inline]
    fn queue_reclaimed(frames: &mut Vec<PhysFrame>, phys: PhysAddr) {
        frames.push(PhysFrame::new(phys));
        if frames.len() == FREE_BATCH_FRAMES {
            flush_reclaimed(frames);
        }
    }

    if pml4_phys.raw() == 0 {
        return;
    }
    USER_PML4_LIVE.fetch_sub(1, core::sync::atomic::Ordering::Relaxed);
    // Reserve before taking the IRQ-safe page-table lock. There are exactly
    // 255 candidate private slots, so pushes in the critical section cannot
    // grow the allocation.
    let mut detached_pdpts = Vec::with_capacity(255);
    {
        // Serialise the short root-detach transaction against any stale
        // concurrent map/unmap. The caller contract excludes live users, so
        // detached children need no TLB retirement before traversal.
        let _pt_guard = pt_lock_for(pml4_phys).lock();
        // SAFETY: identity-reachable per caller contract.
        let pml4 = unsafe { &mut *pml4_phys.kernel_mut_ptr::<PageTable>() };
        // Only PML4[1] holds user-private subtree (per `new_user_pml4`,
        // user binaries link at virt 0x0000_0080_0000_1000 → PML4[1]
        // PDPT[0] PD[0] PT[1], and `new_user_pml4` leaves that slot
        // empty for `materialize` to fill). Every other PML4[0..256] entry is a
        // bulk-copied pointer to a SHARED kernel page-table page —
        //   - PML4[0]: the kernel low-4-GiB identity PDPT (`PDPT_lo` in
        //     `EARLY_PAGE_TABLES`), reused by every AS for DMA / phys
        //     access from kernel mode.
        //   - PML4[2..=255]: currently reserved-zero, but if the kernel
        //     ever lights one up it'll be shared too.
        // Walking those and freeing the PDPT they point at returns
        // kernel page tables to the buddy allocator; the next
        // `alloc_coherent` hands the freed PDPT to a driver, `memset`
        // zeros it, and the huge-page entries vanish mid-write — the
        // exact #PF that surfaced the audio probe regression.
        // Walk EVERY user-half PML4 slot (1..=255), not a hardcoded pair.
        // A real process lights up far more than slots 1 + 129:
        //   slot 1   — user binary  (0x0000_0080_0000_0000)
        //   slot 128 — ELF interpreter / ld-musl bias (0x0000_4000_0000_0000)
        //   slot 129 — mmap arena    (0x0000_4080_0000_0000)
        //   slot 160 — vDSO + brk heap (0x0000_5000_0000_0000)
        //   slot 255 — user stack    (0x0000_7FFF_FFFC_0000)
        // The old `[1, 129]` list LEAKED the slot-128/160/255 page tables —
        // and, worse, never `__pagetable_unregister`'d them, so their stale
        // registrations accumulated in PT_REGISTRY and accelerated the
        // ring-wrap clobber behind the "marginal-buddy" double-free.
        //
        // Slot 0 (kernel low-4-GiB identity) and slots 256..512 (kernel
        // high-half) are SHARED — `new_user_pml4_on` bulk-copies the kernel
        // PDPT pointers into them, so freeing them would return kernel page
        // tables to the buddy. The loop bound (1..256) excludes both. As an
        // extra guard against a future kernel mapping inside the user half,
        // only AS-private PDPTs are walked: those are the ones recorded in
        // PT_REGISTRY (`new_user_pml4_on` / `ensure_next_table` register
        // every table they allocate); a kernel-shared PDPT is never
        // registered, so the `__pagetable_is_registered` check below skips
        // it.
        // Slot 0 is included: it is AS-private now that the kernel identity
        // map no longer lives there. The `__pagetable_is_registered` check
        // below still protects any kernel-shared PDPT, which is never
        // registered, so widening the bound cannot free a kernel table.
        for slot in 0usize..256 {
            let pml4e = pml4.entries[slot];
            if !pml4e.is_present() {
                continue;
            }
            let pdpt_pa = pml4e.addr();
            if pdpt_pa.raw() < 0x100000 {
                continue;
            }
            // Only detach AS-private page tables; never a kernel-shared one.
            if !crate::frame::__pagetable_is_registered(pdpt_pa.raw()) {
                continue;
            }
            detached_pdpts.push((slot, pdpt_pa));
            pml4.entries[slot] = PageTableEntry::EMPTY;
        }
    }
    #[cfg(feature = "kernel-test")]
    TEARDOWN_DETACHED_PDPTS.fetch_add(
        detached_pdpts.len() as u64,
        core::sync::atomic::Ordering::Relaxed,
    );

    // All allocator work is deliberately outside the page-table shard. Walk
    // only detached, registry-owned subtrees and return table frames in
    // bounded batches so a large sparse process neither monopolises the shard
    // nor builds an unbounded temporary vector during exit.
    let mut reclaimed = Vec::with_capacity(FREE_BATCH_FRAMES);
    for (pml4_idx, pdpt_pa) in detached_pdpts {
        // SAFETY: identity-reachable; PDPT is a page-table frame.
        let pdpt = unsafe { &mut *pdpt_pa.kernel_mut_ptr::<PageTable>() };
        for pdpt_idx in 0..512usize {
            let pdpte = pdpt.entries[pdpt_idx];
            if !pdpte.is_present() || pdpte.flags().contains(PtFlags::HUGE_PAGE) {
                continue;
            }
            let pd_pa = pdpte.addr();
            // Same AS-private guard as the PDPT level: slot 1's PDPT once
            // carried bulk-copied kernel PDPT[1..512] pointers (1-GiB HUGE
            // pages, skipped above). Guard against any non-huge kernel PD
            // pointer slipping through — a kernel PD is never registered,
            // so skip it rather than return a live kernel page table to the
            // buddy.
            if !crate::frame::__pagetable_is_registered(pd_pa.raw()) {
                continue;
            }
            // SAFETY: same.
            let pd = unsafe { &mut *pd_pa.kernel_mut_ptr::<PageTable>() };
            for pd_idx in 0..512usize {
                let pde = pd.entries[pd_idx];
                if !pde.is_present() || pde.flags().contains(PtFlags::HUGE_PAGE) {
                    continue;
                }
                let pt_pa = pde.addr();
                // PT — visit present 4 KiB leaves while their backing remains
                // live, then reclaim the table itself. It is always AS-private
                // under a registered PD, but retain the registry guard for
                // symmetry / defence in depth.
                if !crate::frame::__pagetable_is_registered(pt_pa.raw()) {
                    continue;
                }
                // SAFETY: verified registered PT in a detached, inactive tree.
                let pt = unsafe { &*pt_pa.kernel_ptr::<PageTable>() };
                for pt_idx in 0..512usize {
                    let pte = pt.entries[pt_idx];
                    if !pte.is_present() {
                        continue;
                    }
                    let va = VirtAddr::new(
                        ((pml4_idx as u64) << 39)
                            | ((pdpt_idx as u64) << 30)
                            | ((pd_idx as u64) << 21)
                            | ((pt_idx as u64) << 12),
                    );
                    visit_leaf(pte.addr(), va);
                }
                crate::frame::__pagetable_unregister(pt_pa.raw());
                queue_reclaimed(&mut reclaimed, pt_pa);
            }
            crate::frame::__pagetable_unregister(pd_pa.raw());
            queue_reclaimed(&mut reclaimed, pd_pa);
        }
        crate::frame::__pagetable_unregister(pdpt_pa.raw());
        queue_reclaimed(&mut reclaimed, pdpt_pa);
    }
    // Finally release the PML4 itself.
    crate::frame::__pagetable_unregister(pml4_phys.raw());
    queue_reclaimed(&mut reclaimed, pml4_phys);
    flush_reclaimed(&mut reclaimed);
}

/// Return the PT-level flags currently set for `virt`, or `None` if
/// unmapped / resolved at a huge-page level. Useful for verifying that
/// a `map_4kb` call preserved the flags the caller requested (especially
/// the PK field, which won't show in a plain `translate` call).
///
/// # Safety
/// `pml4_phys` must be identity-reachable (same as `map_4kb`).
pub unsafe fn flags_at(pml4_phys: PhysAddr, virt: VirtAddr) -> Option<PtFlags> {
    if !is_canonical(virt) {
        return None;
    }
    let idx = WalkIndices::from_virt(virt);
    // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pml4 = unsafe { &*pml4_phys.kernel_ptr::<PageTable>() };
    let e = pml4.entries[idx.pml4];
    if !e.is_present() {
        return None;
    }
    // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pdpt = unsafe { &*e.addr().kernel_ptr::<PageTable>() };
    let e = pdpt.entries[idx.pdpt];
    if !e.is_present() {
        return None;
    }
    if e.flags().contains(PtFlags::HUGE_PAGE) {
        return None;
    }
    // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pd = unsafe { &*e.addr().kernel_ptr::<PageTable>() };
    let e = pd.entries[idx.pd];
    if !e.is_present() {
        return None;
    }
    if e.flags().contains(PtFlags::HUGE_PAGE) {
        return None;
    }
    // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pt = unsafe { &*e.addr().kernel_ptr::<PageTable>() };
    let e = pt.entries[idx.pt];
    if !e.is_present() {
        return None;
    }
    Some(e.flags())
}

/// Return the flags of whichever leaf actually maps `virt` — 1 GiB, 2 MiB or
/// 4 KiB — together with that leaf's size in bytes.
///
/// [`flags_at`] deliberately returns `None` at a huge leaf, which makes it
/// useless for asking the one question the W^X work needs answered: *is this
/// address executable?* Most of the kernel's own mappings are huge, so a check
/// built on `flags_at` silently passes on every address it cannot see.
///
/// # Safety
/// `pml4_phys` must be identity-reachable (same as `map_4kb`).
pub unsafe fn leaf_flags_at(pml4_phys: PhysAddr, virt: VirtAddr) -> Option<(PtFlags, u64)> {
    if !is_canonical(virt) {
        return None;
    }
    let idx = WalkIndices::from_virt(virt);
    // SAFETY: caller guarantees `pml4_phys` is identity-reachable.
    let pml4 = unsafe { &*pml4_phys.kernel_ptr::<PageTable>() };
    let e = pml4.entries[idx.pml4];
    if !e.is_present() {
        return None;
    }
    // SAFETY: a present non-leaf PML4 entry names a live PDPT frame.
    let pdpt = unsafe { &*e.addr().kernel_ptr::<PageTable>() };
    let e = pdpt.entries[idx.pdpt];
    if !e.is_present() {
        return None;
    }
    if e.flags().contains(PtFlags::HUGE_PAGE) {
        return Some((e.flags(), 1 << 30));
    }
    // SAFETY: a present non-huge PDPT entry names a live PD frame.
    let pd = unsafe { &*e.addr().kernel_ptr::<PageTable>() };
    let e = pd.entries[idx.pd];
    if !e.is_present() {
        return None;
    }
    if e.flags().contains(PtFlags::HUGE_PAGE) {
        return Some((e.flags(), 1 << 21));
    }
    // SAFETY: a present non-huge PD entry names a live PT frame.
    let pt = unsafe { &*e.addr().kernel_ptr::<PageTable>() };
    let e = pt.entries[idx.pt];
    if !e.is_present() {
        return None;
    }
    Some((e.flags(), 1 << 12))
}

/// Run `f` on the present 4 KiB leaf PTE that maps `virt`, under the per-root
/// page-table walk lock, returning `Some(f(..))`. `None` if `virt` is not
/// mapped by a present 4 KiB leaf (unmapped, or a huge leaf). The lock is held
/// for the whole call so the leaf cannot be freed by a concurrent unmap.
///
/// # Safety
/// `pml4_phys` must be identity-reachable (same as `map_4kb`).
unsafe fn with_leaf_mut<R>(
    pml4_phys: PhysAddr,
    virt: VirtAddr,
    f: impl FnOnce(&mut PageTableEntry) -> R,
) -> Option<R> {
    if !is_canonical(virt) {
        return None;
    }
    // Serialise against concurrent map/unmap on the same root.
    let _pt_guard = pt_lock_for(pml4_phys).lock();
    let idx = WalkIndices::from_virt(virt);
    // SAFETY: caller guarantees `pml4_phys` is identity-reachable.
    let pml4 = unsafe { &*pml4_phys.kernel_ptr::<PageTable>() };
    let e = pml4.entries[idx.pml4];
    if !e.is_present() {
        return None;
    }
    // SAFETY: a present non-leaf PML4 entry names a live PDPT frame.
    let pdpt = unsafe { &*e.addr().kernel_ptr::<PageTable>() };
    let e = pdpt.entries[idx.pdpt];
    if !e.is_present() || e.flags().contains(PtFlags::HUGE_PAGE) {
        return None;
    }
    // SAFETY: a present non-huge PDPT entry names a live PD frame.
    let pd = unsafe { &*e.addr().kernel_ptr::<PageTable>() };
    let e = pd.entries[idx.pd];
    if !e.is_present() || e.flags().contains(PtFlags::HUGE_PAGE) {
        return None;
    }
    // SAFETY: a present non-huge PD entry names a live PT frame; the walk lock
    // keeps it live for the mutation below.
    let pt = unsafe { &mut *e.addr().kernel_mut_ptr::<PageTable>() };
    let leaf = &mut pt.entries[idx.pt];
    if !leaf.is_present() {
        return None;
    }
    Some(f(leaf))
}

/// Test-and-clear the ACCESSED (A) bit of the 4 KiB leaf mapping `virt`,
/// returning whether it was set — the CLOCK "reference" step used by anon
/// reclaim aging. `None` if `virt` is not mapped by a present 4 KiB leaf
/// (unmapped, or a huge leaf; huge pages are not aged here).
///
/// The A-bit is an APPROXIMATE LRU hint. This clears it in the PTE but issues
/// **no TLB shootdown**, so a CPU holding a cached translation may not re-set A
/// until that entry is naturally evicted. A momentarily-stale reading only
/// makes a hot page look cold for one reclaim pass — recovered by the swap-in
/// fault, which re-sets A — and is never a correctness hazard. Skipping the
/// shootdown deliberately keeps aging off the remote-shootdown path so it can
/// run under a caller's region lock without deadlock. The per-root page-table
/// lock still serialises the read-modify-write against concurrent map/unmap.
///
/// # Safety
/// `pml4_phys` must be identity-reachable (same as `map_4kb`).
pub unsafe fn test_and_clear_accessed(pml4_phys: PhysAddr, virt: VirtAddr) -> Option<bool> {
    use core::sync::atomic::{AtomicU64, Ordering};
    // SAFETY: forwarded to the caller's identity-reachability guarantee.
    unsafe {
        with_leaf_mut(pml4_phys, virt, |leaf| {
            // Clear ONLY the A bit with an atomic AND. The CPU updates the A/D
            // bits asynchronously and does not honor the SW walk lock, so a
            // read-construct-write could clobber a concurrently-set D bit; an
            // atomic mask touches nothing else. `PageTableEntry` is a
            // `repr(transparent)` u64, so the leaf reinterprets as `AtomicU64`;
            // it is 8-byte aligned within a 4 KiB-aligned table and the walk
            // lock keeps it live. Relaxed suffices — A is a hint.
            let atomic = &*(leaf as *mut PageTableEntry as *const AtomicU64);
            let prev = atomic.fetch_and(!PtFlags::ACCESSED.bits(), Ordering::Relaxed);
            prev & PtFlags::ACCESSED.bits() != 0
        })
    }
}

/// Test-only: set the ACCESSED bit on the 4 KiB leaf mapping `virt` so a test
/// can exercise the CLOCK second-chance path deterministically — hardware sets
/// this bit on a real access, which a kernel-test address space (never loaded
/// into `CR3`) does not perform. Returns `true` if a present 4 KiB leaf was
/// updated.
///
/// # Safety
/// `pml4_phys` must be identity-reachable (same as `map_4kb`).
#[doc(hidden)]
pub unsafe fn __set_accessed_for_test(pml4_phys: PhysAddr, virt: VirtAddr) -> bool {
    // SAFETY: forwarded to the caller's identity-reachability guarantee.
    unsafe {
        with_leaf_mut(pml4_phys, virt, |leaf| {
            let set = PtFlags(leaf.flags().bits() | PtFlags::ACCESSED.bits());
            *leaf = PageTableEntry::new(leaf.addr(), set);
        })
    }
    .is_some()
}

/// Resolve the physical address currently mapped at `virt`, if any.
/// Returns `None` when the walk hits a not-present entry. Treats huge
/// pages (1 GiB at PDPT level, 2 MiB at PD level) as first-class —
/// the returned address is the *base* of the huge page, with no
/// offset rollup; callers that need the byte-level phys can add
/// `virt.raw() & (page_size - 1)`.
///
/// # Safety
/// `pml4_phys` must be identity-reachable (same as `map_4kb`).
pub unsafe fn translate(pml4_phys: PhysAddr, virt: VirtAddr) -> Option<PhysAddr> {
    if !is_canonical(virt) {
        return None;
    }
    let idx = WalkIndices::from_virt(virt);
    // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pml4 = unsafe { &*pml4_phys.kernel_ptr::<PageTable>() };
    let e = pml4.entries[idx.pml4];
    if !e.is_present() {
        return None;
    }
    // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pdpt = unsafe { &*e.addr().kernel_ptr::<PageTable>() };
    let e = pdpt.entries[idx.pdpt];
    if !e.is_present() {
        return None;
    }
    if e.flags().contains(PtFlags::HUGE_PAGE) {
        return Some(PhysAddr::new(
            e.addr().raw() + (virt.raw() & ((1 << 30) - 1)),
        ));
    } // 1 GiB
      // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pd = unsafe { &*e.addr().kernel_ptr::<PageTable>() };
    let e = pd.entries[idx.pd];
    if !e.is_present() {
        return None;
    }
    if e.flags().contains(PtFlags::HUGE_PAGE) {
        return Some(PhysAddr::new(
            e.addr().raw() + (virt.raw() & ((1 << 21) - 1)),
        ));
    } // 2 MiB
      // SAFETY: the pointer is non-null, aligned, and points to a live value for this access.
    let pt = unsafe { &*e.addr().kernel_ptr::<PageTable>() };
    let e = pt.entries[idx.pt];
    if !e.is_present() {
        return None;
    }
    Some(e.addr()) // 4 KiB
}

/// Ensure the entry at `slot` references a present, non-huge
/// intermediate table. Allocates a zeroed frame if the slot is empty.
/// Returns the physical address of the next-level table.
///
/// # Safety
/// - `slot` must be a mutable reference to a real PTE slot reachable
///   under the current identity map.
/// - The caller owns the logical mutation window (no other CPU /
///   interrupt path can be walking this subtree).
unsafe fn ensure_next_table(
    slot: &mut PageTableEntry,
    flags: PtFlags,
) -> Result<PhysAddr, MapError> {
    if slot.is_present() {
        if slot.flags().contains(PtFlags::HUGE_PAGE) {
            return Err(MapError::EncounteredHugePage);
        }
        return Ok(slot.addr());
    }
    let frame = crate::alloc_frame().map_err(|_| MapError::FrameExhausted)?;
    let phys = frame.start_address();
    crate::frame::__pagetable_register(phys.raw());
    // Caller promises identity-mapped reachability; the unsafe lives
    // inside PageTable::zero_at.
    PageTable::zero_at(phys.kernel_mut_ptr::<PageTable>());
    *slot = PageTableEntry::new(phys, flags);
    Ok(phys)
}

/// Add permissions required by a new descendant leaf to an existing table
/// descriptor. Leaf permissions remain authoritative: setting USER/WRITABLE
/// here cannot grant either permission through a supervisor/read-only leaf.
#[inline]
fn promote_intermediate_flags(slot: &mut PageTableEntry, required: PtFlags) {
    debug_assert!(slot.is_present());
    debug_assert!(!slot.flags().contains(PtFlags::HUGE_PAGE));
    *slot = PageTableEntry::from_raw(slot.raw() | required.bits());
}
