

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Sun Jun 25 13:36:29 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 7.798 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2282|     2282| 17.795 us | 17.795 us |  2282|  2282|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2280|     2280|       121|        120|          1|    19|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 120, depth = 121


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 123
* Pipeline : 1
  Pipeline-0 : II = 120, D = 121, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 123 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 2 
123 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %matrix) nounwind, !map !7"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %row) nounwind, !map !13"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %col) nounwind, !map !17"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %a) nounwind, !map !21"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind"   --->   Operation 128 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [400 x i32]* %a, i64 0, i64 0" [loop_imperfect.c:101]   --->   Operation 129 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [400 x i32]* %a, i64 0, i64 1" [loop_imperfect.c:101]   --->   Operation 130 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [400 x i32]* %a, i64 0, i64 2" [loop_imperfect.c:101]   --->   Operation 131 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [400 x i32]* %a, i64 0, i64 3" [loop_imperfect.c:101]   --->   Operation 132 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [400 x i32]* %a, i64 0, i64 4" [loop_imperfect.c:101]   --->   Operation 133 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [400 x i32]* %a, i64 0, i64 5" [loop_imperfect.c:101]   --->   Operation 134 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [400 x i32]* %a, i64 0, i64 6" [loop_imperfect.c:101]   --->   Operation 135 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [400 x i32]* %a, i64 0, i64 7" [loop_imperfect.c:101]   --->   Operation 136 'getelementptr' 'a_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [400 x i32]* %a, i64 0, i64 8" [loop_imperfect.c:101]   --->   Operation 137 'getelementptr' 'a_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [400 x i32]* %a, i64 0, i64 9" [loop_imperfect.c:101]   --->   Operation 138 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [400 x i32]* %a, i64 0, i64 10" [loop_imperfect.c:101]   --->   Operation 139 'getelementptr' 'a_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [400 x i32]* %a, i64 0, i64 11" [loop_imperfect.c:101]   --->   Operation 140 'getelementptr' 'a_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [400 x i32]* %a, i64 0, i64 12" [loop_imperfect.c:101]   --->   Operation 141 'getelementptr' 'a_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [400 x i32]* %a, i64 0, i64 13" [loop_imperfect.c:101]   --->   Operation 142 'getelementptr' 'a_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [400 x i32]* %a, i64 0, i64 14" [loop_imperfect.c:101]   --->   Operation 143 'getelementptr' 'a_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [400 x i32]* %a, i64 0, i64 15" [loop_imperfect.c:101]   --->   Operation 144 'getelementptr' 'a_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [400 x i32]* %a, i64 0, i64 16" [loop_imperfect.c:101]   --->   Operation 145 'getelementptr' 'a_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [400 x i32]* %a, i64 0, i64 17" [loop_imperfect.c:101]   --->   Operation 146 'getelementptr' 'a_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [400 x i32]* %a, i64 0, i64 18" [loop_imperfect.c:101]   --->   Operation 147 'getelementptr' 'a_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [400 x i32]* %a, i64 0, i64 19" [loop_imperfect.c:101]   --->   Operation 148 'getelementptr' 'a_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.06ns)   --->   "br label %1" [loop_imperfect.c:97]   --->   Operation 149 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%ptr_0 = phi i9 [ 0, %0 ], [ %ptr, %hls_label_0 ]"   --->   Operation 150 'phi' 'ptr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%k_0 = phi i5 [ 1, %0 ], [ %k, %hls_label_0 ]"   --->   Operation 151 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (1.11ns)   --->   "%icmp_ln97 = icmp eq i5 %k_0, -12" [loop_imperfect.c:97]   --->   Operation 152 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19) nounwind"   --->   Operation 153 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %2, label %hls_label_0" [loop_imperfect.c:97]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [2/2] (2.66ns)   --->   "%a_load = load i32* %a_addr, align 4" [loop_imperfect.c:101]   --->   Operation 155 'load' 'a_load' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i9 %ptr_0 to i64" [loop_imperfect.c:101]   --->   Operation 156 'zext' 'zext_ln101' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%col_addr = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101" [loop_imperfect.c:101]   --->   Operation 157 'getelementptr' 'col_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 158 [2/2] (2.66ns)   --->   "%col_load = load i32* %col_addr, align 4" [loop_imperfect.c:101]   --->   Operation 158 'load' 'col_load' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%row_addr = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101" [loop_imperfect.c:101]   --->   Operation 159 'getelementptr' 'row_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (2.66ns)   --->   "%row_load = load i32* %row_addr, align 4" [loop_imperfect.c:101]   --->   Operation 160 'load' 'row_load' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln102 = or i9 %ptr_0, 1" [loop_imperfect.c:102]   --->   Operation 161 'or' 'or_ln102' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i9 %or_ln102 to i10" [loop_imperfect.c:102]   --->   Operation 162 'zext' 'zext_ln102' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 163 [2/2] (2.66ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [loop_imperfect.c:101]   --->   Operation 163 'load' 'a_load_1' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i9 %or_ln102 to i64" [loop_imperfect.c:101]   --->   Operation 164 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%col_addr_1 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_1" [loop_imperfect.c:101]   --->   Operation 165 'getelementptr' 'col_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (2.66ns)   --->   "%col_load_1 = load i32* %col_addr_1, align 4" [loop_imperfect.c:101]   --->   Operation 166 'load' 'col_load_1' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%row_addr_1 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_1" [loop_imperfect.c:101]   --->   Operation 167 'getelementptr' 'row_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 168 [2/2] (2.66ns)   --->   "%row_load_1 = load i32* %row_addr_1, align 4" [loop_imperfect.c:101]   --->   Operation 168 'load' 'row_load_1' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 169 [1/1] (1.40ns)   --->   "%add_ln102 = add i10 %zext_ln102, 1" [loop_imperfect.c:102]   --->   Operation 169 'add' 'add_ln102' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln102_1 = or i9 %ptr_0, 3" [loop_imperfect.c:102]   --->   Operation 170 'or' 'or_ln102_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 171 [1/2] (2.66ns)   --->   "%a_load = load i32* %a_addr, align 4" [loop_imperfect.c:101]   --->   Operation 171 'load' 'a_load' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 172 [1/2] (2.66ns)   --->   "%col_load = load i32* %col_addr, align 4" [loop_imperfect.c:101]   --->   Operation 172 'load' 'col_load' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i32 %col_load to i64" [loop_imperfect.c:101]   --->   Operation 173 'sext' 'sext_ln101' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%matrix_addr = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101" [loop_imperfect.c:101]   --->   Operation 174 'getelementptr' 'matrix_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 175 [2/2] (2.66ns)   --->   "%matrix_load = load i32* %matrix_addr, align 4" [loop_imperfect.c:101]   --->   Operation 175 'load' 'matrix_load' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 176 [1/2] (2.66ns)   --->   "%row_load = load i32* %row_addr, align 4" [loop_imperfect.c:101]   --->   Operation 176 'load' 'row_load' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln101_1 = sext i32 %row_load to i64" [loop_imperfect.c:101]   --->   Operation 177 'sext' 'sext_ln101_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%matrix_addr_1 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_1" [loop_imperfect.c:101]   --->   Operation 178 'getelementptr' 'matrix_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 179 [2/2] (2.66ns)   --->   "%matrix_load_1 = load i32* %matrix_addr_1, align 4" [loop_imperfect.c:101]   --->   Operation 179 'load' 'matrix_load_1' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 180 [1/2] (2.66ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [loop_imperfect.c:101]   --->   Operation 180 'load' 'a_load_1' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 181 [1/2] (2.66ns)   --->   "%col_load_1 = load i32* %col_addr_1, align 4" [loop_imperfect.c:101]   --->   Operation 181 'load' 'col_load_1' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 182 [1/2] (2.66ns)   --->   "%row_load_1 = load i32* %row_addr_1, align 4" [loop_imperfect.c:101]   --->   Operation 182 'load' 'row_load_1' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln101_3 = sext i32 %row_load_1 to i64" [loop_imperfect.c:101]   --->   Operation 183 'sext' 'sext_ln101_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%matrix_addr_3 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_3" [loop_imperfect.c:101]   --->   Operation 184 'getelementptr' 'matrix_addr_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 185 [2/2] (2.66ns)   --->   "%a_load_2 = load i32* %a_addr_2, align 4" [loop_imperfect.c:101]   --->   Operation 185 'load' 'a_load_2' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i10 %add_ln102 to i64" [loop_imperfect.c:101]   --->   Operation 186 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%col_addr_2 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_2" [loop_imperfect.c:101]   --->   Operation 187 'getelementptr' 'col_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (2.66ns)   --->   "%col_load_2 = load i32* %col_addr_2, align 4" [loop_imperfect.c:101]   --->   Operation 188 'load' 'col_load_2' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%row_addr_2 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_2" [loop_imperfect.c:101]   --->   Operation 189 'getelementptr' 'row_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 190 [2/2] (2.66ns)   --->   "%row_load_2 = load i32* %row_addr_2, align 4" [loop_imperfect.c:101]   --->   Operation 190 'load' 'row_load_2' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i9 %or_ln102_1 to i10" [loop_imperfect.c:102]   --->   Operation 191 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 192 [2/2] (2.66ns)   --->   "%a_load_3 = load i32* %a_addr_3, align 4" [loop_imperfect.c:101]   --->   Operation 192 'load' 'a_load_3' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i9 %or_ln102_1 to i64" [loop_imperfect.c:101]   --->   Operation 193 'zext' 'zext_ln101_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%col_addr_3 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_3" [loop_imperfect.c:101]   --->   Operation 194 'getelementptr' 'col_addr_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 195 [2/2] (2.66ns)   --->   "%col_load_3 = load i32* %col_addr_3, align 4" [loop_imperfect.c:101]   --->   Operation 195 'load' 'col_load_3' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%row_addr_3 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_3" [loop_imperfect.c:101]   --->   Operation 196 'getelementptr' 'row_addr_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 197 [2/2] (2.66ns)   --->   "%row_load_3 = load i32* %row_addr_3, align 4" [loop_imperfect.c:101]   --->   Operation 197 'load' 'row_load_3' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 198 [1/1] (1.40ns)   --->   "%add_ln102_1 = add i10 %zext_ln102_1, 1" [loop_imperfect.c:102]   --->   Operation 198 'add' 'add_ln102_1' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (1.40ns)   --->   "%add_ln102_2 = add i10 %zext_ln102_1, 2" [loop_imperfect.c:102]   --->   Operation 199 'add' 'add_ln102_2' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 200 [1/2] (2.66ns)   --->   "%matrix_load = load i32* %matrix_addr, align 4" [loop_imperfect.c:101]   --->   Operation 200 'load' 'matrix_load' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 201 [5/5] (3.34ns)   --->   "%mul_ln101 = mul nsw i32 %a_load, %matrix_load" [loop_imperfect.c:101]   --->   Operation 201 'mul' 'mul_ln101' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/2] (2.66ns)   --->   "%matrix_load_1 = load i32* %matrix_addr_1, align 4" [loop_imperfect.c:101]   --->   Operation 202 'load' 'matrix_load_1' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 203 [1/2] (2.66ns)   --->   "%a_load_2 = load i32* %a_addr_2, align 4" [loop_imperfect.c:101]   --->   Operation 203 'load' 'a_load_2' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 204 [1/2] (2.66ns)   --->   "%col_load_2 = load i32* %col_addr_2, align 4" [loop_imperfect.c:101]   --->   Operation 204 'load' 'col_load_2' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 205 [1/2] (2.66ns)   --->   "%row_load_2 = load i32* %row_addr_2, align 4" [loop_imperfect.c:101]   --->   Operation 205 'load' 'row_load_2' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln101_5 = sext i32 %row_load_2 to i64" [loop_imperfect.c:101]   --->   Operation 206 'sext' 'sext_ln101_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%matrix_addr_5 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_5" [loop_imperfect.c:101]   --->   Operation 207 'getelementptr' 'matrix_addr_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 208 [1/2] (2.66ns)   --->   "%a_load_3 = load i32* %a_addr_3, align 4" [loop_imperfect.c:101]   --->   Operation 208 'load' 'a_load_3' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 209 [1/2] (2.66ns)   --->   "%col_load_3 = load i32* %col_addr_3, align 4" [loop_imperfect.c:101]   --->   Operation 209 'load' 'col_load_3' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 210 [1/2] (2.66ns)   --->   "%row_load_3 = load i32* %row_addr_3, align 4" [loop_imperfect.c:101]   --->   Operation 210 'load' 'row_load_3' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln101_7 = sext i32 %row_load_3 to i64" [loop_imperfect.c:101]   --->   Operation 211 'sext' 'sext_ln101_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%matrix_addr_7 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_7" [loop_imperfect.c:101]   --->   Operation 212 'getelementptr' 'matrix_addr_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 213 [2/2] (2.66ns)   --->   "%a_load_4 = load i32* %a_addr_4, align 4" [loop_imperfect.c:101]   --->   Operation 213 'load' 'a_load_4' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i10 %add_ln102_1 to i64" [loop_imperfect.c:101]   --->   Operation 214 'zext' 'zext_ln101_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%col_addr_4 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_4" [loop_imperfect.c:101]   --->   Operation 215 'getelementptr' 'col_addr_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 216 [2/2] (2.66ns)   --->   "%col_load_4 = load i32* %col_addr_4, align 4" [loop_imperfect.c:101]   --->   Operation 216 'load' 'col_load_4' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%row_addr_4 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_4" [loop_imperfect.c:101]   --->   Operation 217 'getelementptr' 'row_addr_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 218 [2/2] (2.66ns)   --->   "%row_load_4 = load i32* %row_addr_4, align 4" [loop_imperfect.c:101]   --->   Operation 218 'load' 'row_load_4' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 219 [2/2] (2.66ns)   --->   "%a_load_5 = load i32* %a_addr_5, align 4" [loop_imperfect.c:101]   --->   Operation 219 'load' 'a_load_5' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln101_5 = zext i10 %add_ln102_2 to i64" [loop_imperfect.c:101]   --->   Operation 220 'zext' 'zext_ln101_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%col_addr_5 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_5" [loop_imperfect.c:101]   --->   Operation 221 'getelementptr' 'col_addr_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 222 [2/2] (2.66ns)   --->   "%col_load_5 = load i32* %col_addr_5, align 4" [loop_imperfect.c:101]   --->   Operation 222 'load' 'col_load_5' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%row_addr_5 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_5" [loop_imperfect.c:101]   --->   Operation 223 'getelementptr' 'row_addr_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 224 [2/2] (2.66ns)   --->   "%row_load_5 = load i32* %row_addr_5, align 4" [loop_imperfect.c:101]   --->   Operation 224 'load' 'row_load_5' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 225 [1/1] (1.40ns)   --->   "%add_ln102_3 = add i10 %zext_ln102_1, 3" [loop_imperfect.c:102]   --->   Operation 225 'add' 'add_ln102_3' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (1.40ns)   --->   "%add_ln102_4 = add i10 %zext_ln102_1, 4" [loop_imperfect.c:102]   --->   Operation 226 'add' 'add_ln102_4' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 227 [4/5] (3.34ns)   --->   "%mul_ln101 = mul nsw i32 %a_load, %matrix_load" [loop_imperfect.c:101]   --->   Operation 227 'mul' 'mul_ln101' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/2] (2.66ns)   --->   "%a_load_4 = load i32* %a_addr_4, align 4" [loop_imperfect.c:101]   --->   Operation 228 'load' 'a_load_4' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 229 [1/2] (2.66ns)   --->   "%col_load_4 = load i32* %col_addr_4, align 4" [loop_imperfect.c:101]   --->   Operation 229 'load' 'col_load_4' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 230 [1/2] (2.66ns)   --->   "%row_load_4 = load i32* %row_addr_4, align 4" [loop_imperfect.c:101]   --->   Operation 230 'load' 'row_load_4' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln101_9 = sext i32 %row_load_4 to i64" [loop_imperfect.c:101]   --->   Operation 231 'sext' 'sext_ln101_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%matrix_addr_9 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_9" [loop_imperfect.c:101]   --->   Operation 232 'getelementptr' 'matrix_addr_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 233 [1/2] (2.66ns)   --->   "%a_load_5 = load i32* %a_addr_5, align 4" [loop_imperfect.c:101]   --->   Operation 233 'load' 'a_load_5' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 234 [1/2] (2.66ns)   --->   "%col_load_5 = load i32* %col_addr_5, align 4" [loop_imperfect.c:101]   --->   Operation 234 'load' 'col_load_5' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 235 [1/2] (2.66ns)   --->   "%row_load_5 = load i32* %row_addr_5, align 4" [loop_imperfect.c:101]   --->   Operation 235 'load' 'row_load_5' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln101_11 = sext i32 %row_load_5 to i64" [loop_imperfect.c:101]   --->   Operation 236 'sext' 'sext_ln101_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%matrix_addr_11 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_11" [loop_imperfect.c:101]   --->   Operation 237 'getelementptr' 'matrix_addr_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 238 [2/2] (2.66ns)   --->   "%a_load_6 = load i32* %a_addr_6, align 4" [loop_imperfect.c:101]   --->   Operation 238 'load' 'a_load_6' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln101_6 = zext i10 %add_ln102_3 to i64" [loop_imperfect.c:101]   --->   Operation 239 'zext' 'zext_ln101_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%col_addr_6 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_6" [loop_imperfect.c:101]   --->   Operation 240 'getelementptr' 'col_addr_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 241 [2/2] (2.66ns)   --->   "%col_load_6 = load i32* %col_addr_6, align 4" [loop_imperfect.c:101]   --->   Operation 241 'load' 'col_load_6' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%row_addr_6 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_6" [loop_imperfect.c:101]   --->   Operation 242 'getelementptr' 'row_addr_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 243 [2/2] (2.66ns)   --->   "%row_load_6 = load i32* %row_addr_6, align 4" [loop_imperfect.c:101]   --->   Operation 243 'load' 'row_load_6' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 244 [2/2] (2.66ns)   --->   "%a_load_7 = load i32* %a_addr_7, align 4" [loop_imperfect.c:101]   --->   Operation 244 'load' 'a_load_7' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln101_7 = zext i10 %add_ln102_4 to i64" [loop_imperfect.c:101]   --->   Operation 245 'zext' 'zext_ln101_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%col_addr_7 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_7" [loop_imperfect.c:101]   --->   Operation 246 'getelementptr' 'col_addr_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 247 [2/2] (2.66ns)   --->   "%col_load_7 = load i32* %col_addr_7, align 4" [loop_imperfect.c:101]   --->   Operation 247 'load' 'col_load_7' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%row_addr_7 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_7" [loop_imperfect.c:101]   --->   Operation 248 'getelementptr' 'row_addr_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 249 [2/2] (2.66ns)   --->   "%row_load_7 = load i32* %row_addr_7, align 4" [loop_imperfect.c:101]   --->   Operation 249 'load' 'row_load_7' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 250 [1/1] (1.40ns)   --->   "%add_ln102_5 = add i10 %zext_ln102_1, 5" [loop_imperfect.c:102]   --->   Operation 250 'add' 'add_ln102_5' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (1.40ns)   --->   "%add_ln102_6 = add i10 %zext_ln102_1, 6" [loop_imperfect.c:102]   --->   Operation 251 'add' 'add_ln102_6' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 252 [3/5] (3.34ns)   --->   "%mul_ln101 = mul nsw i32 %a_load, %matrix_load" [loop_imperfect.c:101]   --->   Operation 252 'mul' 'mul_ln101' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/2] (2.66ns)   --->   "%a_load_6 = load i32* %a_addr_6, align 4" [loop_imperfect.c:101]   --->   Operation 253 'load' 'a_load_6' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 254 [1/2] (2.66ns)   --->   "%col_load_6 = load i32* %col_addr_6, align 4" [loop_imperfect.c:101]   --->   Operation 254 'load' 'col_load_6' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 255 [1/2] (2.66ns)   --->   "%row_load_6 = load i32* %row_addr_6, align 4" [loop_imperfect.c:101]   --->   Operation 255 'load' 'row_load_6' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln101_13 = sext i32 %row_load_6 to i64" [loop_imperfect.c:101]   --->   Operation 256 'sext' 'sext_ln101_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%matrix_addr_13 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_13" [loop_imperfect.c:101]   --->   Operation 257 'getelementptr' 'matrix_addr_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_6 : Operation 258 [1/2] (2.66ns)   --->   "%a_load_7 = load i32* %a_addr_7, align 4" [loop_imperfect.c:101]   --->   Operation 258 'load' 'a_load_7' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 259 [1/2] (2.66ns)   --->   "%col_load_7 = load i32* %col_addr_7, align 4" [loop_imperfect.c:101]   --->   Operation 259 'load' 'col_load_7' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 260 [1/2] (2.66ns)   --->   "%row_load_7 = load i32* %row_addr_7, align 4" [loop_imperfect.c:101]   --->   Operation 260 'load' 'row_load_7' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln101_15 = sext i32 %row_load_7 to i64" [loop_imperfect.c:101]   --->   Operation 261 'sext' 'sext_ln101_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%matrix_addr_15 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_15" [loop_imperfect.c:101]   --->   Operation 262 'getelementptr' 'matrix_addr_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_6 : Operation 263 [2/2] (2.66ns)   --->   "%a_load_8 = load i32* %a_addr_8, align 4" [loop_imperfect.c:101]   --->   Operation 263 'load' 'a_load_8' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln101_8 = zext i10 %add_ln102_5 to i64" [loop_imperfect.c:101]   --->   Operation 264 'zext' 'zext_ln101_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%col_addr_8 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_8" [loop_imperfect.c:101]   --->   Operation 265 'getelementptr' 'col_addr_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_6 : Operation 266 [2/2] (2.66ns)   --->   "%col_load_8 = load i32* %col_addr_8, align 4" [loop_imperfect.c:101]   --->   Operation 266 'load' 'col_load_8' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%row_addr_8 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_8" [loop_imperfect.c:101]   --->   Operation 267 'getelementptr' 'row_addr_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_6 : Operation 268 [2/2] (2.66ns)   --->   "%row_load_8 = load i32* %row_addr_8, align 4" [loop_imperfect.c:101]   --->   Operation 268 'load' 'row_load_8' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 269 [2/2] (2.66ns)   --->   "%a_load_9 = load i32* %a_addr_9, align 4" [loop_imperfect.c:101]   --->   Operation 269 'load' 'a_load_9' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln101_9 = zext i10 %add_ln102_6 to i64" [loop_imperfect.c:101]   --->   Operation 270 'zext' 'zext_ln101_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%col_addr_9 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_9" [loop_imperfect.c:101]   --->   Operation 271 'getelementptr' 'col_addr_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_6 : Operation 272 [2/2] (2.66ns)   --->   "%col_load_9 = load i32* %col_addr_9, align 4" [loop_imperfect.c:101]   --->   Operation 272 'load' 'col_load_9' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%row_addr_9 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_9" [loop_imperfect.c:101]   --->   Operation 273 'getelementptr' 'row_addr_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_6 : Operation 274 [2/2] (2.66ns)   --->   "%row_load_9 = load i32* %row_addr_9, align 4" [loop_imperfect.c:101]   --->   Operation 274 'load' 'row_load_9' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 275 [1/1] (1.40ns)   --->   "%add_ln102_7 = add i10 %zext_ln102_1, 7" [loop_imperfect.c:102]   --->   Operation 275 'add' 'add_ln102_7' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (1.40ns)   --->   "%add_ln102_8 = add i10 %zext_ln102_1, 8" [loop_imperfect.c:102]   --->   Operation 276 'add' 'add_ln102_8' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 277 [2/5] (3.34ns)   --->   "%mul_ln101 = mul nsw i32 %a_load, %matrix_load" [loop_imperfect.c:101]   --->   Operation 277 'mul' 'mul_ln101' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/2] (2.66ns)   --->   "%a_load_8 = load i32* %a_addr_8, align 4" [loop_imperfect.c:101]   --->   Operation 278 'load' 'a_load_8' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 279 [1/2] (2.66ns)   --->   "%col_load_8 = load i32* %col_addr_8, align 4" [loop_imperfect.c:101]   --->   Operation 279 'load' 'col_load_8' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 280 [1/2] (2.66ns)   --->   "%row_load_8 = load i32* %row_addr_8, align 4" [loop_imperfect.c:101]   --->   Operation 280 'load' 'row_load_8' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln101_17 = sext i32 %row_load_8 to i64" [loop_imperfect.c:101]   --->   Operation 281 'sext' 'sext_ln101_17' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%matrix_addr_17 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_17" [loop_imperfect.c:101]   --->   Operation 282 'getelementptr' 'matrix_addr_17' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 283 [1/2] (2.66ns)   --->   "%a_load_9 = load i32* %a_addr_9, align 4" [loop_imperfect.c:101]   --->   Operation 283 'load' 'a_load_9' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 284 [1/2] (2.66ns)   --->   "%col_load_9 = load i32* %col_addr_9, align 4" [loop_imperfect.c:101]   --->   Operation 284 'load' 'col_load_9' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 285 [1/2] (2.66ns)   --->   "%row_load_9 = load i32* %row_addr_9, align 4" [loop_imperfect.c:101]   --->   Operation 285 'load' 'row_load_9' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln101_19 = sext i32 %row_load_9 to i64" [loop_imperfect.c:101]   --->   Operation 286 'sext' 'sext_ln101_19' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%matrix_addr_19 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_19" [loop_imperfect.c:101]   --->   Operation 287 'getelementptr' 'matrix_addr_19' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 288 [2/2] (2.66ns)   --->   "%a_load_10 = load i32* %a_addr_10, align 4" [loop_imperfect.c:101]   --->   Operation 288 'load' 'a_load_10' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln101_10 = zext i10 %add_ln102_7 to i64" [loop_imperfect.c:101]   --->   Operation 289 'zext' 'zext_ln101_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%col_addr_10 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_10" [loop_imperfect.c:101]   --->   Operation 290 'getelementptr' 'col_addr_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 291 [2/2] (2.66ns)   --->   "%col_load_10 = load i32* %col_addr_10, align 4" [loop_imperfect.c:101]   --->   Operation 291 'load' 'col_load_10' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%row_addr_10 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_10" [loop_imperfect.c:101]   --->   Operation 292 'getelementptr' 'row_addr_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 293 [2/2] (2.66ns)   --->   "%row_load_10 = load i32* %row_addr_10, align 4" [loop_imperfect.c:101]   --->   Operation 293 'load' 'row_load_10' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 294 [2/2] (2.66ns)   --->   "%a_load_11 = load i32* %a_addr_11, align 4" [loop_imperfect.c:101]   --->   Operation 294 'load' 'a_load_11' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln101_11 = zext i10 %add_ln102_8 to i64" [loop_imperfect.c:101]   --->   Operation 295 'zext' 'zext_ln101_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%col_addr_11 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_11" [loop_imperfect.c:101]   --->   Operation 296 'getelementptr' 'col_addr_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 297 [2/2] (2.66ns)   --->   "%col_load_11 = load i32* %col_addr_11, align 4" [loop_imperfect.c:101]   --->   Operation 297 'load' 'col_load_11' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%row_addr_11 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_11" [loop_imperfect.c:101]   --->   Operation 298 'getelementptr' 'row_addr_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_7 : Operation 299 [2/2] (2.66ns)   --->   "%row_load_11 = load i32* %row_addr_11, align 4" [loop_imperfect.c:101]   --->   Operation 299 'load' 'row_load_11' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 300 [1/1] (1.40ns)   --->   "%add_ln102_9 = add i10 %zext_ln102_1, 9" [loop_imperfect.c:102]   --->   Operation 300 'add' 'add_ln102_9' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (1.40ns)   --->   "%add_ln102_10 = add i10 %zext_ln102_1, 10" [loop_imperfect.c:102]   --->   Operation 301 'add' 'add_ln102_10' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.79>
ST_8 : Operation 302 [1/5] (3.34ns)   --->   "%mul_ln101 = mul nsw i32 %a_load, %matrix_load" [loop_imperfect.c:101]   --->   Operation 302 'mul' 'mul_ln101' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/1] (1.78ns)   --->   "%add_ln101 = add nsw i32 %matrix_load_1, %mul_ln101" [loop_imperfect.c:101]   --->   Operation 303 'add' 'add_ln101' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/1] (2.66ns)   --->   "store i32 %add_ln101, i32* %matrix_addr_1, align 4" [loop_imperfect.c:101]   --->   Operation 304 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 305 [1/2] (2.66ns)   --->   "%a_load_10 = load i32* %a_addr_10, align 4" [loop_imperfect.c:101]   --->   Operation 305 'load' 'a_load_10' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 306 [1/2] (2.66ns)   --->   "%col_load_10 = load i32* %col_addr_10, align 4" [loop_imperfect.c:101]   --->   Operation 306 'load' 'col_load_10' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 307 [1/2] (2.66ns)   --->   "%row_load_10 = load i32* %row_addr_10, align 4" [loop_imperfect.c:101]   --->   Operation 307 'load' 'row_load_10' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln101_21 = sext i32 %row_load_10 to i64" [loop_imperfect.c:101]   --->   Operation 308 'sext' 'sext_ln101_21' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%matrix_addr_21 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_21" [loop_imperfect.c:101]   --->   Operation 309 'getelementptr' 'matrix_addr_21' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_8 : Operation 310 [1/2] (2.66ns)   --->   "%a_load_11 = load i32* %a_addr_11, align 4" [loop_imperfect.c:101]   --->   Operation 310 'load' 'a_load_11' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 311 [1/2] (2.66ns)   --->   "%col_load_11 = load i32* %col_addr_11, align 4" [loop_imperfect.c:101]   --->   Operation 311 'load' 'col_load_11' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 312 [1/2] (2.66ns)   --->   "%row_load_11 = load i32* %row_addr_11, align 4" [loop_imperfect.c:101]   --->   Operation 312 'load' 'row_load_11' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln101_23 = sext i32 %row_load_11 to i64" [loop_imperfect.c:101]   --->   Operation 313 'sext' 'sext_ln101_23' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%matrix_addr_23 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_23" [loop_imperfect.c:101]   --->   Operation 314 'getelementptr' 'matrix_addr_23' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_8 : Operation 315 [2/2] (2.66ns)   --->   "%a_load_12 = load i32* %a_addr_12, align 4" [loop_imperfect.c:101]   --->   Operation 315 'load' 'a_load_12' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln101_12 = zext i10 %add_ln102_9 to i64" [loop_imperfect.c:101]   --->   Operation 316 'zext' 'zext_ln101_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%col_addr_12 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_12" [loop_imperfect.c:101]   --->   Operation 317 'getelementptr' 'col_addr_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_8 : Operation 318 [2/2] (2.66ns)   --->   "%col_load_12 = load i32* %col_addr_12, align 4" [loop_imperfect.c:101]   --->   Operation 318 'load' 'col_load_12' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%row_addr_12 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_12" [loop_imperfect.c:101]   --->   Operation 319 'getelementptr' 'row_addr_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_8 : Operation 320 [2/2] (2.66ns)   --->   "%row_load_12 = load i32* %row_addr_12, align 4" [loop_imperfect.c:101]   --->   Operation 320 'load' 'row_load_12' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 321 [2/2] (2.66ns)   --->   "%a_load_13 = load i32* %a_addr_13, align 4" [loop_imperfect.c:101]   --->   Operation 321 'load' 'a_load_13' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln101_13 = zext i10 %add_ln102_10 to i64" [loop_imperfect.c:101]   --->   Operation 322 'zext' 'zext_ln101_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%col_addr_13 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_13" [loop_imperfect.c:101]   --->   Operation 323 'getelementptr' 'col_addr_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_8 : Operation 324 [2/2] (2.66ns)   --->   "%col_load_13 = load i32* %col_addr_13, align 4" [loop_imperfect.c:101]   --->   Operation 324 'load' 'col_load_13' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%row_addr_13 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_13" [loop_imperfect.c:101]   --->   Operation 325 'getelementptr' 'row_addr_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_8 : Operation 326 [2/2] (2.66ns)   --->   "%row_load_13 = load i32* %row_addr_13, align 4" [loop_imperfect.c:101]   --->   Operation 326 'load' 'row_load_13' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 327 [1/1] (1.40ns)   --->   "%add_ln102_11 = add i10 %zext_ln102_1, 11" [loop_imperfect.c:102]   --->   Operation 327 'add' 'add_ln102_11' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [1/1] (1.40ns)   --->   "%add_ln102_12 = add i10 %zext_ln102_1, 12" [loop_imperfect.c:102]   --->   Operation 328 'add' 'add_ln102_12' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln101_2 = sext i32 %col_load_1 to i64" [loop_imperfect.c:101]   --->   Operation 329 'sext' 'sext_ln101_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%matrix_addr_2 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_2" [loop_imperfect.c:101]   --->   Operation 330 'getelementptr' 'matrix_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_9 : Operation 331 [2/2] (2.66ns)   --->   "%matrix_load_20 = load i32* %matrix_addr_2, align 4" [loop_imperfect.c:101]   --->   Operation 331 'load' 'matrix_load_20' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 332 [2/2] (2.66ns)   --->   "%matrix_load_21 = load i32* %matrix_addr_3, align 4" [loop_imperfect.c:101]   --->   Operation 332 'load' 'matrix_load_21' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 333 [1/2] (2.66ns)   --->   "%a_load_12 = load i32* %a_addr_12, align 4" [loop_imperfect.c:101]   --->   Operation 333 'load' 'a_load_12' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 334 [1/2] (2.66ns)   --->   "%col_load_12 = load i32* %col_addr_12, align 4" [loop_imperfect.c:101]   --->   Operation 334 'load' 'col_load_12' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 335 [1/2] (2.66ns)   --->   "%row_load_12 = load i32* %row_addr_12, align 4" [loop_imperfect.c:101]   --->   Operation 335 'load' 'row_load_12' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln101_25 = sext i32 %row_load_12 to i64" [loop_imperfect.c:101]   --->   Operation 336 'sext' 'sext_ln101_25' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%matrix_addr_25 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_25" [loop_imperfect.c:101]   --->   Operation 337 'getelementptr' 'matrix_addr_25' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_9 : Operation 338 [1/2] (2.66ns)   --->   "%a_load_13 = load i32* %a_addr_13, align 4" [loop_imperfect.c:101]   --->   Operation 338 'load' 'a_load_13' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 339 [1/2] (2.66ns)   --->   "%col_load_13 = load i32* %col_addr_13, align 4" [loop_imperfect.c:101]   --->   Operation 339 'load' 'col_load_13' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 340 [1/2] (2.66ns)   --->   "%row_load_13 = load i32* %row_addr_13, align 4" [loop_imperfect.c:101]   --->   Operation 340 'load' 'row_load_13' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln101_27 = sext i32 %row_load_13 to i64" [loop_imperfect.c:101]   --->   Operation 341 'sext' 'sext_ln101_27' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%matrix_addr_27 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_27" [loop_imperfect.c:101]   --->   Operation 342 'getelementptr' 'matrix_addr_27' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_9 : Operation 343 [2/2] (2.66ns)   --->   "%a_load_14 = load i32* %a_addr_14, align 4" [loop_imperfect.c:101]   --->   Operation 343 'load' 'a_load_14' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln101_14 = zext i10 %add_ln102_11 to i64" [loop_imperfect.c:101]   --->   Operation 344 'zext' 'zext_ln101_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%col_addr_14 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_14" [loop_imperfect.c:101]   --->   Operation 345 'getelementptr' 'col_addr_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_9 : Operation 346 [2/2] (2.66ns)   --->   "%col_load_14 = load i32* %col_addr_14, align 4" [loop_imperfect.c:101]   --->   Operation 346 'load' 'col_load_14' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%row_addr_14 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_14" [loop_imperfect.c:101]   --->   Operation 347 'getelementptr' 'row_addr_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_9 : Operation 348 [2/2] (2.66ns)   --->   "%row_load_14 = load i32* %row_addr_14, align 4" [loop_imperfect.c:101]   --->   Operation 348 'load' 'row_load_14' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 349 [2/2] (2.66ns)   --->   "%a_load_15 = load i32* %a_addr_15, align 4" [loop_imperfect.c:101]   --->   Operation 349 'load' 'a_load_15' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln101_15 = zext i10 %add_ln102_12 to i64" [loop_imperfect.c:101]   --->   Operation 350 'zext' 'zext_ln101_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%col_addr_15 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_15" [loop_imperfect.c:101]   --->   Operation 351 'getelementptr' 'col_addr_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_9 : Operation 352 [2/2] (2.66ns)   --->   "%col_load_15 = load i32* %col_addr_15, align 4" [loop_imperfect.c:101]   --->   Operation 352 'load' 'col_load_15' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%row_addr_15 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_15" [loop_imperfect.c:101]   --->   Operation 353 'getelementptr' 'row_addr_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_9 : Operation 354 [2/2] (2.66ns)   --->   "%row_load_15 = load i32* %row_addr_15, align 4" [loop_imperfect.c:101]   --->   Operation 354 'load' 'row_load_15' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 355 [1/1] (1.40ns)   --->   "%add_ln102_13 = add i10 %zext_ln102_1, 13" [loop_imperfect.c:102]   --->   Operation 355 'add' 'add_ln102_13' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [1/1] (1.40ns)   --->   "%add_ln102_14 = add i10 %zext_ln102_1, 14" [loop_imperfect.c:102]   --->   Operation 356 'add' 'add_ln102_14' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.01>
ST_10 : Operation 357 [1/2] (2.66ns)   --->   "%matrix_load_20 = load i32* %matrix_addr_2, align 4" [loop_imperfect.c:101]   --->   Operation 357 'load' 'matrix_load_20' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 358 [5/5] (3.34ns)   --->   "%mul_ln101_1 = mul nsw i32 %a_load_1, %matrix_load_20" [loop_imperfect.c:101]   --->   Operation 358 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 359 [1/2] (2.66ns)   --->   "%matrix_load_21 = load i32* %matrix_addr_3, align 4" [loop_imperfect.c:101]   --->   Operation 359 'load' 'matrix_load_21' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 360 [1/2] (2.66ns)   --->   "%a_load_14 = load i32* %a_addr_14, align 4" [loop_imperfect.c:101]   --->   Operation 360 'load' 'a_load_14' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 361 [1/2] (2.66ns)   --->   "%col_load_14 = load i32* %col_addr_14, align 4" [loop_imperfect.c:101]   --->   Operation 361 'load' 'col_load_14' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 362 [1/2] (2.66ns)   --->   "%row_load_14 = load i32* %row_addr_14, align 4" [loop_imperfect.c:101]   --->   Operation 362 'load' 'row_load_14' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln101_29 = sext i32 %row_load_14 to i64" [loop_imperfect.c:101]   --->   Operation 363 'sext' 'sext_ln101_29' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%matrix_addr_29 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_29" [loop_imperfect.c:101]   --->   Operation 364 'getelementptr' 'matrix_addr_29' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_10 : Operation 365 [1/2] (2.66ns)   --->   "%a_load_15 = load i32* %a_addr_15, align 4" [loop_imperfect.c:101]   --->   Operation 365 'load' 'a_load_15' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 366 [1/2] (2.66ns)   --->   "%col_load_15 = load i32* %col_addr_15, align 4" [loop_imperfect.c:101]   --->   Operation 366 'load' 'col_load_15' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 367 [1/2] (2.66ns)   --->   "%row_load_15 = load i32* %row_addr_15, align 4" [loop_imperfect.c:101]   --->   Operation 367 'load' 'row_load_15' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln101_31 = sext i32 %row_load_15 to i64" [loop_imperfect.c:101]   --->   Operation 368 'sext' 'sext_ln101_31' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%matrix_addr_31 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_31" [loop_imperfect.c:101]   --->   Operation 369 'getelementptr' 'matrix_addr_31' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_10 : Operation 370 [2/2] (2.66ns)   --->   "%a_load_16 = load i32* %a_addr_16, align 4" [loop_imperfect.c:101]   --->   Operation 370 'load' 'a_load_16' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln101_16 = zext i10 %add_ln102_13 to i64" [loop_imperfect.c:101]   --->   Operation 371 'zext' 'zext_ln101_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%col_addr_16 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_16" [loop_imperfect.c:101]   --->   Operation 372 'getelementptr' 'col_addr_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_10 : Operation 373 [2/2] (2.66ns)   --->   "%col_load_16 = load i32* %col_addr_16, align 4" [loop_imperfect.c:101]   --->   Operation 373 'load' 'col_load_16' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%row_addr_16 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_16" [loop_imperfect.c:101]   --->   Operation 374 'getelementptr' 'row_addr_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_10 : Operation 375 [2/2] (2.66ns)   --->   "%row_load_16 = load i32* %row_addr_16, align 4" [loop_imperfect.c:101]   --->   Operation 375 'load' 'row_load_16' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 376 [2/2] (2.66ns)   --->   "%a_load_17 = load i32* %a_addr_17, align 4" [loop_imperfect.c:101]   --->   Operation 376 'load' 'a_load_17' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln101_17 = zext i10 %add_ln102_14 to i64" [loop_imperfect.c:101]   --->   Operation 377 'zext' 'zext_ln101_17' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%col_addr_17 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_17" [loop_imperfect.c:101]   --->   Operation 378 'getelementptr' 'col_addr_17' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_10 : Operation 379 [2/2] (2.66ns)   --->   "%col_load_17 = load i32* %col_addr_17, align 4" [loop_imperfect.c:101]   --->   Operation 379 'load' 'col_load_17' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "%row_addr_17 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_17" [loop_imperfect.c:101]   --->   Operation 380 'getelementptr' 'row_addr_17' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_10 : Operation 381 [2/2] (2.66ns)   --->   "%row_load_17 = load i32* %row_addr_17, align 4" [loop_imperfect.c:101]   --->   Operation 381 'load' 'row_load_17' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 382 [1/1] (1.40ns)   --->   "%add_ln102_15 = add i10 %zext_ln102_1, 15" [loop_imperfect.c:102]   --->   Operation 382 'add' 'add_ln102_15' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 383 [1/1] (1.40ns)   --->   "%add_ln102_16 = add i10 %zext_ln102_1, 16" [loop_imperfect.c:102]   --->   Operation 383 'add' 'add_ln102_16' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 384 [4/5] (3.34ns)   --->   "%mul_ln101_1 = mul nsw i32 %a_load_1, %matrix_load_20" [loop_imperfect.c:101]   --->   Operation 384 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 385 [1/2] (2.66ns)   --->   "%a_load_16 = load i32* %a_addr_16, align 4" [loop_imperfect.c:101]   --->   Operation 385 'load' 'a_load_16' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 386 [1/2] (2.66ns)   --->   "%col_load_16 = load i32* %col_addr_16, align 4" [loop_imperfect.c:101]   --->   Operation 386 'load' 'col_load_16' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 387 [1/2] (2.66ns)   --->   "%row_load_16 = load i32* %row_addr_16, align 4" [loop_imperfect.c:101]   --->   Operation 387 'load' 'row_load_16' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln101_33 = sext i32 %row_load_16 to i64" [loop_imperfect.c:101]   --->   Operation 388 'sext' 'sext_ln101_33' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%matrix_addr_33 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_33" [loop_imperfect.c:101]   --->   Operation 389 'getelementptr' 'matrix_addr_33' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_11 : Operation 390 [1/2] (2.66ns)   --->   "%a_load_17 = load i32* %a_addr_17, align 4" [loop_imperfect.c:101]   --->   Operation 390 'load' 'a_load_17' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 391 [1/2] (2.66ns)   --->   "%col_load_17 = load i32* %col_addr_17, align 4" [loop_imperfect.c:101]   --->   Operation 391 'load' 'col_load_17' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 392 [1/2] (2.66ns)   --->   "%row_load_17 = load i32* %row_addr_17, align 4" [loop_imperfect.c:101]   --->   Operation 392 'load' 'row_load_17' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln101_35 = sext i32 %row_load_17 to i64" [loop_imperfect.c:101]   --->   Operation 393 'sext' 'sext_ln101_35' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%matrix_addr_35 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_35" [loop_imperfect.c:101]   --->   Operation 394 'getelementptr' 'matrix_addr_35' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_11 : Operation 395 [2/2] (2.66ns)   --->   "%a_load_18 = load i32* %a_addr_18, align 4" [loop_imperfect.c:101]   --->   Operation 395 'load' 'a_load_18' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln101_18 = zext i10 %add_ln102_15 to i64" [loop_imperfect.c:101]   --->   Operation 396 'zext' 'zext_ln101_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_11 : Operation 397 [1/1] (0.00ns)   --->   "%col_addr_18 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_18" [loop_imperfect.c:101]   --->   Operation 397 'getelementptr' 'col_addr_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_11 : Operation 398 [2/2] (2.66ns)   --->   "%col_load_18 = load i32* %col_addr_18, align 4" [loop_imperfect.c:101]   --->   Operation 398 'load' 'col_load_18' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%row_addr_18 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_18" [loop_imperfect.c:101]   --->   Operation 399 'getelementptr' 'row_addr_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_11 : Operation 400 [2/2] (2.66ns)   --->   "%row_load_18 = load i32* %row_addr_18, align 4" [loop_imperfect.c:101]   --->   Operation 400 'load' 'row_load_18' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 401 [2/2] (2.66ns)   --->   "%a_load_19 = load i32* %a_addr_19, align 4" [loop_imperfect.c:101]   --->   Operation 401 'load' 'a_load_19' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln101_19 = zext i10 %add_ln102_16 to i64" [loop_imperfect.c:101]   --->   Operation 402 'zext' 'zext_ln101_19' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%col_addr_19 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_19" [loop_imperfect.c:101]   --->   Operation 403 'getelementptr' 'col_addr_19' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_11 : Operation 404 [2/2] (2.66ns)   --->   "%col_load_19 = load i32* %col_addr_19, align 4" [loop_imperfect.c:101]   --->   Operation 404 'load' 'col_load_19' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 405 [1/1] (0.00ns)   --->   "%row_addr_19 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_19" [loop_imperfect.c:101]   --->   Operation 405 'getelementptr' 'row_addr_19' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_11 : Operation 406 [2/2] (2.66ns)   --->   "%row_load_19 = load i32* %row_addr_19, align 4" [loop_imperfect.c:101]   --->   Operation 406 'load' 'row_load_19' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 407 [3/5] (3.34ns)   --->   "%mul_ln101_1 = mul nsw i32 %a_load_1, %matrix_load_20" [loop_imperfect.c:101]   --->   Operation 407 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 408 [1/2] (2.66ns)   --->   "%a_load_18 = load i32* %a_addr_18, align 4" [loop_imperfect.c:101]   --->   Operation 408 'load' 'a_load_18' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 409 [1/2] (2.66ns)   --->   "%col_load_18 = load i32* %col_addr_18, align 4" [loop_imperfect.c:101]   --->   Operation 409 'load' 'col_load_18' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 410 [1/2] (2.66ns)   --->   "%row_load_18 = load i32* %row_addr_18, align 4" [loop_imperfect.c:101]   --->   Operation 410 'load' 'row_load_18' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln101_37 = sext i32 %row_load_18 to i64" [loop_imperfect.c:101]   --->   Operation 411 'sext' 'sext_ln101_37' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_12 : Operation 412 [1/1] (0.00ns)   --->   "%matrix_addr_37 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_37" [loop_imperfect.c:101]   --->   Operation 412 'getelementptr' 'matrix_addr_37' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_12 : Operation 413 [1/2] (2.66ns)   --->   "%a_load_19 = load i32* %a_addr_19, align 4" [loop_imperfect.c:101]   --->   Operation 413 'load' 'a_load_19' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 414 [1/2] (2.66ns)   --->   "%col_load_19 = load i32* %col_addr_19, align 4" [loop_imperfect.c:101]   --->   Operation 414 'load' 'col_load_19' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 415 [1/2] (2.66ns)   --->   "%row_load_19 = load i32* %row_addr_19, align 4" [loop_imperfect.c:101]   --->   Operation 415 'load' 'row_load_19' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln101_39 = sext i32 %row_load_19 to i64" [loop_imperfect.c:101]   --->   Operation 416 'sext' 'sext_ln101_39' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%matrix_addr_39 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_39" [loop_imperfect.c:101]   --->   Operation 417 'getelementptr' 'matrix_addr_39' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 418 [2/5] (3.34ns)   --->   "%mul_ln101_1 = mul nsw i32 %a_load_1, %matrix_load_20" [loop_imperfect.c:101]   --->   Operation 418 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.79>
ST_14 : Operation 419 [1/5] (3.34ns)   --->   "%mul_ln101_1 = mul nsw i32 %a_load_1, %matrix_load_20" [loop_imperfect.c:101]   --->   Operation 419 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 420 [1/1] (1.78ns)   --->   "%add_ln101_1 = add nsw i32 %matrix_load_21, %mul_ln101_1" [loop_imperfect.c:101]   --->   Operation 420 'add' 'add_ln101_1' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 421 [1/1] (2.66ns)   --->   "store i32 %add_ln101_1, i32* %matrix_addr_3, align 4" [loop_imperfect.c:101]   --->   Operation 421 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 15 <SV = 14> <Delay = 2.66>
ST_15 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln101_4 = sext i32 %col_load_2 to i64" [loop_imperfect.c:101]   --->   Operation 422 'sext' 'sext_ln101_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "%matrix_addr_4 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_4" [loop_imperfect.c:101]   --->   Operation 423 'getelementptr' 'matrix_addr_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_15 : Operation 424 [2/2] (2.66ns)   --->   "%matrix_load_2 = load i32* %matrix_addr_4, align 4" [loop_imperfect.c:101]   --->   Operation 424 'load' 'matrix_load_2' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_15 : Operation 425 [2/2] (2.66ns)   --->   "%matrix_load_22 = load i32* %matrix_addr_5, align 4" [loop_imperfect.c:101]   --->   Operation 425 'load' 'matrix_load_22' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 16 <SV = 15> <Delay = 6.01>
ST_16 : Operation 426 [1/2] (2.66ns)   --->   "%matrix_load_2 = load i32* %matrix_addr_4, align 4" [loop_imperfect.c:101]   --->   Operation 426 'load' 'matrix_load_2' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_16 : Operation 427 [5/5] (3.34ns)   --->   "%mul_ln101_2 = mul nsw i32 %a_load_2, %matrix_load_2" [loop_imperfect.c:101]   --->   Operation 427 'mul' 'mul_ln101_2' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 428 [1/2] (2.66ns)   --->   "%matrix_load_22 = load i32* %matrix_addr_5, align 4" [loop_imperfect.c:101]   --->   Operation 428 'load' 'matrix_load_22' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 17 <SV = 16> <Delay = 3.34>
ST_17 : Operation 429 [4/5] (3.34ns)   --->   "%mul_ln101_2 = mul nsw i32 %a_load_2, %matrix_load_2" [loop_imperfect.c:101]   --->   Operation 429 'mul' 'mul_ln101_2' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.34>
ST_18 : Operation 430 [3/5] (3.34ns)   --->   "%mul_ln101_2 = mul nsw i32 %a_load_2, %matrix_load_2" [loop_imperfect.c:101]   --->   Operation 430 'mul' 'mul_ln101_2' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.34>
ST_19 : Operation 431 [2/5] (3.34ns)   --->   "%mul_ln101_2 = mul nsw i32 %a_load_2, %matrix_load_2" [loop_imperfect.c:101]   --->   Operation 431 'mul' 'mul_ln101_2' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.79>
ST_20 : Operation 432 [1/5] (3.34ns)   --->   "%mul_ln101_2 = mul nsw i32 %a_load_2, %matrix_load_2" [loop_imperfect.c:101]   --->   Operation 432 'mul' 'mul_ln101_2' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 433 [1/1] (1.78ns)   --->   "%add_ln101_2 = add nsw i32 %matrix_load_22, %mul_ln101_2" [loop_imperfect.c:101]   --->   Operation 433 'add' 'add_ln101_2' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 434 [1/1] (2.66ns)   --->   "store i32 %add_ln101_2, i32* %matrix_addr_5, align 4" [loop_imperfect.c:101]   --->   Operation 434 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 21 <SV = 20> <Delay = 2.66>
ST_21 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln101_6 = sext i32 %col_load_3 to i64" [loop_imperfect.c:101]   --->   Operation 435 'sext' 'sext_ln101_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_21 : Operation 436 [1/1] (0.00ns)   --->   "%matrix_addr_6 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_6" [loop_imperfect.c:101]   --->   Operation 436 'getelementptr' 'matrix_addr_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_21 : Operation 437 [2/2] (2.66ns)   --->   "%matrix_load_3 = load i32* %matrix_addr_6, align 4" [loop_imperfect.c:101]   --->   Operation 437 'load' 'matrix_load_3' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_21 : Operation 438 [2/2] (2.66ns)   --->   "%matrix_load_23 = load i32* %matrix_addr_7, align 4" [loop_imperfect.c:101]   --->   Operation 438 'load' 'matrix_load_23' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 22 <SV = 21> <Delay = 6.01>
ST_22 : Operation 439 [1/2] (2.66ns)   --->   "%matrix_load_3 = load i32* %matrix_addr_6, align 4" [loop_imperfect.c:101]   --->   Operation 439 'load' 'matrix_load_3' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_22 : Operation 440 [5/5] (3.34ns)   --->   "%mul_ln101_3 = mul nsw i32 %a_load_3, %matrix_load_3" [loop_imperfect.c:101]   --->   Operation 440 'mul' 'mul_ln101_3' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 441 [1/2] (2.66ns)   --->   "%matrix_load_23 = load i32* %matrix_addr_7, align 4" [loop_imperfect.c:101]   --->   Operation 441 'load' 'matrix_load_23' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 23 <SV = 22> <Delay = 3.34>
ST_23 : Operation 442 [4/5] (3.34ns)   --->   "%mul_ln101_3 = mul nsw i32 %a_load_3, %matrix_load_3" [loop_imperfect.c:101]   --->   Operation 442 'mul' 'mul_ln101_3' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.34>
ST_24 : Operation 443 [3/5] (3.34ns)   --->   "%mul_ln101_3 = mul nsw i32 %a_load_3, %matrix_load_3" [loop_imperfect.c:101]   --->   Operation 443 'mul' 'mul_ln101_3' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.34>
ST_25 : Operation 444 [2/5] (3.34ns)   --->   "%mul_ln101_3 = mul nsw i32 %a_load_3, %matrix_load_3" [loop_imperfect.c:101]   --->   Operation 444 'mul' 'mul_ln101_3' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.79>
ST_26 : Operation 445 [1/5] (3.34ns)   --->   "%mul_ln101_3 = mul nsw i32 %a_load_3, %matrix_load_3" [loop_imperfect.c:101]   --->   Operation 445 'mul' 'mul_ln101_3' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 446 [1/1] (1.78ns)   --->   "%add_ln101_3 = add nsw i32 %matrix_load_23, %mul_ln101_3" [loop_imperfect.c:101]   --->   Operation 446 'add' 'add_ln101_3' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 447 [1/1] (2.66ns)   --->   "store i32 %add_ln101_3, i32* %matrix_addr_7, align 4" [loop_imperfect.c:101]   --->   Operation 447 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 27 <SV = 26> <Delay = 2.66>
ST_27 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln101_8 = sext i32 %col_load_4 to i64" [loop_imperfect.c:101]   --->   Operation 448 'sext' 'sext_ln101_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 449 [1/1] (0.00ns)   --->   "%matrix_addr_8 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_8" [loop_imperfect.c:101]   --->   Operation 449 'getelementptr' 'matrix_addr_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 450 [2/2] (2.66ns)   --->   "%matrix_load_4 = load i32* %matrix_addr_8, align 4" [loop_imperfect.c:101]   --->   Operation 450 'load' 'matrix_load_4' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_27 : Operation 451 [2/2] (2.66ns)   --->   "%matrix_load_24 = load i32* %matrix_addr_9, align 4" [loop_imperfect.c:101]   --->   Operation 451 'load' 'matrix_load_24' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 28 <SV = 27> <Delay = 6.01>
ST_28 : Operation 452 [1/2] (2.66ns)   --->   "%matrix_load_4 = load i32* %matrix_addr_8, align 4" [loop_imperfect.c:101]   --->   Operation 452 'load' 'matrix_load_4' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_28 : Operation 453 [5/5] (3.34ns)   --->   "%mul_ln101_4 = mul nsw i32 %a_load_4, %matrix_load_4" [loop_imperfect.c:101]   --->   Operation 453 'mul' 'mul_ln101_4' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 454 [1/2] (2.66ns)   --->   "%matrix_load_24 = load i32* %matrix_addr_9, align 4" [loop_imperfect.c:101]   --->   Operation 454 'load' 'matrix_load_24' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 29 <SV = 28> <Delay = 3.34>
ST_29 : Operation 455 [4/5] (3.34ns)   --->   "%mul_ln101_4 = mul nsw i32 %a_load_4, %matrix_load_4" [loop_imperfect.c:101]   --->   Operation 455 'mul' 'mul_ln101_4' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.34>
ST_30 : Operation 456 [3/5] (3.34ns)   --->   "%mul_ln101_4 = mul nsw i32 %a_load_4, %matrix_load_4" [loop_imperfect.c:101]   --->   Operation 456 'mul' 'mul_ln101_4' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.34>
ST_31 : Operation 457 [2/5] (3.34ns)   --->   "%mul_ln101_4 = mul nsw i32 %a_load_4, %matrix_load_4" [loop_imperfect.c:101]   --->   Operation 457 'mul' 'mul_ln101_4' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.79>
ST_32 : Operation 458 [1/5] (3.34ns)   --->   "%mul_ln101_4 = mul nsw i32 %a_load_4, %matrix_load_4" [loop_imperfect.c:101]   --->   Operation 458 'mul' 'mul_ln101_4' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 459 [1/1] (1.78ns)   --->   "%add_ln101_4 = add nsw i32 %matrix_load_24, %mul_ln101_4" [loop_imperfect.c:101]   --->   Operation 459 'add' 'add_ln101_4' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 460 [1/1] (2.66ns)   --->   "store i32 %add_ln101_4, i32* %matrix_addr_9, align 4" [loop_imperfect.c:101]   --->   Operation 460 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 33 <SV = 32> <Delay = 2.66>
ST_33 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln101_10 = sext i32 %col_load_5 to i64" [loop_imperfect.c:101]   --->   Operation 461 'sext' 'sext_ln101_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 462 [1/1] (0.00ns)   --->   "%matrix_addr_10 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_10" [loop_imperfect.c:101]   --->   Operation 462 'getelementptr' 'matrix_addr_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 463 [2/2] (2.66ns)   --->   "%matrix_load_5 = load i32* %matrix_addr_10, align 4" [loop_imperfect.c:101]   --->   Operation 463 'load' 'matrix_load_5' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_33 : Operation 464 [2/2] (2.66ns)   --->   "%matrix_load_25 = load i32* %matrix_addr_11, align 4" [loop_imperfect.c:101]   --->   Operation 464 'load' 'matrix_load_25' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 34 <SV = 33> <Delay = 6.01>
ST_34 : Operation 465 [1/2] (2.66ns)   --->   "%matrix_load_5 = load i32* %matrix_addr_10, align 4" [loop_imperfect.c:101]   --->   Operation 465 'load' 'matrix_load_5' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_34 : Operation 466 [5/5] (3.34ns)   --->   "%mul_ln101_5 = mul nsw i32 %a_load_5, %matrix_load_5" [loop_imperfect.c:101]   --->   Operation 466 'mul' 'mul_ln101_5' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 467 [1/2] (2.66ns)   --->   "%matrix_load_25 = load i32* %matrix_addr_11, align 4" [loop_imperfect.c:101]   --->   Operation 467 'load' 'matrix_load_25' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 35 <SV = 34> <Delay = 3.34>
ST_35 : Operation 468 [4/5] (3.34ns)   --->   "%mul_ln101_5 = mul nsw i32 %a_load_5, %matrix_load_5" [loop_imperfect.c:101]   --->   Operation 468 'mul' 'mul_ln101_5' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.34>
ST_36 : Operation 469 [3/5] (3.34ns)   --->   "%mul_ln101_5 = mul nsw i32 %a_load_5, %matrix_load_5" [loop_imperfect.c:101]   --->   Operation 469 'mul' 'mul_ln101_5' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.34>
ST_37 : Operation 470 [2/5] (3.34ns)   --->   "%mul_ln101_5 = mul nsw i32 %a_load_5, %matrix_load_5" [loop_imperfect.c:101]   --->   Operation 470 'mul' 'mul_ln101_5' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.79>
ST_38 : Operation 471 [1/5] (3.34ns)   --->   "%mul_ln101_5 = mul nsw i32 %a_load_5, %matrix_load_5" [loop_imperfect.c:101]   --->   Operation 471 'mul' 'mul_ln101_5' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 472 [1/1] (1.78ns)   --->   "%add_ln101_5 = add nsw i32 %matrix_load_25, %mul_ln101_5" [loop_imperfect.c:101]   --->   Operation 472 'add' 'add_ln101_5' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 473 [1/1] (2.66ns)   --->   "store i32 %add_ln101_5, i32* %matrix_addr_11, align 4" [loop_imperfect.c:101]   --->   Operation 473 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 39 <SV = 38> <Delay = 2.66>
ST_39 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln101_12 = sext i32 %col_load_6 to i64" [loop_imperfect.c:101]   --->   Operation 474 'sext' 'sext_ln101_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 475 [1/1] (0.00ns)   --->   "%matrix_addr_12 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_12" [loop_imperfect.c:101]   --->   Operation 475 'getelementptr' 'matrix_addr_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 476 [2/2] (2.66ns)   --->   "%matrix_load_6 = load i32* %matrix_addr_12, align 4" [loop_imperfect.c:101]   --->   Operation 476 'load' 'matrix_load_6' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_39 : Operation 477 [2/2] (2.66ns)   --->   "%matrix_load_26 = load i32* %matrix_addr_13, align 4" [loop_imperfect.c:101]   --->   Operation 477 'load' 'matrix_load_26' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 40 <SV = 39> <Delay = 6.01>
ST_40 : Operation 478 [1/2] (2.66ns)   --->   "%matrix_load_6 = load i32* %matrix_addr_12, align 4" [loop_imperfect.c:101]   --->   Operation 478 'load' 'matrix_load_6' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_40 : Operation 479 [5/5] (3.34ns)   --->   "%mul_ln101_6 = mul nsw i32 %a_load_6, %matrix_load_6" [loop_imperfect.c:101]   --->   Operation 479 'mul' 'mul_ln101_6' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 480 [1/2] (2.66ns)   --->   "%matrix_load_26 = load i32* %matrix_addr_13, align 4" [loop_imperfect.c:101]   --->   Operation 480 'load' 'matrix_load_26' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 41 <SV = 40> <Delay = 3.34>
ST_41 : Operation 481 [4/5] (3.34ns)   --->   "%mul_ln101_6 = mul nsw i32 %a_load_6, %matrix_load_6" [loop_imperfect.c:101]   --->   Operation 481 'mul' 'mul_ln101_6' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.34>
ST_42 : Operation 482 [3/5] (3.34ns)   --->   "%mul_ln101_6 = mul nsw i32 %a_load_6, %matrix_load_6" [loop_imperfect.c:101]   --->   Operation 482 'mul' 'mul_ln101_6' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.34>
ST_43 : Operation 483 [2/5] (3.34ns)   --->   "%mul_ln101_6 = mul nsw i32 %a_load_6, %matrix_load_6" [loop_imperfect.c:101]   --->   Operation 483 'mul' 'mul_ln101_6' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.79>
ST_44 : Operation 484 [1/5] (3.34ns)   --->   "%mul_ln101_6 = mul nsw i32 %a_load_6, %matrix_load_6" [loop_imperfect.c:101]   --->   Operation 484 'mul' 'mul_ln101_6' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 485 [1/1] (1.78ns)   --->   "%add_ln101_6 = add nsw i32 %matrix_load_26, %mul_ln101_6" [loop_imperfect.c:101]   --->   Operation 485 'add' 'add_ln101_6' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 486 [1/1] (2.66ns)   --->   "store i32 %add_ln101_6, i32* %matrix_addr_13, align 4" [loop_imperfect.c:101]   --->   Operation 486 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 45 <SV = 44> <Delay = 2.66>
ST_45 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln101_14 = sext i32 %col_load_7 to i64" [loop_imperfect.c:101]   --->   Operation 487 'sext' 'sext_ln101_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 488 [1/1] (0.00ns)   --->   "%matrix_addr_14 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_14" [loop_imperfect.c:101]   --->   Operation 488 'getelementptr' 'matrix_addr_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 489 [2/2] (2.66ns)   --->   "%matrix_load_7 = load i32* %matrix_addr_14, align 4" [loop_imperfect.c:101]   --->   Operation 489 'load' 'matrix_load_7' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_45 : Operation 490 [2/2] (2.66ns)   --->   "%matrix_load_27 = load i32* %matrix_addr_15, align 4" [loop_imperfect.c:101]   --->   Operation 490 'load' 'matrix_load_27' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 46 <SV = 45> <Delay = 6.01>
ST_46 : Operation 491 [1/2] (2.66ns)   --->   "%matrix_load_7 = load i32* %matrix_addr_14, align 4" [loop_imperfect.c:101]   --->   Operation 491 'load' 'matrix_load_7' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_46 : Operation 492 [5/5] (3.34ns)   --->   "%mul_ln101_7 = mul nsw i32 %a_load_7, %matrix_load_7" [loop_imperfect.c:101]   --->   Operation 492 'mul' 'mul_ln101_7' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 493 [1/2] (2.66ns)   --->   "%matrix_load_27 = load i32* %matrix_addr_15, align 4" [loop_imperfect.c:101]   --->   Operation 493 'load' 'matrix_load_27' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 47 <SV = 46> <Delay = 3.34>
ST_47 : Operation 494 [4/5] (3.34ns)   --->   "%mul_ln101_7 = mul nsw i32 %a_load_7, %matrix_load_7" [loop_imperfect.c:101]   --->   Operation 494 'mul' 'mul_ln101_7' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.34>
ST_48 : Operation 495 [3/5] (3.34ns)   --->   "%mul_ln101_7 = mul nsw i32 %a_load_7, %matrix_load_7" [loop_imperfect.c:101]   --->   Operation 495 'mul' 'mul_ln101_7' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.34>
ST_49 : Operation 496 [2/5] (3.34ns)   --->   "%mul_ln101_7 = mul nsw i32 %a_load_7, %matrix_load_7" [loop_imperfect.c:101]   --->   Operation 496 'mul' 'mul_ln101_7' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.79>
ST_50 : Operation 497 [1/5] (3.34ns)   --->   "%mul_ln101_7 = mul nsw i32 %a_load_7, %matrix_load_7" [loop_imperfect.c:101]   --->   Operation 497 'mul' 'mul_ln101_7' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 498 [1/1] (1.78ns)   --->   "%add_ln101_7 = add nsw i32 %matrix_load_27, %mul_ln101_7" [loop_imperfect.c:101]   --->   Operation 498 'add' 'add_ln101_7' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 499 [1/1] (2.66ns)   --->   "store i32 %add_ln101_7, i32* %matrix_addr_15, align 4" [loop_imperfect.c:101]   --->   Operation 499 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 51 <SV = 50> <Delay = 2.66>
ST_51 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln101_16 = sext i32 %col_load_8 to i64" [loop_imperfect.c:101]   --->   Operation 500 'sext' 'sext_ln101_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 501 [1/1] (0.00ns)   --->   "%matrix_addr_16 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_16" [loop_imperfect.c:101]   --->   Operation 501 'getelementptr' 'matrix_addr_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 502 [2/2] (2.66ns)   --->   "%matrix_load_8 = load i32* %matrix_addr_16, align 4" [loop_imperfect.c:101]   --->   Operation 502 'load' 'matrix_load_8' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_51 : Operation 503 [2/2] (2.66ns)   --->   "%matrix_load_28 = load i32* %matrix_addr_17, align 4" [loop_imperfect.c:101]   --->   Operation 503 'load' 'matrix_load_28' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 52 <SV = 51> <Delay = 6.01>
ST_52 : Operation 504 [1/2] (2.66ns)   --->   "%matrix_load_8 = load i32* %matrix_addr_16, align 4" [loop_imperfect.c:101]   --->   Operation 504 'load' 'matrix_load_8' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_52 : Operation 505 [5/5] (3.34ns)   --->   "%mul_ln101_8 = mul nsw i32 %a_load_8, %matrix_load_8" [loop_imperfect.c:101]   --->   Operation 505 'mul' 'mul_ln101_8' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 506 [1/2] (2.66ns)   --->   "%matrix_load_28 = load i32* %matrix_addr_17, align 4" [loop_imperfect.c:101]   --->   Operation 506 'load' 'matrix_load_28' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 53 <SV = 52> <Delay = 3.34>
ST_53 : Operation 507 [4/5] (3.34ns)   --->   "%mul_ln101_8 = mul nsw i32 %a_load_8, %matrix_load_8" [loop_imperfect.c:101]   --->   Operation 507 'mul' 'mul_ln101_8' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.34>
ST_54 : Operation 508 [3/5] (3.34ns)   --->   "%mul_ln101_8 = mul nsw i32 %a_load_8, %matrix_load_8" [loop_imperfect.c:101]   --->   Operation 508 'mul' 'mul_ln101_8' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.34>
ST_55 : Operation 509 [2/5] (3.34ns)   --->   "%mul_ln101_8 = mul nsw i32 %a_load_8, %matrix_load_8" [loop_imperfect.c:101]   --->   Operation 509 'mul' 'mul_ln101_8' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.79>
ST_56 : Operation 510 [1/5] (3.34ns)   --->   "%mul_ln101_8 = mul nsw i32 %a_load_8, %matrix_load_8" [loop_imperfect.c:101]   --->   Operation 510 'mul' 'mul_ln101_8' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 511 [1/1] (1.78ns)   --->   "%add_ln101_8 = add nsw i32 %matrix_load_28, %mul_ln101_8" [loop_imperfect.c:101]   --->   Operation 511 'add' 'add_ln101_8' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 512 [1/1] (2.66ns)   --->   "store i32 %add_ln101_8, i32* %matrix_addr_17, align 4" [loop_imperfect.c:101]   --->   Operation 512 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 57 <SV = 56> <Delay = 2.66>
ST_57 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln101_18 = sext i32 %col_load_9 to i64" [loop_imperfect.c:101]   --->   Operation 513 'sext' 'sext_ln101_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 514 [1/1] (0.00ns)   --->   "%matrix_addr_18 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_18" [loop_imperfect.c:101]   --->   Operation 514 'getelementptr' 'matrix_addr_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 515 [2/2] (2.66ns)   --->   "%matrix_load_9 = load i32* %matrix_addr_18, align 4" [loop_imperfect.c:101]   --->   Operation 515 'load' 'matrix_load_9' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_57 : Operation 516 [2/2] (2.66ns)   --->   "%matrix_load_29 = load i32* %matrix_addr_19, align 4" [loop_imperfect.c:101]   --->   Operation 516 'load' 'matrix_load_29' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 58 <SV = 57> <Delay = 6.01>
ST_58 : Operation 517 [1/2] (2.66ns)   --->   "%matrix_load_9 = load i32* %matrix_addr_18, align 4" [loop_imperfect.c:101]   --->   Operation 517 'load' 'matrix_load_9' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_58 : Operation 518 [5/5] (3.34ns)   --->   "%mul_ln101_9 = mul nsw i32 %a_load_9, %matrix_load_9" [loop_imperfect.c:101]   --->   Operation 518 'mul' 'mul_ln101_9' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 519 [1/2] (2.66ns)   --->   "%matrix_load_29 = load i32* %matrix_addr_19, align 4" [loop_imperfect.c:101]   --->   Operation 519 'load' 'matrix_load_29' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 59 <SV = 58> <Delay = 3.34>
ST_59 : Operation 520 [4/5] (3.34ns)   --->   "%mul_ln101_9 = mul nsw i32 %a_load_9, %matrix_load_9" [loop_imperfect.c:101]   --->   Operation 520 'mul' 'mul_ln101_9' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.34>
ST_60 : Operation 521 [3/5] (3.34ns)   --->   "%mul_ln101_9 = mul nsw i32 %a_load_9, %matrix_load_9" [loop_imperfect.c:101]   --->   Operation 521 'mul' 'mul_ln101_9' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.34>
ST_61 : Operation 522 [2/5] (3.34ns)   --->   "%mul_ln101_9 = mul nsw i32 %a_load_9, %matrix_load_9" [loop_imperfect.c:101]   --->   Operation 522 'mul' 'mul_ln101_9' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.79>
ST_62 : Operation 523 [1/5] (3.34ns)   --->   "%mul_ln101_9 = mul nsw i32 %a_load_9, %matrix_load_9" [loop_imperfect.c:101]   --->   Operation 523 'mul' 'mul_ln101_9' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 524 [1/1] (1.78ns)   --->   "%add_ln101_9 = add nsw i32 %matrix_load_29, %mul_ln101_9" [loop_imperfect.c:101]   --->   Operation 524 'add' 'add_ln101_9' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 525 [1/1] (2.66ns)   --->   "store i32 %add_ln101_9, i32* %matrix_addr_19, align 4" [loop_imperfect.c:101]   --->   Operation 525 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 63 <SV = 62> <Delay = 2.66>
ST_63 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln101_20 = sext i32 %col_load_10 to i64" [loop_imperfect.c:101]   --->   Operation 526 'sext' 'sext_ln101_20' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_63 : Operation 527 [1/1] (0.00ns)   --->   "%matrix_addr_20 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_20" [loop_imperfect.c:101]   --->   Operation 527 'getelementptr' 'matrix_addr_20' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_63 : Operation 528 [2/2] (2.66ns)   --->   "%matrix_load_10 = load i32* %matrix_addr_20, align 4" [loop_imperfect.c:101]   --->   Operation 528 'load' 'matrix_load_10' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_63 : Operation 529 [2/2] (2.66ns)   --->   "%matrix_load_30 = load i32* %matrix_addr_21, align 4" [loop_imperfect.c:101]   --->   Operation 529 'load' 'matrix_load_30' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 64 <SV = 63> <Delay = 6.01>
ST_64 : Operation 530 [1/2] (2.66ns)   --->   "%matrix_load_10 = load i32* %matrix_addr_20, align 4" [loop_imperfect.c:101]   --->   Operation 530 'load' 'matrix_load_10' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_64 : Operation 531 [5/5] (3.34ns)   --->   "%mul_ln101_10 = mul nsw i32 %a_load_10, %matrix_load_10" [loop_imperfect.c:101]   --->   Operation 531 'mul' 'mul_ln101_10' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 532 [1/2] (2.66ns)   --->   "%matrix_load_30 = load i32* %matrix_addr_21, align 4" [loop_imperfect.c:101]   --->   Operation 532 'load' 'matrix_load_30' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 65 <SV = 64> <Delay = 3.34>
ST_65 : Operation 533 [4/5] (3.34ns)   --->   "%mul_ln101_10 = mul nsw i32 %a_load_10, %matrix_load_10" [loop_imperfect.c:101]   --->   Operation 533 'mul' 'mul_ln101_10' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.34>
ST_66 : Operation 534 [3/5] (3.34ns)   --->   "%mul_ln101_10 = mul nsw i32 %a_load_10, %matrix_load_10" [loop_imperfect.c:101]   --->   Operation 534 'mul' 'mul_ln101_10' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.34>
ST_67 : Operation 535 [2/5] (3.34ns)   --->   "%mul_ln101_10 = mul nsw i32 %a_load_10, %matrix_load_10" [loop_imperfect.c:101]   --->   Operation 535 'mul' 'mul_ln101_10' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.79>
ST_68 : Operation 536 [1/5] (3.34ns)   --->   "%mul_ln101_10 = mul nsw i32 %a_load_10, %matrix_load_10" [loop_imperfect.c:101]   --->   Operation 536 'mul' 'mul_ln101_10' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 537 [1/1] (1.78ns)   --->   "%add_ln101_10 = add nsw i32 %matrix_load_30, %mul_ln101_10" [loop_imperfect.c:101]   --->   Operation 537 'add' 'add_ln101_10' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 538 [1/1] (2.66ns)   --->   "store i32 %add_ln101_10, i32* %matrix_addr_21, align 4" [loop_imperfect.c:101]   --->   Operation 538 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 69 <SV = 68> <Delay = 2.66>
ST_69 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln101_22 = sext i32 %col_load_11 to i64" [loop_imperfect.c:101]   --->   Operation 539 'sext' 'sext_ln101_22' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_69 : Operation 540 [1/1] (0.00ns)   --->   "%matrix_addr_22 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_22" [loop_imperfect.c:101]   --->   Operation 540 'getelementptr' 'matrix_addr_22' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_69 : Operation 541 [2/2] (2.66ns)   --->   "%matrix_load_11 = load i32* %matrix_addr_22, align 4" [loop_imperfect.c:101]   --->   Operation 541 'load' 'matrix_load_11' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_69 : Operation 542 [2/2] (2.66ns)   --->   "%matrix_load_31 = load i32* %matrix_addr_23, align 4" [loop_imperfect.c:101]   --->   Operation 542 'load' 'matrix_load_31' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 70 <SV = 69> <Delay = 6.01>
ST_70 : Operation 543 [1/2] (2.66ns)   --->   "%matrix_load_11 = load i32* %matrix_addr_22, align 4" [loop_imperfect.c:101]   --->   Operation 543 'load' 'matrix_load_11' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_70 : Operation 544 [5/5] (3.34ns)   --->   "%mul_ln101_11 = mul nsw i32 %a_load_11, %matrix_load_11" [loop_imperfect.c:101]   --->   Operation 544 'mul' 'mul_ln101_11' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 545 [1/2] (2.66ns)   --->   "%matrix_load_31 = load i32* %matrix_addr_23, align 4" [loop_imperfect.c:101]   --->   Operation 545 'load' 'matrix_load_31' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 71 <SV = 70> <Delay = 3.34>
ST_71 : Operation 546 [4/5] (3.34ns)   --->   "%mul_ln101_11 = mul nsw i32 %a_load_11, %matrix_load_11" [loop_imperfect.c:101]   --->   Operation 546 'mul' 'mul_ln101_11' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.34>
ST_72 : Operation 547 [3/5] (3.34ns)   --->   "%mul_ln101_11 = mul nsw i32 %a_load_11, %matrix_load_11" [loop_imperfect.c:101]   --->   Operation 547 'mul' 'mul_ln101_11' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.34>
ST_73 : Operation 548 [2/5] (3.34ns)   --->   "%mul_ln101_11 = mul nsw i32 %a_load_11, %matrix_load_11" [loop_imperfect.c:101]   --->   Operation 548 'mul' 'mul_ln101_11' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.79>
ST_74 : Operation 549 [1/5] (3.34ns)   --->   "%mul_ln101_11 = mul nsw i32 %a_load_11, %matrix_load_11" [loop_imperfect.c:101]   --->   Operation 549 'mul' 'mul_ln101_11' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 550 [1/1] (1.78ns)   --->   "%add_ln101_11 = add nsw i32 %matrix_load_31, %mul_ln101_11" [loop_imperfect.c:101]   --->   Operation 550 'add' 'add_ln101_11' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 551 [1/1] (2.66ns)   --->   "store i32 %add_ln101_11, i32* %matrix_addr_23, align 4" [loop_imperfect.c:101]   --->   Operation 551 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 75 <SV = 74> <Delay = 2.66>
ST_75 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln101_24 = sext i32 %col_load_12 to i64" [loop_imperfect.c:101]   --->   Operation 552 'sext' 'sext_ln101_24' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_75 : Operation 553 [1/1] (0.00ns)   --->   "%matrix_addr_24 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_24" [loop_imperfect.c:101]   --->   Operation 553 'getelementptr' 'matrix_addr_24' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_75 : Operation 554 [2/2] (2.66ns)   --->   "%matrix_load_12 = load i32* %matrix_addr_24, align 4" [loop_imperfect.c:101]   --->   Operation 554 'load' 'matrix_load_12' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_75 : Operation 555 [2/2] (2.66ns)   --->   "%matrix_load_32 = load i32* %matrix_addr_25, align 4" [loop_imperfect.c:101]   --->   Operation 555 'load' 'matrix_load_32' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 76 <SV = 75> <Delay = 6.01>
ST_76 : Operation 556 [1/2] (2.66ns)   --->   "%matrix_load_12 = load i32* %matrix_addr_24, align 4" [loop_imperfect.c:101]   --->   Operation 556 'load' 'matrix_load_12' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_76 : Operation 557 [5/5] (3.34ns)   --->   "%mul_ln101_12 = mul nsw i32 %a_load_12, %matrix_load_12" [loop_imperfect.c:101]   --->   Operation 557 'mul' 'mul_ln101_12' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 558 [1/2] (2.66ns)   --->   "%matrix_load_32 = load i32* %matrix_addr_25, align 4" [loop_imperfect.c:101]   --->   Operation 558 'load' 'matrix_load_32' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 77 <SV = 76> <Delay = 3.34>
ST_77 : Operation 559 [4/5] (3.34ns)   --->   "%mul_ln101_12 = mul nsw i32 %a_load_12, %matrix_load_12" [loop_imperfect.c:101]   --->   Operation 559 'mul' 'mul_ln101_12' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.34>
ST_78 : Operation 560 [3/5] (3.34ns)   --->   "%mul_ln101_12 = mul nsw i32 %a_load_12, %matrix_load_12" [loop_imperfect.c:101]   --->   Operation 560 'mul' 'mul_ln101_12' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.34>
ST_79 : Operation 561 [2/5] (3.34ns)   --->   "%mul_ln101_12 = mul nsw i32 %a_load_12, %matrix_load_12" [loop_imperfect.c:101]   --->   Operation 561 'mul' 'mul_ln101_12' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.79>
ST_80 : Operation 562 [1/5] (3.34ns)   --->   "%mul_ln101_12 = mul nsw i32 %a_load_12, %matrix_load_12" [loop_imperfect.c:101]   --->   Operation 562 'mul' 'mul_ln101_12' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 563 [1/1] (1.78ns)   --->   "%add_ln101_12 = add nsw i32 %matrix_load_32, %mul_ln101_12" [loop_imperfect.c:101]   --->   Operation 563 'add' 'add_ln101_12' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 564 [1/1] (2.66ns)   --->   "store i32 %add_ln101_12, i32* %matrix_addr_25, align 4" [loop_imperfect.c:101]   --->   Operation 564 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 81 <SV = 80> <Delay = 2.66>
ST_81 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln101_26 = sext i32 %col_load_13 to i64" [loop_imperfect.c:101]   --->   Operation 565 'sext' 'sext_ln101_26' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_81 : Operation 566 [1/1] (0.00ns)   --->   "%matrix_addr_26 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_26" [loop_imperfect.c:101]   --->   Operation 566 'getelementptr' 'matrix_addr_26' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_81 : Operation 567 [2/2] (2.66ns)   --->   "%matrix_load_13 = load i32* %matrix_addr_26, align 4" [loop_imperfect.c:101]   --->   Operation 567 'load' 'matrix_load_13' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_81 : Operation 568 [2/2] (2.66ns)   --->   "%matrix_load_33 = load i32* %matrix_addr_27, align 4" [loop_imperfect.c:101]   --->   Operation 568 'load' 'matrix_load_33' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 82 <SV = 81> <Delay = 6.01>
ST_82 : Operation 569 [1/2] (2.66ns)   --->   "%matrix_load_13 = load i32* %matrix_addr_26, align 4" [loop_imperfect.c:101]   --->   Operation 569 'load' 'matrix_load_13' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_82 : Operation 570 [5/5] (3.34ns)   --->   "%mul_ln101_13 = mul nsw i32 %a_load_13, %matrix_load_13" [loop_imperfect.c:101]   --->   Operation 570 'mul' 'mul_ln101_13' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 571 [1/2] (2.66ns)   --->   "%matrix_load_33 = load i32* %matrix_addr_27, align 4" [loop_imperfect.c:101]   --->   Operation 571 'load' 'matrix_load_33' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 83 <SV = 82> <Delay = 3.34>
ST_83 : Operation 572 [4/5] (3.34ns)   --->   "%mul_ln101_13 = mul nsw i32 %a_load_13, %matrix_load_13" [loop_imperfect.c:101]   --->   Operation 572 'mul' 'mul_ln101_13' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.34>
ST_84 : Operation 573 [3/5] (3.34ns)   --->   "%mul_ln101_13 = mul nsw i32 %a_load_13, %matrix_load_13" [loop_imperfect.c:101]   --->   Operation 573 'mul' 'mul_ln101_13' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.34>
ST_85 : Operation 574 [2/5] (3.34ns)   --->   "%mul_ln101_13 = mul nsw i32 %a_load_13, %matrix_load_13" [loop_imperfect.c:101]   --->   Operation 574 'mul' 'mul_ln101_13' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.79>
ST_86 : Operation 575 [1/5] (3.34ns)   --->   "%mul_ln101_13 = mul nsw i32 %a_load_13, %matrix_load_13" [loop_imperfect.c:101]   --->   Operation 575 'mul' 'mul_ln101_13' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 576 [1/1] (1.78ns)   --->   "%add_ln101_13 = add nsw i32 %matrix_load_33, %mul_ln101_13" [loop_imperfect.c:101]   --->   Operation 576 'add' 'add_ln101_13' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 577 [1/1] (2.66ns)   --->   "store i32 %add_ln101_13, i32* %matrix_addr_27, align 4" [loop_imperfect.c:101]   --->   Operation 577 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 87 <SV = 86> <Delay = 2.66>
ST_87 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln101_28 = sext i32 %col_load_14 to i64" [loop_imperfect.c:101]   --->   Operation 578 'sext' 'sext_ln101_28' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_87 : Operation 579 [1/1] (0.00ns)   --->   "%matrix_addr_28 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_28" [loop_imperfect.c:101]   --->   Operation 579 'getelementptr' 'matrix_addr_28' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_87 : Operation 580 [2/2] (2.66ns)   --->   "%matrix_load_14 = load i32* %matrix_addr_28, align 4" [loop_imperfect.c:101]   --->   Operation 580 'load' 'matrix_load_14' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_87 : Operation 581 [2/2] (2.66ns)   --->   "%matrix_load_34 = load i32* %matrix_addr_29, align 4" [loop_imperfect.c:101]   --->   Operation 581 'load' 'matrix_load_34' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 88 <SV = 87> <Delay = 6.01>
ST_88 : Operation 582 [1/2] (2.66ns)   --->   "%matrix_load_14 = load i32* %matrix_addr_28, align 4" [loop_imperfect.c:101]   --->   Operation 582 'load' 'matrix_load_14' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_88 : Operation 583 [5/5] (3.34ns)   --->   "%mul_ln101_14 = mul nsw i32 %a_load_14, %matrix_load_14" [loop_imperfect.c:101]   --->   Operation 583 'mul' 'mul_ln101_14' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 584 [1/2] (2.66ns)   --->   "%matrix_load_34 = load i32* %matrix_addr_29, align 4" [loop_imperfect.c:101]   --->   Operation 584 'load' 'matrix_load_34' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 89 <SV = 88> <Delay = 3.34>
ST_89 : Operation 585 [4/5] (3.34ns)   --->   "%mul_ln101_14 = mul nsw i32 %a_load_14, %matrix_load_14" [loop_imperfect.c:101]   --->   Operation 585 'mul' 'mul_ln101_14' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.34>
ST_90 : Operation 586 [3/5] (3.34ns)   --->   "%mul_ln101_14 = mul nsw i32 %a_load_14, %matrix_load_14" [loop_imperfect.c:101]   --->   Operation 586 'mul' 'mul_ln101_14' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.34>
ST_91 : Operation 587 [2/5] (3.34ns)   --->   "%mul_ln101_14 = mul nsw i32 %a_load_14, %matrix_load_14" [loop_imperfect.c:101]   --->   Operation 587 'mul' 'mul_ln101_14' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.79>
ST_92 : Operation 588 [1/5] (3.34ns)   --->   "%mul_ln101_14 = mul nsw i32 %a_load_14, %matrix_load_14" [loop_imperfect.c:101]   --->   Operation 588 'mul' 'mul_ln101_14' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 589 [1/1] (1.78ns)   --->   "%add_ln101_14 = add nsw i32 %matrix_load_34, %mul_ln101_14" [loop_imperfect.c:101]   --->   Operation 589 'add' 'add_ln101_14' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 590 [1/1] (2.66ns)   --->   "store i32 %add_ln101_14, i32* %matrix_addr_29, align 4" [loop_imperfect.c:101]   --->   Operation 590 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 93 <SV = 92> <Delay = 2.66>
ST_93 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln101_30 = sext i32 %col_load_15 to i64" [loop_imperfect.c:101]   --->   Operation 591 'sext' 'sext_ln101_30' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_93 : Operation 592 [1/1] (0.00ns)   --->   "%matrix_addr_30 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_30" [loop_imperfect.c:101]   --->   Operation 592 'getelementptr' 'matrix_addr_30' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_93 : Operation 593 [2/2] (2.66ns)   --->   "%matrix_load_15 = load i32* %matrix_addr_30, align 4" [loop_imperfect.c:101]   --->   Operation 593 'load' 'matrix_load_15' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_93 : Operation 594 [2/2] (2.66ns)   --->   "%matrix_load_35 = load i32* %matrix_addr_31, align 4" [loop_imperfect.c:101]   --->   Operation 594 'load' 'matrix_load_35' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 94 <SV = 93> <Delay = 6.01>
ST_94 : Operation 595 [1/2] (2.66ns)   --->   "%matrix_load_15 = load i32* %matrix_addr_30, align 4" [loop_imperfect.c:101]   --->   Operation 595 'load' 'matrix_load_15' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_94 : Operation 596 [5/5] (3.34ns)   --->   "%mul_ln101_15 = mul nsw i32 %a_load_15, %matrix_load_15" [loop_imperfect.c:101]   --->   Operation 596 'mul' 'mul_ln101_15' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 597 [1/2] (2.66ns)   --->   "%matrix_load_35 = load i32* %matrix_addr_31, align 4" [loop_imperfect.c:101]   --->   Operation 597 'load' 'matrix_load_35' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 95 <SV = 94> <Delay = 3.34>
ST_95 : Operation 598 [4/5] (3.34ns)   --->   "%mul_ln101_15 = mul nsw i32 %a_load_15, %matrix_load_15" [loop_imperfect.c:101]   --->   Operation 598 'mul' 'mul_ln101_15' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.34>
ST_96 : Operation 599 [3/5] (3.34ns)   --->   "%mul_ln101_15 = mul nsw i32 %a_load_15, %matrix_load_15" [loop_imperfect.c:101]   --->   Operation 599 'mul' 'mul_ln101_15' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.34>
ST_97 : Operation 600 [2/5] (3.34ns)   --->   "%mul_ln101_15 = mul nsw i32 %a_load_15, %matrix_load_15" [loop_imperfect.c:101]   --->   Operation 600 'mul' 'mul_ln101_15' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.79>
ST_98 : Operation 601 [1/5] (3.34ns)   --->   "%mul_ln101_15 = mul nsw i32 %a_load_15, %matrix_load_15" [loop_imperfect.c:101]   --->   Operation 601 'mul' 'mul_ln101_15' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 602 [1/1] (1.78ns)   --->   "%add_ln101_15 = add nsw i32 %matrix_load_35, %mul_ln101_15" [loop_imperfect.c:101]   --->   Operation 602 'add' 'add_ln101_15' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 603 [1/1] (2.66ns)   --->   "store i32 %add_ln101_15, i32* %matrix_addr_31, align 4" [loop_imperfect.c:101]   --->   Operation 603 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 99 <SV = 98> <Delay = 2.66>
ST_99 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln101_32 = sext i32 %col_load_16 to i64" [loop_imperfect.c:101]   --->   Operation 604 'sext' 'sext_ln101_32' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_99 : Operation 605 [1/1] (0.00ns)   --->   "%matrix_addr_32 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_32" [loop_imperfect.c:101]   --->   Operation 605 'getelementptr' 'matrix_addr_32' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_99 : Operation 606 [2/2] (2.66ns)   --->   "%matrix_load_16 = load i32* %matrix_addr_32, align 4" [loop_imperfect.c:101]   --->   Operation 606 'load' 'matrix_load_16' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_99 : Operation 607 [2/2] (2.66ns)   --->   "%matrix_load_36 = load i32* %matrix_addr_33, align 4" [loop_imperfect.c:101]   --->   Operation 607 'load' 'matrix_load_36' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 100 <SV = 99> <Delay = 6.01>
ST_100 : Operation 608 [1/2] (2.66ns)   --->   "%matrix_load_16 = load i32* %matrix_addr_32, align 4" [loop_imperfect.c:101]   --->   Operation 608 'load' 'matrix_load_16' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_100 : Operation 609 [5/5] (3.34ns)   --->   "%mul_ln101_16 = mul nsw i32 %a_load_16, %matrix_load_16" [loop_imperfect.c:101]   --->   Operation 609 'mul' 'mul_ln101_16' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 610 [1/2] (2.66ns)   --->   "%matrix_load_36 = load i32* %matrix_addr_33, align 4" [loop_imperfect.c:101]   --->   Operation 610 'load' 'matrix_load_36' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 101 <SV = 100> <Delay = 3.34>
ST_101 : Operation 611 [4/5] (3.34ns)   --->   "%mul_ln101_16 = mul nsw i32 %a_load_16, %matrix_load_16" [loop_imperfect.c:101]   --->   Operation 611 'mul' 'mul_ln101_16' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.34>
ST_102 : Operation 612 [3/5] (3.34ns)   --->   "%mul_ln101_16 = mul nsw i32 %a_load_16, %matrix_load_16" [loop_imperfect.c:101]   --->   Operation 612 'mul' 'mul_ln101_16' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.34>
ST_103 : Operation 613 [2/5] (3.34ns)   --->   "%mul_ln101_16 = mul nsw i32 %a_load_16, %matrix_load_16" [loop_imperfect.c:101]   --->   Operation 613 'mul' 'mul_ln101_16' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.79>
ST_104 : Operation 614 [1/5] (3.34ns)   --->   "%mul_ln101_16 = mul nsw i32 %a_load_16, %matrix_load_16" [loop_imperfect.c:101]   --->   Operation 614 'mul' 'mul_ln101_16' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 615 [1/1] (1.78ns)   --->   "%add_ln101_16 = add nsw i32 %matrix_load_36, %mul_ln101_16" [loop_imperfect.c:101]   --->   Operation 615 'add' 'add_ln101_16' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 616 [1/1] (2.66ns)   --->   "store i32 %add_ln101_16, i32* %matrix_addr_33, align 4" [loop_imperfect.c:101]   --->   Operation 616 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 105 <SV = 104> <Delay = 2.66>
ST_105 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln101_34 = sext i32 %col_load_17 to i64" [loop_imperfect.c:101]   --->   Operation 617 'sext' 'sext_ln101_34' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_105 : Operation 618 [1/1] (0.00ns)   --->   "%matrix_addr_34 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_34" [loop_imperfect.c:101]   --->   Operation 618 'getelementptr' 'matrix_addr_34' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_105 : Operation 619 [2/2] (2.66ns)   --->   "%matrix_load_17 = load i32* %matrix_addr_34, align 4" [loop_imperfect.c:101]   --->   Operation 619 'load' 'matrix_load_17' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_105 : Operation 620 [2/2] (2.66ns)   --->   "%matrix_load_37 = load i32* %matrix_addr_35, align 4" [loop_imperfect.c:101]   --->   Operation 620 'load' 'matrix_load_37' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 106 <SV = 105> <Delay = 6.01>
ST_106 : Operation 621 [1/2] (2.66ns)   --->   "%matrix_load_17 = load i32* %matrix_addr_34, align 4" [loop_imperfect.c:101]   --->   Operation 621 'load' 'matrix_load_17' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_106 : Operation 622 [5/5] (3.34ns)   --->   "%mul_ln101_17 = mul nsw i32 %a_load_17, %matrix_load_17" [loop_imperfect.c:101]   --->   Operation 622 'mul' 'mul_ln101_17' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 623 [1/2] (2.66ns)   --->   "%matrix_load_37 = load i32* %matrix_addr_35, align 4" [loop_imperfect.c:101]   --->   Operation 623 'load' 'matrix_load_37' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 107 <SV = 106> <Delay = 3.34>
ST_107 : Operation 624 [4/5] (3.34ns)   --->   "%mul_ln101_17 = mul nsw i32 %a_load_17, %matrix_load_17" [loop_imperfect.c:101]   --->   Operation 624 'mul' 'mul_ln101_17' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.34>
ST_108 : Operation 625 [3/5] (3.34ns)   --->   "%mul_ln101_17 = mul nsw i32 %a_load_17, %matrix_load_17" [loop_imperfect.c:101]   --->   Operation 625 'mul' 'mul_ln101_17' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 3.34>
ST_109 : Operation 626 [2/5] (3.34ns)   --->   "%mul_ln101_17 = mul nsw i32 %a_load_17, %matrix_load_17" [loop_imperfect.c:101]   --->   Operation 626 'mul' 'mul_ln101_17' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.79>
ST_110 : Operation 627 [1/5] (3.34ns)   --->   "%mul_ln101_17 = mul nsw i32 %a_load_17, %matrix_load_17" [loop_imperfect.c:101]   --->   Operation 627 'mul' 'mul_ln101_17' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 628 [1/1] (1.78ns)   --->   "%add_ln101_17 = add nsw i32 %matrix_load_37, %mul_ln101_17" [loop_imperfect.c:101]   --->   Operation 628 'add' 'add_ln101_17' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 629 [1/1] (2.66ns)   --->   "store i32 %add_ln101_17, i32* %matrix_addr_35, align 4" [loop_imperfect.c:101]   --->   Operation 629 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 111 <SV = 110> <Delay = 2.66>
ST_111 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln101_36 = sext i32 %col_load_18 to i64" [loop_imperfect.c:101]   --->   Operation 630 'sext' 'sext_ln101_36' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_111 : Operation 631 [1/1] (0.00ns)   --->   "%matrix_addr_36 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_36" [loop_imperfect.c:101]   --->   Operation 631 'getelementptr' 'matrix_addr_36' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_111 : Operation 632 [2/2] (2.66ns)   --->   "%matrix_load_18 = load i32* %matrix_addr_36, align 4" [loop_imperfect.c:101]   --->   Operation 632 'load' 'matrix_load_18' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_111 : Operation 633 [2/2] (2.66ns)   --->   "%matrix_load_38 = load i32* %matrix_addr_37, align 4" [loop_imperfect.c:101]   --->   Operation 633 'load' 'matrix_load_38' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 112 <SV = 111> <Delay = 6.01>
ST_112 : Operation 634 [1/2] (2.66ns)   --->   "%matrix_load_18 = load i32* %matrix_addr_36, align 4" [loop_imperfect.c:101]   --->   Operation 634 'load' 'matrix_load_18' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_112 : Operation 635 [5/5] (3.34ns)   --->   "%mul_ln101_18 = mul nsw i32 %a_load_18, %matrix_load_18" [loop_imperfect.c:101]   --->   Operation 635 'mul' 'mul_ln101_18' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 636 [1/2] (2.66ns)   --->   "%matrix_load_38 = load i32* %matrix_addr_37, align 4" [loop_imperfect.c:101]   --->   Operation 636 'load' 'matrix_load_38' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 113 <SV = 112> <Delay = 3.34>
ST_113 : Operation 637 [4/5] (3.34ns)   --->   "%mul_ln101_18 = mul nsw i32 %a_load_18, %matrix_load_18" [loop_imperfect.c:101]   --->   Operation 637 'mul' 'mul_ln101_18' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 3.34>
ST_114 : Operation 638 [3/5] (3.34ns)   --->   "%mul_ln101_18 = mul nsw i32 %a_load_18, %matrix_load_18" [loop_imperfect.c:101]   --->   Operation 638 'mul' 'mul_ln101_18' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 3.34>
ST_115 : Operation 639 [2/5] (3.34ns)   --->   "%mul_ln101_18 = mul nsw i32 %a_load_18, %matrix_load_18" [loop_imperfect.c:101]   --->   Operation 639 'mul' 'mul_ln101_18' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.79>
ST_116 : Operation 640 [1/5] (3.34ns)   --->   "%mul_ln101_18 = mul nsw i32 %a_load_18, %matrix_load_18" [loop_imperfect.c:101]   --->   Operation 640 'mul' 'mul_ln101_18' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 641 [1/1] (1.78ns)   --->   "%add_ln101_18 = add nsw i32 %matrix_load_38, %mul_ln101_18" [loop_imperfect.c:101]   --->   Operation 641 'add' 'add_ln101_18' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 642 [1/1] (2.66ns)   --->   "store i32 %add_ln101_18, i32* %matrix_addr_37, align 4" [loop_imperfect.c:101]   --->   Operation 642 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 117 <SV = 116> <Delay = 2.66>
ST_117 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln101_38 = sext i32 %col_load_19 to i64" [loop_imperfect.c:101]   --->   Operation 643 'sext' 'sext_ln101_38' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_117 : Operation 644 [1/1] (0.00ns)   --->   "%matrix_addr_38 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_38" [loop_imperfect.c:101]   --->   Operation 644 'getelementptr' 'matrix_addr_38' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_117 : Operation 645 [2/2] (2.66ns)   --->   "%matrix_load_19 = load i32* %matrix_addr_38, align 4" [loop_imperfect.c:101]   --->   Operation 645 'load' 'matrix_load_19' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_117 : Operation 646 [2/2] (2.66ns)   --->   "%matrix_load_39 = load i32* %matrix_addr_39, align 4" [loop_imperfect.c:101]   --->   Operation 646 'load' 'matrix_load_39' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 118 <SV = 117> <Delay = 6.01>
ST_118 : Operation 647 [1/2] (2.66ns)   --->   "%matrix_load_19 = load i32* %matrix_addr_38, align 4" [loop_imperfect.c:101]   --->   Operation 647 'load' 'matrix_load_19' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_118 : Operation 648 [5/5] (3.34ns)   --->   "%mul_ln101_19 = mul nsw i32 %a_load_19, %matrix_load_19" [loop_imperfect.c:101]   --->   Operation 648 'mul' 'mul_ln101_19' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 649 [1/2] (2.66ns)   --->   "%matrix_load_39 = load i32* %matrix_addr_39, align 4" [loop_imperfect.c:101]   --->   Operation 649 'load' 'matrix_load_39' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 119 <SV = 118> <Delay = 3.34>
ST_119 : Operation 650 [4/5] (3.34ns)   --->   "%mul_ln101_19 = mul nsw i32 %a_load_19, %matrix_load_19" [loop_imperfect.c:101]   --->   Operation 650 'mul' 'mul_ln101_19' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 3.34>
ST_120 : Operation 651 [3/5] (3.34ns)   --->   "%mul_ln101_19 = mul nsw i32 %a_load_19, %matrix_load_19" [loop_imperfect.c:101]   --->   Operation 651 'mul' 'mul_ln101_19' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 3.34>
ST_121 : Operation 652 [1/1] (1.40ns)   --->   "%ptr = add i9 %ptr_0, 20" [loop_imperfect.c:102]   --->   Operation 652 'add' 'ptr' <Predicate = (!icmp_ln97)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 653 [2/5] (3.34ns)   --->   "%mul_ln101_19 = mul nsw i32 %a_load_19, %matrix_load_19" [loop_imperfect.c:101]   --->   Operation 653 'mul' 'mul_ln101_19' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 654 [1/1] (1.33ns)   --->   "%k = add i5 %k_0, 1" [loop_imperfect.c:97]   --->   Operation 654 'add' 'k' <Predicate = (!icmp_ln97)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.79>
ST_122 : Operation 655 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [loop_imperfect.c:97]   --->   Operation 655 'specregionbegin' 'tmp' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_122 : Operation 656 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [loop_imperfect.c:98]   --->   Operation 656 'specpipeline' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_122 : Operation 657 [1/5] (3.34ns)   --->   "%mul_ln101_19 = mul nsw i32 %a_load_19, %matrix_load_19" [loop_imperfect.c:101]   --->   Operation 657 'mul' 'mul_ln101_19' <Predicate = (!icmp_ln97)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 658 [1/1] (1.78ns)   --->   "%add_ln101_19 = add nsw i32 %matrix_load_39, %mul_ln101_19" [loop_imperfect.c:101]   --->   Operation 658 'add' 'add_ln101_19' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 659 [1/1] (2.66ns)   --->   "store i32 %add_ln101_19, i32* %matrix_addr_39, align 4" [loop_imperfect.c:101]   --->   Operation 659 'store' <Predicate = (!icmp_ln97)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_122 : Operation 660 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [loop_imperfect.c:104]   --->   Operation 660 'specregionend' 'empty_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_122 : Operation 661 [1/1] (0.00ns)   --->   "br label %1" [loop_imperfect.c:97]   --->   Operation 661 'br' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 123 <SV = 2> <Delay = 0.00>
ST_123 : Operation 662 [1/1] (0.00ns)   --->   "ret void" [loop_imperfect.c:105]   --->   Operation 662 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ptr') with incoming values : ('ptr', loop_imperfect.c:102) [32]  (1.06 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'phi' operation ('ptr') with incoming values : ('ptr', loop_imperfect.c:102) [32]  (0 ns)
	'getelementptr' operation ('col_addr', loop_imperfect.c:101) [43]  (0 ns)
	'load' operation ('col_load', loop_imperfect.c:101) on array 'col' [44]  (2.66 ns)

 <State 3>: 5.33ns
The critical path consists of the following:
	'load' operation ('col_load', loop_imperfect.c:101) on array 'col' [44]  (2.66 ns)
	'getelementptr' operation ('matrix_addr', loop_imperfect.c:101) [46]  (0 ns)
	'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix' [47]  (2.66 ns)

 <State 4>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix' [47]  (2.66 ns)
	'mul' operation ('mul_ln101', loop_imperfect.c:101) [48]  (3.35 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101', loop_imperfect.c:101) [48]  (3.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101', loop_imperfect.c:101) [48]  (3.35 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101', loop_imperfect.c:101) [48]  (3.35 ns)

 <State 8>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101', loop_imperfect.c:101) [48]  (3.35 ns)
	'add' operation ('add_ln101', loop_imperfect.c:101) [54]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101', loop_imperfect.c:101 on array 'matrix' [55]  (2.66 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_2', loop_imperfect.c:101) [63]  (0 ns)
	'load' operation ('matrix_load_20', loop_imperfect.c:101) on array 'matrix' [64]  (2.66 ns)

 <State 10>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_20', loop_imperfect.c:101) on array 'matrix' [64]  (2.66 ns)
	'mul' operation ('mul_ln101_1', loop_imperfect.c:101) [65]  (3.35 ns)

 <State 11>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_1', loop_imperfect.c:101) [65]  (3.35 ns)

 <State 12>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_1', loop_imperfect.c:101) [65]  (3.35 ns)

 <State 13>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_1', loop_imperfect.c:101) [65]  (3.35 ns)

 <State 14>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_1', loop_imperfect.c:101) [65]  (3.35 ns)
	'add' operation ('add_ln101_1', loop_imperfect.c:101) [71]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_1', loop_imperfect.c:101 on array 'matrix' [72]  (2.66 ns)

 <State 15>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_4', loop_imperfect.c:101) [79]  (0 ns)
	'load' operation ('matrix_load_2', loop_imperfect.c:101) on array 'matrix' [80]  (2.66 ns)

 <State 16>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_2', loop_imperfect.c:101) on array 'matrix' [80]  (2.66 ns)
	'mul' operation ('mul_ln101_2', loop_imperfect.c:101) [81]  (3.35 ns)

 <State 17>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_2', loop_imperfect.c:101) [81]  (3.35 ns)

 <State 18>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_2', loop_imperfect.c:101) [81]  (3.35 ns)

 <State 19>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_2', loop_imperfect.c:101) [81]  (3.35 ns)

 <State 20>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_2', loop_imperfect.c:101) [81]  (3.35 ns)
	'add' operation ('add_ln101_2', loop_imperfect.c:101) [87]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_2', loop_imperfect.c:101 on array 'matrix' [88]  (2.66 ns)

 <State 21>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_6', loop_imperfect.c:101) [96]  (0 ns)
	'load' operation ('matrix_load_3', loop_imperfect.c:101) on array 'matrix' [97]  (2.66 ns)

 <State 22>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_3', loop_imperfect.c:101) on array 'matrix' [97]  (2.66 ns)
	'mul' operation ('mul_ln101_3', loop_imperfect.c:101) [98]  (3.35 ns)

 <State 23>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_3', loop_imperfect.c:101) [98]  (3.35 ns)

 <State 24>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_3', loop_imperfect.c:101) [98]  (3.35 ns)

 <State 25>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_3', loop_imperfect.c:101) [98]  (3.35 ns)

 <State 26>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_3', loop_imperfect.c:101) [98]  (3.35 ns)
	'add' operation ('add_ln101_3', loop_imperfect.c:101) [104]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_3', loop_imperfect.c:101 on array 'matrix' [105]  (2.66 ns)

 <State 27>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_8', loop_imperfect.c:101) [112]  (0 ns)
	'load' operation ('matrix_load_4', loop_imperfect.c:101) on array 'matrix' [113]  (2.66 ns)

 <State 28>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_4', loop_imperfect.c:101) on array 'matrix' [113]  (2.66 ns)
	'mul' operation ('mul_ln101_4', loop_imperfect.c:101) [114]  (3.35 ns)

 <State 29>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_4', loop_imperfect.c:101) [114]  (3.35 ns)

 <State 30>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_4', loop_imperfect.c:101) [114]  (3.35 ns)

 <State 31>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_4', loop_imperfect.c:101) [114]  (3.35 ns)

 <State 32>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_4', loop_imperfect.c:101) [114]  (3.35 ns)
	'add' operation ('add_ln101_4', loop_imperfect.c:101) [120]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_4', loop_imperfect.c:101 on array 'matrix' [121]  (2.66 ns)

 <State 33>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_10', loop_imperfect.c:101) [128]  (0 ns)
	'load' operation ('matrix_load_5', loop_imperfect.c:101) on array 'matrix' [129]  (2.66 ns)

 <State 34>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_5', loop_imperfect.c:101) on array 'matrix' [129]  (2.66 ns)
	'mul' operation ('mul_ln101_5', loop_imperfect.c:101) [130]  (3.35 ns)

 <State 35>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_5', loop_imperfect.c:101) [130]  (3.35 ns)

 <State 36>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_5', loop_imperfect.c:101) [130]  (3.35 ns)

 <State 37>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_5', loop_imperfect.c:101) [130]  (3.35 ns)

 <State 38>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_5', loop_imperfect.c:101) [130]  (3.35 ns)
	'add' operation ('add_ln101_5', loop_imperfect.c:101) [136]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_5', loop_imperfect.c:101 on array 'matrix' [137]  (2.66 ns)

 <State 39>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_12', loop_imperfect.c:101) [144]  (0 ns)
	'load' operation ('matrix_load_6', loop_imperfect.c:101) on array 'matrix' [145]  (2.66 ns)

 <State 40>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_6', loop_imperfect.c:101) on array 'matrix' [145]  (2.66 ns)
	'mul' operation ('mul_ln101_6', loop_imperfect.c:101) [146]  (3.35 ns)

 <State 41>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_6', loop_imperfect.c:101) [146]  (3.35 ns)

 <State 42>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_6', loop_imperfect.c:101) [146]  (3.35 ns)

 <State 43>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_6', loop_imperfect.c:101) [146]  (3.35 ns)

 <State 44>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_6', loop_imperfect.c:101) [146]  (3.35 ns)
	'add' operation ('add_ln101_6', loop_imperfect.c:101) [152]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_6', loop_imperfect.c:101 on array 'matrix' [153]  (2.66 ns)

 <State 45>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_14', loop_imperfect.c:101) [160]  (0 ns)
	'load' operation ('matrix_load_7', loop_imperfect.c:101) on array 'matrix' [161]  (2.66 ns)

 <State 46>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_7', loop_imperfect.c:101) on array 'matrix' [161]  (2.66 ns)
	'mul' operation ('mul_ln101_7', loop_imperfect.c:101) [162]  (3.35 ns)

 <State 47>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_7', loop_imperfect.c:101) [162]  (3.35 ns)

 <State 48>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_7', loop_imperfect.c:101) [162]  (3.35 ns)

 <State 49>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_7', loop_imperfect.c:101) [162]  (3.35 ns)

 <State 50>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_7', loop_imperfect.c:101) [162]  (3.35 ns)
	'add' operation ('add_ln101_7', loop_imperfect.c:101) [168]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_7', loop_imperfect.c:101 on array 'matrix' [169]  (2.66 ns)

 <State 51>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_16', loop_imperfect.c:101) [176]  (0 ns)
	'load' operation ('matrix_load_8', loop_imperfect.c:101) on array 'matrix' [177]  (2.66 ns)

 <State 52>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_8', loop_imperfect.c:101) on array 'matrix' [177]  (2.66 ns)
	'mul' operation ('mul_ln101_8', loop_imperfect.c:101) [178]  (3.35 ns)

 <State 53>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_8', loop_imperfect.c:101) [178]  (3.35 ns)

 <State 54>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_8', loop_imperfect.c:101) [178]  (3.35 ns)

 <State 55>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_8', loop_imperfect.c:101) [178]  (3.35 ns)

 <State 56>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_8', loop_imperfect.c:101) [178]  (3.35 ns)
	'add' operation ('add_ln101_8', loop_imperfect.c:101) [184]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_8', loop_imperfect.c:101 on array 'matrix' [185]  (2.66 ns)

 <State 57>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_18', loop_imperfect.c:101) [192]  (0 ns)
	'load' operation ('matrix_load_9', loop_imperfect.c:101) on array 'matrix' [193]  (2.66 ns)

 <State 58>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_9', loop_imperfect.c:101) on array 'matrix' [193]  (2.66 ns)
	'mul' operation ('mul_ln101_9', loop_imperfect.c:101) [194]  (3.35 ns)

 <State 59>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_9', loop_imperfect.c:101) [194]  (3.35 ns)

 <State 60>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_9', loop_imperfect.c:101) [194]  (3.35 ns)

 <State 61>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_9', loop_imperfect.c:101) [194]  (3.35 ns)

 <State 62>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_9', loop_imperfect.c:101) [194]  (3.35 ns)
	'add' operation ('add_ln101_9', loop_imperfect.c:101) [200]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_9', loop_imperfect.c:101 on array 'matrix' [201]  (2.66 ns)

 <State 63>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_20', loop_imperfect.c:101) [208]  (0 ns)
	'load' operation ('matrix_load_10', loop_imperfect.c:101) on array 'matrix' [209]  (2.66 ns)

 <State 64>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_10', loop_imperfect.c:101) on array 'matrix' [209]  (2.66 ns)
	'mul' operation ('mul_ln101_10', loop_imperfect.c:101) [210]  (3.35 ns)

 <State 65>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_10', loop_imperfect.c:101) [210]  (3.35 ns)

 <State 66>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_10', loop_imperfect.c:101) [210]  (3.35 ns)

 <State 67>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_10', loop_imperfect.c:101) [210]  (3.35 ns)

 <State 68>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_10', loop_imperfect.c:101) [210]  (3.35 ns)
	'add' operation ('add_ln101_10', loop_imperfect.c:101) [216]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_10', loop_imperfect.c:101 on array 'matrix' [217]  (2.66 ns)

 <State 69>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_22', loop_imperfect.c:101) [224]  (0 ns)
	'load' operation ('matrix_load_11', loop_imperfect.c:101) on array 'matrix' [225]  (2.66 ns)

 <State 70>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_11', loop_imperfect.c:101) on array 'matrix' [225]  (2.66 ns)
	'mul' operation ('mul_ln101_11', loop_imperfect.c:101) [226]  (3.35 ns)

 <State 71>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_11', loop_imperfect.c:101) [226]  (3.35 ns)

 <State 72>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_11', loop_imperfect.c:101) [226]  (3.35 ns)

 <State 73>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_11', loop_imperfect.c:101) [226]  (3.35 ns)

 <State 74>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_11', loop_imperfect.c:101) [226]  (3.35 ns)
	'add' operation ('add_ln101_11', loop_imperfect.c:101) [232]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_11', loop_imperfect.c:101 on array 'matrix' [233]  (2.66 ns)

 <State 75>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_24', loop_imperfect.c:101) [240]  (0 ns)
	'load' operation ('matrix_load_12', loop_imperfect.c:101) on array 'matrix' [241]  (2.66 ns)

 <State 76>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_12', loop_imperfect.c:101) on array 'matrix' [241]  (2.66 ns)
	'mul' operation ('mul_ln101_12', loop_imperfect.c:101) [242]  (3.35 ns)

 <State 77>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_12', loop_imperfect.c:101) [242]  (3.35 ns)

 <State 78>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_12', loop_imperfect.c:101) [242]  (3.35 ns)

 <State 79>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_12', loop_imperfect.c:101) [242]  (3.35 ns)

 <State 80>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_12', loop_imperfect.c:101) [242]  (3.35 ns)
	'add' operation ('add_ln101_12', loop_imperfect.c:101) [248]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_12', loop_imperfect.c:101 on array 'matrix' [249]  (2.66 ns)

 <State 81>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_26', loop_imperfect.c:101) [256]  (0 ns)
	'load' operation ('matrix_load_13', loop_imperfect.c:101) on array 'matrix' [257]  (2.66 ns)

 <State 82>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_13', loop_imperfect.c:101) on array 'matrix' [257]  (2.66 ns)
	'mul' operation ('mul_ln101_13', loop_imperfect.c:101) [258]  (3.35 ns)

 <State 83>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_13', loop_imperfect.c:101) [258]  (3.35 ns)

 <State 84>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_13', loop_imperfect.c:101) [258]  (3.35 ns)

 <State 85>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_13', loop_imperfect.c:101) [258]  (3.35 ns)

 <State 86>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_13', loop_imperfect.c:101) [258]  (3.35 ns)
	'add' operation ('add_ln101_13', loop_imperfect.c:101) [264]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_13', loop_imperfect.c:101 on array 'matrix' [265]  (2.66 ns)

 <State 87>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_28', loop_imperfect.c:101) [272]  (0 ns)
	'load' operation ('matrix_load_14', loop_imperfect.c:101) on array 'matrix' [273]  (2.66 ns)

 <State 88>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_14', loop_imperfect.c:101) on array 'matrix' [273]  (2.66 ns)
	'mul' operation ('mul_ln101_14', loop_imperfect.c:101) [274]  (3.35 ns)

 <State 89>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_14', loop_imperfect.c:101) [274]  (3.35 ns)

 <State 90>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_14', loop_imperfect.c:101) [274]  (3.35 ns)

 <State 91>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_14', loop_imperfect.c:101) [274]  (3.35 ns)

 <State 92>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_14', loop_imperfect.c:101) [274]  (3.35 ns)
	'add' operation ('add_ln101_14', loop_imperfect.c:101) [280]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_14', loop_imperfect.c:101 on array 'matrix' [281]  (2.66 ns)

 <State 93>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_30', loop_imperfect.c:101) [288]  (0 ns)
	'load' operation ('matrix_load_15', loop_imperfect.c:101) on array 'matrix' [289]  (2.66 ns)

 <State 94>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_15', loop_imperfect.c:101) on array 'matrix' [289]  (2.66 ns)
	'mul' operation ('mul_ln101_15', loop_imperfect.c:101) [290]  (3.35 ns)

 <State 95>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_15', loop_imperfect.c:101) [290]  (3.35 ns)

 <State 96>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_15', loop_imperfect.c:101) [290]  (3.35 ns)

 <State 97>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_15', loop_imperfect.c:101) [290]  (3.35 ns)

 <State 98>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_15', loop_imperfect.c:101) [290]  (3.35 ns)
	'add' operation ('add_ln101_15', loop_imperfect.c:101) [296]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_15', loop_imperfect.c:101 on array 'matrix' [297]  (2.66 ns)

 <State 99>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_32', loop_imperfect.c:101) [304]  (0 ns)
	'load' operation ('matrix_load_16', loop_imperfect.c:101) on array 'matrix' [305]  (2.66 ns)

 <State 100>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_16', loop_imperfect.c:101) on array 'matrix' [305]  (2.66 ns)
	'mul' operation ('mul_ln101_16', loop_imperfect.c:101) [306]  (3.35 ns)

 <State 101>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_16', loop_imperfect.c:101) [306]  (3.35 ns)

 <State 102>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_16', loop_imperfect.c:101) [306]  (3.35 ns)

 <State 103>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_16', loop_imperfect.c:101) [306]  (3.35 ns)

 <State 104>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_16', loop_imperfect.c:101) [306]  (3.35 ns)
	'add' operation ('add_ln101_16', loop_imperfect.c:101) [312]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_16', loop_imperfect.c:101 on array 'matrix' [313]  (2.66 ns)

 <State 105>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_34', loop_imperfect.c:101) [320]  (0 ns)
	'load' operation ('matrix_load_17', loop_imperfect.c:101) on array 'matrix' [321]  (2.66 ns)

 <State 106>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_17', loop_imperfect.c:101) on array 'matrix' [321]  (2.66 ns)
	'mul' operation ('mul_ln101_17', loop_imperfect.c:101) [322]  (3.35 ns)

 <State 107>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_17', loop_imperfect.c:101) [322]  (3.35 ns)

 <State 108>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_17', loop_imperfect.c:101) [322]  (3.35 ns)

 <State 109>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_17', loop_imperfect.c:101) [322]  (3.35 ns)

 <State 110>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_17', loop_imperfect.c:101) [322]  (3.35 ns)
	'add' operation ('add_ln101_17', loop_imperfect.c:101) [328]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_17', loop_imperfect.c:101 on array 'matrix' [329]  (2.66 ns)

 <State 111>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_36', loop_imperfect.c:101) [336]  (0 ns)
	'load' operation ('matrix_load_18', loop_imperfect.c:101) on array 'matrix' [337]  (2.66 ns)

 <State 112>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_18', loop_imperfect.c:101) on array 'matrix' [337]  (2.66 ns)
	'mul' operation ('mul_ln101_18', loop_imperfect.c:101) [338]  (3.35 ns)

 <State 113>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_18', loop_imperfect.c:101) [338]  (3.35 ns)

 <State 114>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_18', loop_imperfect.c:101) [338]  (3.35 ns)

 <State 115>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_18', loop_imperfect.c:101) [338]  (3.35 ns)

 <State 116>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_18', loop_imperfect.c:101) [338]  (3.35 ns)
	'add' operation ('add_ln101_18', loop_imperfect.c:101) [344]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_18', loop_imperfect.c:101 on array 'matrix' [345]  (2.66 ns)

 <State 117>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_38', loop_imperfect.c:101) [352]  (0 ns)
	'load' operation ('matrix_load_19', loop_imperfect.c:101) on array 'matrix' [353]  (2.66 ns)

 <State 118>: 6.01ns
The critical path consists of the following:
	'load' operation ('matrix_load_19', loop_imperfect.c:101) on array 'matrix' [353]  (2.66 ns)
	'mul' operation ('mul_ln101_19', loop_imperfect.c:101) [354]  (3.35 ns)

 <State 119>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_19', loop_imperfect.c:101) [354]  (3.35 ns)

 <State 120>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_19', loop_imperfect.c:101) [354]  (3.35 ns)

 <State 121>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_19', loop_imperfect.c:101) [354]  (3.35 ns)

 <State 122>: 7.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln101_19', loop_imperfect.c:101) [354]  (3.35 ns)
	'add' operation ('add_ln101_19', loop_imperfect.c:101) [360]  (1.78 ns)
	'store' operation ('store_ln101', loop_imperfect.c:101) of variable 'add_ln101_19', loop_imperfect.c:101 on array 'matrix' [361]  (2.66 ns)

 <State 123>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
