#define TARGET_64BIT	TARGET_ISA_64BIT
#define TARGET_64BIT_P(x)	TARGET_ISA_64BIT_P(x)
#define TARGET_MMX	TARGET_ISA_MMX
#define TARGET_MMX_P(x)	TARGET_ISA_MMX_P(x)
#define TARGET_3DNOW	TARGET_ISA_3DNOW
#define TARGET_3DNOW_P(x)	TARGET_ISA_3DNOW_P(x)
#define TARGET_3DNOW_A	TARGET_ISA_3DNOW_A
#define TARGET_3DNOW_A_P(x)	TARGET_ISA_3DNOW_A_P(x)
#define TARGET_SSE	TARGET_ISA_SSE
#define TARGET_SSE_P(x)	TARGET_ISA_SSE_P(x)
#define TARGET_SSE2	TARGET_ISA_SSE2
#define TARGET_SSE2_P(x)	TARGET_ISA_SSE2_P(x)
#define TARGET_SSE3	TARGET_ISA_SSE3
#define TARGET_SSE3_P(x)	TARGET_ISA_SSE3_P(x)
#define TARGET_SSSE3	TARGET_ISA_SSSE3
#define TARGET_SSSE3_P(x)	TARGET_ISA_SSSE3_P(x)
#define TARGET_SSE4_1	TARGET_ISA_SSE4_1
#define TARGET_SSE4_1_P(x)	TARGET_ISA_SSE4_1_P(x)
#define TARGET_SSE4_2	TARGET_ISA_SSE4_2
#define TARGET_SSE4_2_P(x)	TARGET_ISA_SSE4_2_P(x)
#define TARGET_AVX	TARGET_ISA_AVX
#define TARGET_AVX_P(x)	TARGET_ISA_AVX_P(x)
#define TARGET_AVX2	TARGET_ISA_AVX2
#define TARGET_AVX2_P(x)	TARGET_ISA_AVX2_P(x)
#define TARGET_AVX512F	TARGET_ISA_AVX512F
#define TARGET_AVX512F_P(x)	TARGET_ISA_AVX512F_P(x)
#define TARGET_AVX512PF	TARGET_ISA_AVX512PF
#define TARGET_AVX512PF_P(x)	TARGET_ISA_AVX512PF_P(x)
#define TARGET_AVX512ER	TARGET_ISA_AVX512ER
#define TARGET_AVX512ER_P(x)	TARGET_ISA_AVX512ER_P(x)
#define TARGET_AVX512CD	TARGET_ISA_AVX512CD
#define TARGET_AVX512CD_P(x)	TARGET_ISA_AVX512CD_P(x)
#define TARGET_AVX512DQ	TARGET_ISA_AVX512DQ
#define TARGET_AVX512DQ_P(x)	TARGET_ISA_AVX512DQ_P(x)
#define TARGET_AVX512BW	TARGET_ISA_AVX512BW
#define TARGET_AVX512BW_P(x)	TARGET_ISA_AVX512BW_P(x)
#define TARGET_AVX512VL	TARGET_ISA_AVX512VL
#define TARGET_AVX512VL_P(x)	TARGET_ISA_AVX512VL_P(x)
#define TARGET_AVX512VBMI	TARGET_ISA_AVX512VBMI
#define TARGET_AVX512VBMI_P(x)	TARGET_ISA_AVX512VBMI_P(x)
#define TARGET_AVX512IFMA	TARGET_ISA_AVX512IFMA
#define TARGET_AVX512IFMA_P(x)	TARGET_ISA_AVX512IFMA_P(x)
#define TARGET_AVX5124FMAPS	TARGET_ISA_AVX5124FMAPS
#define TARGET_AVX5124FMAPS_P(x) TARGET_ISA_AVX5124FMAPS_P(x)
#define TARGET_AVX5124VNNIW	TARGET_ISA_AVX5124VNNIW
#define TARGET_AVX5124VNNIW_P(x) TARGET_ISA_AVX5124VNNIW_P(x)
#define TARGET_AVX512VBMI2	TARGET_ISA_AVX512VBMI2
#define TARGET_AVX512VBMI2_P(x) TARGET_ISA_AVX512VBMI2_P(x)
#define TARGET_AVX512VPOPCNTDQ	TARGET_ISA_AVX512VPOPCNTDQ
#define TARGET_AVX512VPOPCNTDQ_P(x) TARGET_ISA_AVX512VPOPCNTDQ_P(x)
#define TARGET_AVX512VNNI	TARGET_ISA_AVX512VNNI
#define TARGET_AVX512VNNI_P(x) TARGET_ISA_AVX512VNNI_P(x)
#define TARGET_AVX512BITALG	TARGET_ISA_AVX512BITALG
#define TARGET_AVX512BITALG_P(x) TARGET_ISA_AVX512BITALG_P(x)
#define TARGET_FMA	TARGET_ISA_FMA
#define TARGET_FMA_P(x)	TARGET_ISA_FMA_P(x)
#define TARGET_SSE4A	TARGET_ISA_SSE4A
#define TARGET_SSE4A_P(x)	TARGET_ISA_SSE4A_P(x)
#define TARGET_FMA4	TARGET_ISA_FMA4
#define TARGET_FMA4_P(x)	TARGET_ISA_FMA4_P(x)
#define TARGET_XOP	TARGET_ISA_XOP
#define TARGET_XOP_P(x)	TARGET_ISA_XOP_P(x)
#define TARGET_LWP	TARGET_ISA_LWP
#define TARGET_LWP_P(x)	TARGET_ISA_LWP_P(x)
#define TARGET_ABM	TARGET_ISA_ABM
#define TARGET_ABM_P(x)	TARGET_ISA_ABM_P(x)
#define TARGET_PCONFIG	TARGET_ISA_PCONFIG
#define TARGET_PCONFIG_P(x)	TARGET_ISA_PCONFIG_P(x)
#define TARGET_WBNOINVD	TARGET_ISA_WBNOINVD
#define TARGET_WBNOINVD_P(x)	TARGET_ISA_WBNOINVD_P(x)
#define TARGET_SGX	TARGET_ISA_SGX
#define TARGET_SGX_P(x)	TARGET_ISA_SGX_P(x)
#define TARGET_RDPID	TARGET_ISA_RDPID
#define TARGET_RDPID_P(x)	TARGET_ISA_RDPID_P(x)
#define TARGET_GFNI	TARGET_ISA_GFNI
#define TARGET_GFNI_P(x)	TARGET_ISA_GFNI_P(x)
#define TARGET_VAES	TARGET_ISA_VAES
#define TARGET_VAES_P(x)	TARGET_ISA_VAES_P(x)
#define TARGET_VPCLMULQDQ	TARGET_ISA_VPCLMULQDQ
#define TARGET_VPCLMULQDQ_P(x)	TARGET_ISA_VPCLMULQDQ_P(x)
#define TARGET_BMI	TARGET_ISA_BMI
#define TARGET_BMI_P(x)	TARGET_ISA_BMI_P(x)
#define TARGET_BMI2	TARGET_ISA_BMI2
#define TARGET_BMI2_P(x)	TARGET_ISA_BMI2_P(x)
#define TARGET_LZCNT	TARGET_ISA_LZCNT
#define TARGET_LZCNT_P(x)	TARGET_ISA_LZCNT_P(x)
#define TARGET_TBM	TARGET_ISA_TBM
#define TARGET_TBM_P(x)	TARGET_ISA_TBM_P(x)
#define TARGET_POPCNT	TARGET_ISA_POPCNT
#define TARGET_POPCNT_P(x)	TARGET_ISA_POPCNT_P(x)
#define TARGET_SAHF	TARGET_ISA_SAHF
#define TARGET_SAHF_P(x)	TARGET_ISA_SAHF_P(x)
#define TARGET_MOVBE	TARGET_ISA_MOVBE
#define TARGET_MOVBE_P(x)	TARGET_ISA_MOVBE_P(x)
#define TARGET_CRC32	TARGET_ISA_CRC32
#define TARGET_CRC32_P(x)	TARGET_ISA_CRC32_P(x)
#define TARGET_AES	TARGET_ISA_AES
#define TARGET_AES_P(x)	TARGET_ISA_AES_P(x)
#define TARGET_SHA	TARGET_ISA_SHA
#define TARGET_SHA_P(x)	TARGET_ISA_SHA_P(x)
#define TARGET_CLFLUSHOPT	TARGET_ISA_CLFLUSHOPT
#define TARGET_CLFLUSHOPT_P(x)	TARGET_ISA_CLFLUSHOPT_P(x)
#define TARGET_CLZERO	TARGET_ISA_CLZERO
#define TARGET_CLZERO_P(x)	TARGET_ISA_CLZERO_P(x)
#define TARGET_XSAVEC	TARGET_ISA_XSAVEC
#define TARGET_XSAVEC_P(x)	TARGET_ISA_XSAVEC_P(x)
#define TARGET_XSAVES	TARGET_ISA_XSAVES
#define TARGET_XSAVES_P(x)	TARGET_ISA_XSAVES_P(x)
#define TARGET_PCLMUL	TARGET_ISA_PCLMUL
#define TARGET_PCLMUL_P(x)	TARGET_ISA_PCLMUL_P(x)
#define TARGET_CMPXCHG16B	TARGET_ISA_CX16
#define TARGET_CMPXCHG16B_P(x)	TARGET_ISA_CX16_P(x)
#define TARGET_FSGSBASE	TARGET_ISA_FSGSBASE
#define TARGET_FSGSBASE_P(x)	TARGET_ISA_FSGSBASE_P(x)
#define TARGET_RDRND	TARGET_ISA_RDRND
#define TARGET_RDRND_P(x)	TARGET_ISA_RDRND_P(x)
#define TARGET_F16C	TARGET_ISA_F16C
#define TARGET_F16C_P(x)	TARGET_ISA_F16C_P(x)
#define TARGET_RTM	TARGET_ISA_RTM
#define TARGET_RTM_P(x)	TARGET_ISA_RTM_P(x)
#define TARGET_HLE	TARGET_ISA_HLE
#define TARGET_HLE_P(x)	TARGET_ISA_HLE_P(x)
#define TARGET_RDSEED	TARGET_ISA_RDSEED
#define TARGET_RDSEED_P(x)	TARGET_ISA_RDSEED_P(x)
#define TARGET_PRFCHW	TARGET_ISA_PRFCHW
#define TARGET_PRFCHW_P(x)	TARGET_ISA_PRFCHW_P(x)
#define TARGET_ADX	TARGET_ISA_ADX
#define TARGET_ADX_P(x)	TARGET_ISA_ADX_P(x)
#define TARGET_FXSR	TARGET_ISA_FXSR
#define TARGET_FXSR_P(x)	TARGET_ISA_FXSR_P(x)
#define TARGET_XSAVE	TARGET_ISA_XSAVE
#define TARGET_XSAVE_P(x)	TARGET_ISA_XSAVE_P(x)
#define TARGET_XSAVEOPT	TARGET_ISA_XSAVEOPT
#define TARGET_XSAVEOPT_P(x)	TARGET_ISA_XSAVEOPT_P(x)
#define TARGET_PREFETCHWT1	TARGET_ISA_PREFETCHWT1
#define TARGET_PREFETCHWT1_P(x)	TARGET_ISA_PREFETCHWT1_P(x)
#define TARGET_MPX	TARGET_ISA_MPX
#define TARGET_MPX_P(x)	TARGET_ISA_MPX_P(x)
#define TARGET_CLWB	TARGET_ISA_CLWB
#define TARGET_CLWB_P(x)	TARGET_ISA_CLWB_P(x)
#define TARGET_MWAITX	TARGET_ISA_MWAITX
#define TARGET_MWAITX_P(x)	TARGET_ISA_MWAITX_P(x)
#define TARGET_PKU	TARGET_ISA_PKU
#define TARGET_PKU_P(x)	TARGET_ISA_PKU_P(x)
#define TARGET_SHSTK	TARGET_ISA_SHSTK
#define TARGET_SHSTK_P(x)	TARGET_ISA_SHSTK_P(x)
#define TARGET_MOVDIRI	TARGET_ISA_MOVDIRI
#define TARGET_MOVDIRI_P(x) TARGET_ISA_MOVDIRI_P(x)
#define TARGET_MOVDIR64B	TARGET_ISA_MOVDIR64B
#define TARGET_MOVDIR64B_P(x) TARGET_ISA_MOVDIR64B_P(x)
#define TARGET_LP64	TARGET_ABI_64
#define TARGET_LP64_P(x)	TARGET_ABI_64_P(x)
#define TARGET_X32	TARGET_ABI_X32
#define TARGET_X32_P(x)	TARGET_ABI_X32_P(x)
#define TARGET_16BIT	TARGET_CODE16
#define TARGET_16BIT_P(x)	TARGET_CODE16_P(x)
#include "config/vxworks-dummy.h"
#include "config/i386/i386-opts.h"
#define MAX_STRINGOP_ALGS 4
struct stringop_algs
{
const enum stringop_alg unknown_size;
const struct stringop_strategy {
const int max;
const enum stringop_alg alg;
int noalign;
} size [MAX_STRINGOP_ALGS];
};
struct processor_costs {
const int add;		
const int lea;		
const int shift_var;		
const int shift_const;	
const int mult_init[5];	
const int mult_bit;		
const int divide[5];		
int movsx;			
int movzx;			
const int large_insn;		
const int move_ratio;		
const int movzbl_load;	
const int int_load[3];	
const int int_store[3];	
const int fp_move;		
const int fp_load[3];		
const int fp_store[3];	
const int mmx_move;		
const int mmx_load[2];	
const int mmx_store[2];	
const int xmm_move, ymm_move, 
zmm_move;
const int sse_load[5];	
const int sse_unaligned_load[5];
const int sse_store[5];	
const int sse_unaligned_store[5];
const int mmxsse_to_integer;	
const int ssemmx_to_integer;  
const int gather_static, gather_per_elt; 
const int scatter_static, scatter_per_elt; 
const int l1_cache_size;	
const int l2_cache_size;	
const int prefetch_block;	
const int simultaneous_prefetches; 
const int branch_cost;	
const int fadd;		
const int fmul;		
const int fdiv;		
const int fabs;		
const int fchs;		
const int fsqrt;		
const int sse_op;		
const int addss;		
const int mulss;		
const int mulsd;		
const int fmass;		
const int fmasd;		
const int divss;		
const int divsd;		
const int sqrtss;		
const int sqrtsd;		
const int reassoc_int, reassoc_fp, reassoc_vec_int, reassoc_vec_fp;
struct stringop_algs *memcpy, *memset;
const int cond_taken_branch_cost;    
const int cond_not_taken_branch_cost;
};
extern const struct processor_costs *ix86_cost;
extern const struct processor_costs ix86_size_cost;
#define ix86_cur_cost() \
(optimize_insn_for_size_p () ? &ix86_size_cost: ix86_cost)
#ifndef TARGET_CPU_DEFAULT
#define TARGET_CPU_DEFAULT PROCESSOR_GENERIC
#endif
#ifndef TARGET_FPMATH_DEFAULT
#define TARGET_FPMATH_DEFAULT \
(TARGET_64BIT && TARGET_SSE ? FPMATH_SSE : FPMATH_387)
#endif
#ifndef TARGET_FPMATH_DEFAULT_P
#define TARGET_FPMATH_DEFAULT_P(x) \
(TARGET_64BIT_P(x) && TARGET_SSE_P(x) ? FPMATH_SSE : FPMATH_387)
#endif
#define TARGET_FLOAT_RETURNS_IN_80387 \
(TARGET_FLOAT_RETURNS && TARGET_80387 && !TARGET_IAMCU)
#define TARGET_FLOAT_RETURNS_IN_80387_P(x) \
(TARGET_FLOAT_RETURNS_P(x) && TARGET_80387_P(x) && !TARGET_IAMCU_P(x))
#ifdef IN_LIBGCC2
#undef TARGET_64BIT
#ifdef __x86_64__
#define TARGET_64BIT 1
#else
#define TARGET_64BIT 0
#endif
#else
#ifndef TARGET_BI_ARCH
#undef TARGET_64BIT
#undef TARGET_64BIT_P
#if TARGET_64BIT_DEFAULT
#define TARGET_64BIT 1
#define TARGET_64BIT_P(x) 1
#else
#define TARGET_64BIT 0
#define TARGET_64BIT_P(x) 0
#endif
#endif
#endif
#define HAS_LONG_COND_BRANCH 1
#define HAS_LONG_UNCOND_BRANCH 1
#define TARGET_386 (ix86_tune == PROCESSOR_I386)
#define TARGET_486 (ix86_tune == PROCESSOR_I486)
#define TARGET_PENTIUM (ix86_tune == PROCESSOR_PENTIUM)
#define TARGET_PENTIUMPRO (ix86_tune == PROCESSOR_PENTIUMPRO)
#define TARGET_GEODE (ix86_tune == PROCESSOR_GEODE)
#define TARGET_K6 (ix86_tune == PROCESSOR_K6)
#define TARGET_ATHLON (ix86_tune == PROCESSOR_ATHLON)
#define TARGET_PENTIUM4 (ix86_tune == PROCESSOR_PENTIUM4)
#define TARGET_K8 (ix86_tune == PROCESSOR_K8)
#define TARGET_ATHLON_K8 (TARGET_K8 || TARGET_ATHLON)
#define TARGET_NOCONA (ix86_tune == PROCESSOR_NOCONA)
#define TARGET_CORE2 (ix86_tune == PROCESSOR_CORE2)
#define TARGET_NEHALEM (ix86_tune == PROCESSOR_NEHALEM)
#define TARGET_SANDYBRIDGE (ix86_tune == PROCESSOR_SANDYBRIDGE)
#define TARGET_HASWELL (ix86_tune == PROCESSOR_HASWELL)
#define TARGET_BONNELL (ix86_tune == PROCESSOR_BONNELL)
#define TARGET_SILVERMONT (ix86_tune == PROCESSOR_SILVERMONT)
#define TARGET_KNL (ix86_tune == PROCESSOR_KNL)
#define TARGET_KNM (ix86_tune == PROCESSOR_KNM)
#define TARGET_SKYLAKE (ix86_tune == PROCESSOR_SKYLAKE)
#define TARGET_SKYLAKE_AVX512 (ix86_tune == PROCESSOR_SKYLAKE_AVX512)
#define TARGET_CANNONLAKE (ix86_tune == PROCESSOR_CANNONLAKE)
#define TARGET_ICELAKE_CLIENT (ix86_tune == PROCESSOR_ICELAKE_CLIENT)
#define TARGET_ICELAKE_SERVER (ix86_tune == PROCESSOR_ICELAKE_SERVER)
#define TARGET_INTEL (ix86_tune == PROCESSOR_INTEL)
#define TARGET_GENERIC (ix86_tune == PROCESSOR_GENERIC)
#define TARGET_AMDFAM10 (ix86_tune == PROCESSOR_AMDFAM10)
#define TARGET_BDVER1 (ix86_tune == PROCESSOR_BDVER1)
#define TARGET_BDVER2 (ix86_tune == PROCESSOR_BDVER2)
#define TARGET_BDVER3 (ix86_tune == PROCESSOR_BDVER3)
#define TARGET_BDVER4 (ix86_tune == PROCESSOR_BDVER4)
#define TARGET_BTVER1 (ix86_tune == PROCESSOR_BTVER1)
#define TARGET_BTVER2 (ix86_tune == PROCESSOR_BTVER2)
#define TARGET_ZNVER1 (ix86_tune == PROCESSOR_ZNVER1)
enum ix86_tune_indices {
#undef DEF_TUNE
#define DEF_TUNE(tune, name, selector) tune,
#include "x86-tune.def"
#undef DEF_TUNE
X86_TUNE_LAST
};
extern unsigned char ix86_tune_features[X86_TUNE_LAST];
#define TARGET_USE_LEAVE	ix86_tune_features[X86_TUNE_USE_LEAVE]
#define TARGET_PUSH_MEMORY	ix86_tune_features[X86_TUNE_PUSH_MEMORY]
#define TARGET_ZERO_EXTEND_WITH_AND \
ix86_tune_features[X86_TUNE_ZERO_EXTEND_WITH_AND]
#define TARGET_UNROLL_STRLEN	ix86_tune_features[X86_TUNE_UNROLL_STRLEN]
#define TARGET_BRANCH_PREDICTION_HINTS \
ix86_tune_features[X86_TUNE_BRANCH_PREDICTION_HINTS]
#define TARGET_DOUBLE_WITH_ADD	ix86_tune_features[X86_TUNE_DOUBLE_WITH_ADD]
#define TARGET_USE_SAHF		ix86_tune_features[X86_TUNE_USE_SAHF]
#define TARGET_MOVX		ix86_tune_features[X86_TUNE_MOVX]
#define TARGET_PARTIAL_REG_STALL ix86_tune_features[X86_TUNE_PARTIAL_REG_STALL]
#define TARGET_PARTIAL_FLAG_REG_STALL \
ix86_tune_features[X86_TUNE_PARTIAL_FLAG_REG_STALL]
#define TARGET_LCP_STALL \
ix86_tune_features[X86_TUNE_LCP_STALL]
#define TARGET_USE_HIMODE_FIOP	ix86_tune_features[X86_TUNE_USE_HIMODE_FIOP]
#define TARGET_USE_SIMODE_FIOP	ix86_tune_features[X86_TUNE_USE_SIMODE_FIOP]
#define TARGET_USE_MOV0		ix86_tune_features[X86_TUNE_USE_MOV0]
#define TARGET_USE_CLTD		ix86_tune_features[X86_TUNE_USE_CLTD]
#define TARGET_USE_XCHGB	ix86_tune_features[X86_TUNE_USE_XCHGB]
#define TARGET_SPLIT_LONG_MOVES	ix86_tune_features[X86_TUNE_SPLIT_LONG_MOVES]
#define TARGET_READ_MODIFY_WRITE ix86_tune_features[X86_TUNE_READ_MODIFY_WRITE]
#define TARGET_READ_MODIFY	ix86_tune_features[X86_TUNE_READ_MODIFY]
#define TARGET_PROMOTE_QImode	ix86_tune_features[X86_TUNE_PROMOTE_QIMODE]
#define TARGET_FAST_PREFIX	ix86_tune_features[X86_TUNE_FAST_PREFIX]
#define TARGET_SINGLE_STRINGOP	ix86_tune_features[X86_TUNE_SINGLE_STRINGOP]
#define TARGET_MISALIGNED_MOVE_STRING_PRO_EPILOGUES \
ix86_tune_features[X86_TUNE_MISALIGNED_MOVE_STRING_PRO_EPILOGUES]
#define TARGET_QIMODE_MATH	ix86_tune_features[X86_TUNE_QIMODE_MATH]
#define TARGET_HIMODE_MATH	ix86_tune_features[X86_TUNE_HIMODE_MATH]
#define TARGET_PROMOTE_QI_REGS	ix86_tune_features[X86_TUNE_PROMOTE_QI_REGS]
#define TARGET_PROMOTE_HI_REGS	ix86_tune_features[X86_TUNE_PROMOTE_HI_REGS]
#define TARGET_SINGLE_POP	ix86_tune_features[X86_TUNE_SINGLE_POP]
#define TARGET_DOUBLE_POP	ix86_tune_features[X86_TUNE_DOUBLE_POP]
#define TARGET_SINGLE_PUSH	ix86_tune_features[X86_TUNE_SINGLE_PUSH]
#define TARGET_DOUBLE_PUSH	ix86_tune_features[X86_TUNE_DOUBLE_PUSH]
#define TARGET_INTEGER_DFMODE_MOVES \
ix86_tune_features[X86_TUNE_INTEGER_DFMODE_MOVES]
#define TARGET_PARTIAL_REG_DEPENDENCY \
ix86_tune_features[X86_TUNE_PARTIAL_REG_DEPENDENCY]
#define TARGET_SSE_PARTIAL_REG_DEPENDENCY \
ix86_tune_features[X86_TUNE_SSE_PARTIAL_REG_DEPENDENCY]
#define TARGET_SSE_UNALIGNED_LOAD_OPTIMAL \
ix86_tune_features[X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL]
#define TARGET_SSE_UNALIGNED_STORE_OPTIMAL \
ix86_tune_features[X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL]
#define TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL \
ix86_tune_features[X86_TUNE_SSE_PACKED_SINGLE_INSN_OPTIMAL]
#define TARGET_SSE_SPLIT_REGS	ix86_tune_features[X86_TUNE_SSE_SPLIT_REGS]
#define TARGET_SSE_TYPELESS_STORES \
ix86_tune_features[X86_TUNE_SSE_TYPELESS_STORES]
#define TARGET_SSE_LOAD0_BY_PXOR ix86_tune_features[X86_TUNE_SSE_LOAD0_BY_PXOR]
#define TARGET_MEMORY_MISMATCH_STALL \
ix86_tune_features[X86_TUNE_MEMORY_MISMATCH_STALL]
#define TARGET_PROLOGUE_USING_MOVE \
ix86_tune_features[X86_TUNE_PROLOGUE_USING_MOVE]
#define TARGET_EPILOGUE_USING_MOVE \
ix86_tune_features[X86_TUNE_EPILOGUE_USING_MOVE]
#define TARGET_SHIFT1		ix86_tune_features[X86_TUNE_SHIFT1]
#define TARGET_USE_FFREEP	ix86_tune_features[X86_TUNE_USE_FFREEP]
#define TARGET_INTER_UNIT_MOVES_TO_VEC \
ix86_tune_features[X86_TUNE_INTER_UNIT_MOVES_TO_VEC]
#define TARGET_INTER_UNIT_MOVES_FROM_VEC \
ix86_tune_features[X86_TUNE_INTER_UNIT_MOVES_FROM_VEC]
#define TARGET_INTER_UNIT_CONVERSIONS \
ix86_tune_features[X86_TUNE_INTER_UNIT_CONVERSIONS]
#define TARGET_FOUR_JUMP_LIMIT	ix86_tune_features[X86_TUNE_FOUR_JUMP_LIMIT]
#define TARGET_SCHEDULE		ix86_tune_features[X86_TUNE_SCHEDULE]
#define TARGET_USE_BT		ix86_tune_features[X86_TUNE_USE_BT]
#define TARGET_USE_INCDEC	ix86_tune_features[X86_TUNE_USE_INCDEC]
#define TARGET_PAD_RETURNS	ix86_tune_features[X86_TUNE_PAD_RETURNS]
#define TARGET_PAD_SHORT_FUNCTION \
ix86_tune_features[X86_TUNE_PAD_SHORT_FUNCTION]
#define TARGET_EXT_80387_CONSTANTS \
ix86_tune_features[X86_TUNE_EXT_80387_CONSTANTS]
#define TARGET_AVOID_VECTOR_DECODE \
ix86_tune_features[X86_TUNE_AVOID_VECTOR_DECODE]
#define TARGET_TUNE_PROMOTE_HIMODE_IMUL \
ix86_tune_features[X86_TUNE_PROMOTE_HIMODE_IMUL]
#define TARGET_SLOW_IMUL_IMM32_MEM \
ix86_tune_features[X86_TUNE_SLOW_IMUL_IMM32_MEM]
#define TARGET_SLOW_IMUL_IMM8	ix86_tune_features[X86_TUNE_SLOW_IMUL_IMM8]
#define	TARGET_MOVE_M1_VIA_OR	ix86_tune_features[X86_TUNE_MOVE_M1_VIA_OR]
#define TARGET_NOT_UNPAIRABLE	ix86_tune_features[X86_TUNE_NOT_UNPAIRABLE]
#define TARGET_NOT_VECTORMODE	ix86_tune_features[X86_TUNE_NOT_VECTORMODE]
#define TARGET_USE_VECTOR_FP_CONVERTS \
ix86_tune_features[X86_TUNE_USE_VECTOR_FP_CONVERTS]
#define TARGET_USE_VECTOR_CONVERTS \
ix86_tune_features[X86_TUNE_USE_VECTOR_CONVERTS]
#define TARGET_SLOW_PSHUFB \
ix86_tune_features[X86_TUNE_SLOW_PSHUFB]
#define TARGET_AVOID_4BYTE_PREFIXES \
ix86_tune_features[X86_TUNE_AVOID_4BYTE_PREFIXES]
#define TARGET_USE_GATHER \
ix86_tune_features[X86_TUNE_USE_GATHER]
#define TARGET_FUSE_CMP_AND_BRANCH_32 \
ix86_tune_features[X86_TUNE_FUSE_CMP_AND_BRANCH_32]
#define TARGET_FUSE_CMP_AND_BRANCH_64 \
ix86_tune_features[X86_TUNE_FUSE_CMP_AND_BRANCH_64]
#define TARGET_FUSE_CMP_AND_BRANCH \
(TARGET_64BIT ? TARGET_FUSE_CMP_AND_BRANCH_64 \
: TARGET_FUSE_CMP_AND_BRANCH_32)
#define TARGET_FUSE_CMP_AND_BRANCH_SOFLAGS \
ix86_tune_features[X86_TUNE_FUSE_CMP_AND_BRANCH_SOFLAGS]
#define TARGET_FUSE_ALU_AND_BRANCH \
ix86_tune_features[X86_TUNE_FUSE_ALU_AND_BRANCH]
#define TARGET_OPT_AGU ix86_tune_features[X86_TUNE_OPT_AGU]
#define TARGET_AVOID_LEA_FOR_ADDR \
ix86_tune_features[X86_TUNE_AVOID_LEA_FOR_ADDR]
#define TARGET_SOFTWARE_PREFETCHING_BENEFICIAL \
ix86_tune_features[X86_TUNE_SOFTWARE_PREFETCHING_BENEFICIAL]
#define TARGET_AVX128_OPTIMAL \
ix86_tune_features[X86_TUNE_AVX128_OPTIMAL]
#define TARGET_GENERAL_REGS_SSE_SPILL \
ix86_tune_features[X86_TUNE_GENERAL_REGS_SSE_SPILL]
#define TARGET_AVOID_MEM_OPND_FOR_CMOVE \
ix86_tune_features[X86_TUNE_AVOID_MEM_OPND_FOR_CMOVE]
#define TARGET_SPLIT_MEM_OPND_FOR_FP_CONVERTS \
ix86_tune_features[X86_TUNE_SPLIT_MEM_OPND_FOR_FP_CONVERTS]
#define TARGET_ADJUST_UNROLL \
ix86_tune_features[X86_TUNE_ADJUST_UNROLL]
#define TARGET_AVOID_FALSE_DEP_FOR_BMI \
ix86_tune_features[X86_TUNE_AVOID_FALSE_DEP_FOR_BMI]
#define TARGET_ONE_IF_CONV_INSN \
ix86_tune_features[X86_TUNE_ONE_IF_CONV_INSN]
#define TARGET_EMIT_VZEROUPPER \
ix86_tune_features[X86_TUNE_EMIT_VZEROUPPER]
enum ix86_arch_indices {
X86_ARCH_CMOV,
X86_ARCH_CMPXCHG,
X86_ARCH_CMPXCHG8B,
X86_ARCH_XADD,
X86_ARCH_BSWAP,
X86_ARCH_LAST
};
extern unsigned char ix86_arch_features[X86_ARCH_LAST];
#define TARGET_CMOV		ix86_arch_features[X86_ARCH_CMOV]
#define TARGET_CMPXCHG		ix86_arch_features[X86_ARCH_CMPXCHG]
#define TARGET_CMPXCHG8B	ix86_arch_features[X86_ARCH_CMPXCHG8B]
#define TARGET_XADD		ix86_arch_features[X86_ARCH_XADD]
#define TARGET_BSWAP		ix86_arch_features[X86_ARCH_BSWAP]
#define TARGET_CMOVE		(TARGET_CMOV || TARGET_SSE || TARGET_RDRND)
#define TARGET_FISTTP		(TARGET_SSE3 && TARGET_80387)
extern unsigned char x86_prefetch_sse;
#define TARGET_PREFETCH_SSE	x86_prefetch_sse
#define ASSEMBLER_DIALECT	(ix86_asm_dialect)
#define TARGET_SSE_MATH		((ix86_fpmath & FPMATH_SSE) != 0)
#define TARGET_MIX_SSE_I387 \
((ix86_fpmath & (FPMATH_SSE | FPMATH_387)) == (FPMATH_SSE | FPMATH_387))
#define TARGET_HARD_SF_REGS	(TARGET_80387 || TARGET_MMX || TARGET_SSE)
#define TARGET_HARD_DF_REGS	(TARGET_80387 || TARGET_SSE)
#define TARGET_HARD_XF_REGS	(TARGET_80387)
#define TARGET_GNU_TLS		(ix86_tls_dialect == TLS_DIALECT_GNU)
#define TARGET_GNU2_TLS		(ix86_tls_dialect == TLS_DIALECT_GNU2)
#define TARGET_ANY_GNU_TLS	(TARGET_GNU_TLS || TARGET_GNU2_TLS)
#define TARGET_SUN_TLS		0
#ifndef TARGET_64BIT_DEFAULT
#define TARGET_64BIT_DEFAULT 0
#endif
#ifndef TARGET_TLS_DIRECT_SEG_REFS_DEFAULT
#define TARGET_TLS_DIRECT_SEG_REFS_DEFAULT 0
#endif
#define TARGET_SSP_GLOBAL_GUARD (ix86_stack_protector_guard == SSP_GLOBAL)
#define TARGET_SSP_TLS_GUARD    (ix86_stack_protector_guard == SSP_TLS)
extern tree x86_mfence;
#define FENCE_FOLLOWING_MOVNT x86_mfence
#define TARGET_DEFAULT 0
#define TARGET_SUBTARGET_DEFAULT 0
#define TARGET_SUBTARGET_ISA_DEFAULT 0
#define TARGET_SUBTARGET32_DEFAULT 0
#define TARGET_SUBTARGET32_ISA_DEFAULT 0
#define TARGET_SUBTARGET64_DEFAULT 0
#define TARGET_SUBTARGET64_ISA_DEFAULT 0
#define TARGET_MACHO 0
#define TARGET_MACHO_BRANCH_ISLANDS 0
#define MACHOPIC_ATT_STUB 0
#define MACHO_DYNAMIC_NO_PIC_P 0
#define MACHOPIC_INDIRECT 0
#define MACHOPIC_PURE 0
#define TARGET_RDOS 0
#define TARGET_64BIT_MS_ABI (TARGET_64BIT && ix86_cfun_abi () == MS_ABI)
#define TARGET_32BIT_MS_ABI (!TARGET_64BIT && ix86_cfun_abi () == MS_ABI)
#define TARGET_SEH 0
#define DEFAULT_ABI SYSV_ABI
#define DEFAULT_TLS_SEG_REG \
(TARGET_64BIT ? ADDR_SPACE_SEG_FS : ADDR_SPACE_SEG_GS)
#define TARGET_96_ROUND_53_LONG_DOUBLE 0
#if defined(__i386__) || defined(__x86_64__)
extern const char *host_detect_local_cpu (int argc, const char **argv);
#define EXTRA_SPEC_FUNCTIONS \
{ "local_cpu_detect", host_detect_local_cpu },
#define HAVE_LOCAL_CPU_DETECT
#endif
#if TARGET_64BIT_DEFAULT
#define OPT_ARCH64 "!m32"
#define OPT_ARCH32 "m32"
#else
#define OPT_ARCH64 "m64|mx32"
#define OPT_ARCH32 "m64|mx32:;"
#endif
#define OPTION_DEFAULT_SPECS					   \
{"tune", "%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}" }, \
{"tune_32", "%{" OPT_ARCH32 ":%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}}" }, \
{"tune_64", "%{" OPT_ARCH64 ":%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}}" }, \
{"cpu", "%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}" },  \
{"cpu_32", "%{" OPT_ARCH32 ":%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}}" }, \
{"cpu_64", "%{" OPT_ARCH64 ":%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}}" }, \
{"arch", "%{!march=*:-march=%(VALUE)}"},			   \
{"arch_32", "%{" OPT_ARCH32 ":%{!march=*:-march=%(VALUE)}}"},	   \
{"arch_64", "%{" OPT_ARCH64 ":%{!march=*:-march=%(VALUE)}}"},
#ifndef CC1_CPU_SPEC
#define CC1_CPU_SPEC_1 ""
#ifndef HAVE_LOCAL_CPU_DETECT
#define CC1_CPU_SPEC CC1_CPU_SPEC_1
#else
#define CC1_CPU_SPEC CC1_CPU_SPEC_1 \
"%{march=native:%>march=native %:local_cpu_detect(arch) \
%{!mtune=*:%>mtune=native %:local_cpu_detect(tune)}} \
%{mtune=native:%>mtune=native %:local_cpu_detect(tune)}"
#endif
#endif

#define TARGET_CPU_CPP_BUILTINS() ix86_target_macros ()
#define REGISTER_TARGET_PRAGMAS() ix86_register_pragmas ()
#ifndef CC1_SPEC
#define CC1_SPEC "%(cc1_cpu) "
#endif
#ifndef SUBTARGET_EXTRA_SPECS
#define SUBTARGET_EXTRA_SPECS
#endif
#define EXTRA_SPECS							\
{ "cc1_cpu",  CC1_CPU_SPEC },						\
SUBTARGET_EXTRA_SPECS

#define X87_ENABLE_ARITH(MODE)				\
(flag_unsafe_math_optimizations			\
|| flag_excess_precision == EXCESS_PRECISION_FAST	\
|| (MODE) == XFmode)
#define X87_ENABLE_FLOAT(MODE, IMODE)			\
(flag_unsafe_math_optimizations			\
|| flag_excess_precision == EXCESS_PRECISION_FAST	\
|| (MODE) == XFmode					\
|| ((MODE) == DFmode && (IMODE) == SImode)		\
|| (IMODE) == HImode)
#define SHORT_TYPE_SIZE 16
#define INT_TYPE_SIZE 32
#define LONG_TYPE_SIZE (TARGET_X32 ? 32 : BITS_PER_WORD)
#define POINTER_SIZE (TARGET_X32 ? 32 : BITS_PER_WORD)
#define LONG_LONG_TYPE_SIZE 64
#define FLOAT_TYPE_SIZE 32
#define DOUBLE_TYPE_SIZE 64
#define LONG_DOUBLE_TYPE_SIZE \
(TARGET_LONG_DOUBLE_64 ? 64 : (TARGET_LONG_DOUBLE_128 ? 128 : 80))
#define WIDEST_HARDWARE_FP_SIZE 80
#if defined (TARGET_BI_ARCH) || TARGET_64BIT_DEFAULT
#define MAX_BITS_PER_WORD 64
#else
#define MAX_BITS_PER_WORD 32
#endif
#define BITS_BIG_ENDIAN 0
#define BYTES_BIG_ENDIAN 0
#define WORDS_BIG_ENDIAN 0
#define UNITS_PER_WORD		(TARGET_64BIT ? 8 : 4)
#ifndef IN_LIBGCC2
#define MIN_UNITS_PER_WORD	4
#endif
#define PARM_BOUNDARY BITS_PER_WORD
#define STACK_BOUNDARY (TARGET_64BIT_MS_ABI ? 128 : BITS_PER_WORD)
#define MAIN_STACK_BOUNDARY (TARGET_64BIT ? 128 : 32)
#define MIN_STACK_BOUNDARY BITS_PER_WORD
#define PREFERRED_STACK_BOUNDARY ix86_preferred_stack_boundary
#define PREFERRED_STACK_BOUNDARY_DEFAULT \
(TARGET_IAMCU ? MIN_STACK_BOUNDARY : 128)
#define STACK_REALIGN_DEFAULT 0
#define INCOMING_STACK_BOUNDARY ix86_incoming_stack_boundary
#define SEH_MAX_FRAME_SIZE ((2U << 30) - 256)
#define TARGET_KEEPS_VECTOR_ALIGNED_STACK TARGET_64BIT
#define FUNCTION_BOUNDARY 8
#define TARGET_PTRMEMFUNC_VBIT_LOCATION ptrmemfunc_vbit_in_pfn
#define BIGGEST_ALIGNMENT \
(TARGET_IAMCU ? 32 : (TARGET_AVX512F ? 512 : (TARGET_AVX ? 256 : 128)))
#define MAX_STACK_ALIGNMENT MAX_OFILE_ALIGNMENT
#define ATTRIBUTE_ALIGNED_VALUE (TARGET_IAMCU ? 32 : 128)
#define ALIGN_MODE_128(MODE) \
((MODE) == XFmode || SSE_REG_MODE_P (MODE))
#ifdef IN_TARGET_LIBS
#ifdef __x86_64__
#define BIGGEST_FIELD_ALIGNMENT 128
#else
#define BIGGEST_FIELD_ALIGNMENT 32
#endif
#else
#define ADJUST_FIELD_ALIGN(FIELD, TYPE, COMPUTED) \
x86_field_alignment ((TYPE), (COMPUTED))
#endif
#define DATA_ALIGNMENT(TYPE, ALIGN) \
ix86_data_alignment ((TYPE), (ALIGN), true)
#define DATA_ABI_ALIGNMENT(TYPE, ALIGN) \
ix86_data_alignment ((TYPE), (ALIGN), false)
#define LOCAL_ALIGNMENT(TYPE, ALIGN) \
ix86_local_alignment ((TYPE), VOIDmode, (ALIGN))
#define STACK_SLOT_ALIGNMENT(TYPE, MODE, ALIGN) \
ix86_local_alignment ((TYPE), (MODE), (ALIGN))
#define LOCAL_DECL_ALIGNMENT(DECL) \
ix86_local_alignment ((DECL), VOIDmode, DECL_ALIGN (DECL))
#define MINIMUM_ALIGNMENT(EXP, MODE, ALIGN) \
ix86_minimum_alignment ((EXP), (MODE), (ALIGN))
#define STRICT_ALIGNMENT 0
#define PCC_BITFIELD_TYPE_MATTERS 1

#define STACK_REGS
#define IS_STACK_MODE(MODE)				\
(X87_FLOAT_MODE_P (MODE)				\
&& (!(SSE_FLOAT_MODE_P (MODE) && TARGET_SSE_MATH)	\
|| TARGET_MIX_SSE_I387))
#define FIRST_PSEUDO_REGISTER FIRST_PSEUDO_REG
#define DWARF_FRAME_REGISTERS 17
#define FIXED_REGISTERS						\
\
{  0, 0, 0, 0, 0, 0, 0, 1, 0,  0,  0,  0,  0,  0,  0,  0,	\
\
1,    1,   1,   1,    1,					\
\
0,   0,   0,   0,   0,   0,   0,   0,			\
\
0,   0,   0,   0,   0,   0,   0,   0,			\
\
0,   0,   0,   0,   0,   0,   0,   0,			\
\
0,   0,    0,    0,    0,    0,    0,    0,		\
\
0,   0,    0,    0,    0,    0,    0,    0,		\
\
0,   0,    0,    0,    0,    0,    0,    0,		\
\
0,  0,   0,  0,  0,  0,  0,  0,				\
\
0,  0,  0,  0 }
#define CALL_USED_REGISTERS_MASK(IS_64BIT_MS_ABI) \
((IS_64BIT_MS_ABI) ? (1 << 3) : TARGET_64BIT ? (1 << 2) : (1 << 1))
#define CALL_USED_REGISTERS					\
\
{  1, 1, 1, 0, 4, 4, 0, 1, 1,  1,  1,  1,  1,  1,  1,  1,	\
\
1,   1,    1,   1,    1,					\
\
1,   1,   1,   1,   1,   1,   6,   6,			\
\
1,   1,   1,   1,   1,   1,   1,   1,			\
\
1,   1,   1,   1,   2,   2,   2,   2,			\
\
6,   6,    6,    6,    6,    6,    6,    6,		\
\
6,    6,     6,    6,    6,    6,    6,    6,		\
\
6,    6,     6,    6,    6,    6,    6,    6,		\
\
1,   1,   1,   1,   1,   1,   1,   1,			\
\
1,  1,  1,  1 }
#define REG_ALLOC_ORDER 					\
{  0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17,\
18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32,	\
33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47,  \
48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62,	\
63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77,  \
78, 79, 80 }
#define ADJUST_REG_ALLOC_ORDER x86_order_regs_for_local_alloc ()
#define OVERRIDE_ABI_FORMAT(FNDECL) ix86_call_abi_override (FNDECL)
#define HARD_REGNO_NREGS_HAS_PADDING(REGNO, MODE)			\
(TARGET_128BIT_LONG_DOUBLE && !TARGET_64BIT				\
&& GENERAL_REGNO_P (REGNO)						\
&& ((MODE) == XFmode || (MODE) == XCmode))
#define HARD_REGNO_NREGS_WITH_PADDING(REGNO, MODE) ((MODE) == XFmode ? 4 : 8)
#define VALID_AVX256_REG_MODE(MODE)					\
((MODE) == V32QImode || (MODE) == V16HImode || (MODE) == V8SImode	\
|| (MODE) == V4DImode || (MODE) == V2TImode || (MODE) == V8SFmode	\
|| (MODE) == V4DFmode)
#define VALID_AVX256_REG_OR_OI_MODE(MODE)		\
(VALID_AVX256_REG_MODE (MODE) || (MODE) == OImode)
#define VALID_AVX512F_SCALAR_MODE(MODE)					\
((MODE) == DImode || (MODE) == DFmode || (MODE) == SImode		\
|| (MODE) == SFmode)
#define VALID_AVX512F_REG_MODE(MODE)					\
((MODE) == V8DImode || (MODE) == V8DFmode || (MODE) == V64QImode	\
|| (MODE) == V16SImode || (MODE) == V16SFmode || (MODE) == V32HImode \
|| (MODE) == V4TImode)
#define VALID_AVX512F_REG_OR_XI_MODE(MODE)				\
(VALID_AVX512F_REG_MODE (MODE) || (MODE) == XImode)
#define VALID_AVX512VL_128_REG_MODE(MODE)				\
((MODE) == V2DImode || (MODE) == V2DFmode || (MODE) == V16QImode	\
|| (MODE) == V4SImode || (MODE) == V4SFmode || (MODE) == V8HImode	\
|| (MODE) == TFmode || (MODE) == V1TImode)
#define VALID_SSE2_REG_MODE(MODE)					\
((MODE) == V16QImode || (MODE) == V8HImode || (MODE) == V2DFmode	\
|| (MODE) == V2DImode || (MODE) == DFmode)
#define VALID_SSE_REG_MODE(MODE)					\
((MODE) == V1TImode || (MODE) == TImode				\
|| (MODE) == V4SFmode || (MODE) == V4SImode				\
|| (MODE) == SFmode || (MODE) == TFmode)
#define VALID_MMX_REG_MODE_3DNOW(MODE) \
((MODE) == V2SFmode || (MODE) == SFmode)
#define VALID_MMX_REG_MODE(MODE)					\
((MODE == V1DImode) || (MODE) == DImode				\
|| (MODE) == V2SImode || (MODE) == SImode				\
|| (MODE) == V4HImode || (MODE) == V8QImode)
#define VALID_MASK_REG_MODE(MODE) ((MODE) == HImode || (MODE) == QImode)
#define VALID_MASK_AVX512BW_MODE(MODE) ((MODE) == SImode || (MODE) == DImode)
#define VALID_BND_REG_MODE(MODE) \
(TARGET_64BIT ? (MODE) == BND64mode : (MODE) == BND32mode)
#define VALID_DFP_MODE_P(MODE) \
((MODE) == SDmode || (MODE) == DDmode || (MODE) == TDmode)
#define VALID_FP_MODE_P(MODE)						\
((MODE) == SFmode || (MODE) == DFmode || (MODE) == XFmode		\
|| (MODE) == SCmode || (MODE) == DCmode || (MODE) == XCmode)		\
#define VALID_INT_MODE_P(MODE)						\
((MODE) == QImode || (MODE) == HImode || (MODE) == SImode		\
|| (MODE) == DImode							\
|| (MODE) == CQImode || (MODE) == CHImode || (MODE) == CSImode	\
|| (MODE) == CDImode							\
|| (TARGET_64BIT && ((MODE) == TImode || (MODE) == CTImode		\
|| (MODE) == TFmode || (MODE) == TCmode)))
#define SSE_REG_MODE_P(MODE)						\
((MODE) == V1TImode || (MODE) == TImode || (MODE) == V16QImode	\
|| (MODE) == TFmode || (MODE) == V8HImode || (MODE) == V2DFmode	\
|| (MODE) == V2DImode || (MODE) == V4SFmode || (MODE) == V4SImode	\
|| (MODE) == V32QImode || (MODE) == V16HImode || (MODE) == V8SImode	\
|| (MODE) == V4DImode || (MODE) == V8SFmode || (MODE) == V4DFmode	\
|| (MODE) == V2TImode || (MODE) == V8DImode || (MODE) == V64QImode	\
|| (MODE) == V16SImode || (MODE) == V32HImode || (MODE) == V8DFmode	\
|| (MODE) == V16SFmode)
#define X87_FLOAT_MODE_P(MODE)	\
(TARGET_80387 && ((MODE) == SFmode || (MODE) == DFmode || (MODE) == XFmode))
#define SSE_FLOAT_MODE_P(MODE) \
((TARGET_SSE && (MODE) == SFmode) || (TARGET_SSE2 && (MODE) == DFmode))
#define FMA4_VEC_FLOAT_MODE_P(MODE) \
(TARGET_FMA4 && ((MODE) == V4SFmode || (MODE) == V2DFmode \
|| (MODE) == V8SFmode || (MODE) == V4DFmode))
#define AVOID_CCMODE_COPIES
#define HARD_REGNO_CALLER_SAVE_MODE(REGNO, NREGS, MODE)			\
(CC_REGNO_P (REGNO) ? VOIDmode					\
: (MODE) == VOIDmode && (NREGS) != 1 ? VOIDmode			\
: (MODE) == VOIDmode ? choose_hard_reg_mode ((REGNO), (NREGS), false) \
: (MODE) == HImode && !((GENERAL_REGNO_P (REGNO)			\
&& TARGET_PARTIAL_REG_STALL)		\
|| MASK_REGNO_P (REGNO)) ? SImode		\
: (MODE) == QImode && !(ANY_QI_REGNO_P (REGNO)			\
|| MASK_REGNO_P (REGNO)) ? SImode		\
: (MODE))
#define ARG_POINTER_REGNUM ARGP_REG
#define STACK_POINTER_REGNUM SP_REG
#define FRAME_POINTER_REGNUM FRAME_REG
#define HARD_FRAME_POINTER_REGNUM BP_REG
#define FIRST_INT_REG AX_REG
#define LAST_INT_REG  SP_REG
#define FIRST_QI_REG AX_REG
#define LAST_QI_REG  BX_REG
#define FIRST_STACK_REG ST0_REG
#define LAST_STACK_REG  ST7_REG
#define FIRST_SSE_REG XMM0_REG
#define LAST_SSE_REG  XMM7_REG
#define FIRST_MMX_REG  MM0_REG
#define LAST_MMX_REG   MM7_REG
#define FIRST_REX_INT_REG  R8_REG
#define LAST_REX_INT_REG   R15_REG
#define FIRST_REX_SSE_REG  XMM8_REG
#define LAST_REX_SSE_REG   XMM15_REG
#define FIRST_EXT_REX_SSE_REG  XMM16_REG
#define LAST_EXT_REX_SSE_REG   XMM31_REG
#define FIRST_MASK_REG  MASK0_REG
#define LAST_MASK_REG   MASK7_REG
#define FIRST_BND_REG  BND0_REG
#define LAST_BND_REG   BND3_REG
#ifndef SUBTARGET_FRAME_POINTER_REQUIRED
#define SUBTARGET_FRAME_POINTER_REQUIRED 0
#endif
#define SETUP_FRAME_ADDRESSES()  ix86_setup_frame_addresses ()
#define REAL_PIC_OFFSET_TABLE_REGNUM  (TARGET_64BIT ? R15_REG : BX_REG)
#define PIC_OFFSET_TABLE_REGNUM						\
(ix86_use_pseudo_pic_reg ()						\
? (pic_offset_table_rtx						\
? INVALID_REGNUM							\
: REAL_PIC_OFFSET_TABLE_REGNUM)					\
: INVALID_REGNUM)
#define GOT_SYMBOL_NAME "_GLOBAL_OFFSET_TABLE_"
#define MS_AGGREGATE_RETURN 0
#define KEEP_AGGREGATE_RETURN_POINTER 0

enum reg_class
{
NO_REGS,
AREG, DREG, CREG, BREG, SIREG, DIREG,
AD_REGS,			
CLOBBERED_REGS,		
Q_REGS,			
NON_Q_REGS,			
TLS_GOTBASE_REGS,		
INDEX_REGS,			
LEGACY_REGS,			
GENERAL_REGS,			
FP_TOP_REG, FP_SECOND_REG,	
FLOAT_REGS,
SSE_FIRST_REG,
NO_REX_SSE_REGS,
SSE_REGS,
EVEX_SSE_REGS,
BND_REGS,
ALL_SSE_REGS,
MMX_REGS,
FP_TOP_SSE_REGS,
FP_SECOND_SSE_REGS,
FLOAT_SSE_REGS,
FLOAT_INT_REGS,
INT_SSE_REGS,
FLOAT_INT_SSE_REGS,
MASK_EVEX_REGS,
MASK_REGS,
MOD4_SSE_REGS,
ALL_REGS, LIM_REG_CLASSES
};
#define N_REG_CLASSES ((int) LIM_REG_CLASSES)
#define INTEGER_CLASS_P(CLASS) \
reg_class_subset_p ((CLASS), GENERAL_REGS)
#define FLOAT_CLASS_P(CLASS) \
reg_class_subset_p ((CLASS), FLOAT_REGS)
#define SSE_CLASS_P(CLASS) \
reg_class_subset_p ((CLASS), ALL_SSE_REGS)
#define MMX_CLASS_P(CLASS) \
((CLASS) == MMX_REGS)
#define MASK_CLASS_P(CLASS) \
reg_class_subset_p ((CLASS), MASK_REGS)
#define MAYBE_INTEGER_CLASS_P(CLASS) \
reg_classes_intersect_p ((CLASS), GENERAL_REGS)
#define MAYBE_FLOAT_CLASS_P(CLASS) \
reg_classes_intersect_p ((CLASS), FLOAT_REGS)
#define MAYBE_SSE_CLASS_P(CLASS) \
reg_classes_intersect_p ((CLASS), ALL_SSE_REGS)
#define MAYBE_MMX_CLASS_P(CLASS) \
reg_classes_intersect_p ((CLASS), MMX_REGS)
#define MAYBE_MASK_CLASS_P(CLASS) \
reg_classes_intersect_p ((CLASS), MASK_REGS)
#define Q_CLASS_P(CLASS) \
reg_class_subset_p ((CLASS), Q_REGS)
#define MAYBE_NON_Q_CLASS_P(CLASS) \
reg_classes_intersect_p ((CLASS), NON_Q_REGS)
#define REG_CLASS_NAMES \
{  "NO_REGS",				\
"AREG", "DREG", "CREG", "BREG",	\
"SIREG", "DIREG",			\
"AD_REGS",				\
"CLOBBERED_REGS",			\
"Q_REGS", "NON_Q_REGS",		\
"TLS_GOTBASE_REGS",			\
"INDEX_REGS",			\
"LEGACY_REGS",			\
"GENERAL_REGS",			\
"FP_TOP_REG", "FP_SECOND_REG",	\
"FLOAT_REGS",			\
"SSE_FIRST_REG",			\
"NO_REX_SSE_REGS",			\
"SSE_REGS",				\
"EVEX_SSE_REGS",			\
"BND_REGS",				\
"ALL_SSE_REGS",			\
"MMX_REGS",				\
"FP_TOP_SSE_REGS",			\
"FP_SECOND_SSE_REGS",		\
"FLOAT_SSE_REGS",			\
"FLOAT_INT_REGS",			\
"INT_SSE_REGS",			\
"FLOAT_INT_SSE_REGS",		\
"MASK_EVEX_REGS",			\
"MASK_REGS",				\
"MOD4_SSE_REGS",			\
"ALL_REGS" }
#define REG_CLASS_CONTENTS                                              \
{     { 0x00,       0x0,    0x0 },                                       \
{ 0x01,       0x0,    0x0 },                             \
{ 0x02,       0x0,    0x0 },                             \
{ 0x04,       0x0,    0x0 },                             \
{ 0x08,       0x0,    0x0 },                             \
{ 0x10,       0x0,    0x0 },                            \
{ 0x20,       0x0,    0x0 },                            \
{ 0x03,       0x0,    0x0 },                          \
{ 0x07,       0x0,    0x0 },                   \
{ 0x0f,       0x0,    0x0 },                           \
{ 0x1100f0,    0x1fe0,    0x0 },                       \
{ 0x7e,    0x1fe0,    0x0 },       		 \
{ 0x7f,    0x1fe0,    0x0 },                       \
{ 0x1100ff,       0x0,    0x0 },                      \
{ 0x1100ff,    0x1fe0,    0x0 },                     \
{ 0x100,       0x0,    0x0 },                       \
{ 0x0200,       0x0,    0x0 },                    \
{ 0xff00,       0x0,    0x0 },                       \
{ 0x200000,       0x0,    0x0 },                    \
{ 0x1fe00000,  0x000000,    0x0 },                  \
{ 0x1fe00000,  0x1fe000,    0x0 },                         \
{ 0x0,0xffe00000,   0x1f },                    \
{ 0x0,       0x0,0x1e000 },       			 \
{ 0x1fe00000,0xffffe000,   0x1f },                     \
{ 0xe0000000,      0x1f,    0x0 },                         \
{ 0x1fe00100,0xffffe000,   0x1f },                   \
{ 0x1fe00200,0xffffe000,   0x1f },                \
{ 0x1fe0ff00,0xffffe000,   0x1f },                   \
{   0x11ffff,    0x1fe0,    0x0 },                   \
{ 0x1ff100ff,0xffffffe0,   0x1f },                     \
{ 0x1ff1ffff,0xffffffe0,   0x1f },               \
{ 0x0,       0x0, 0x1fc0 },                   \
{ 0x0,       0x0, 0x1fe0 },                        \
{ 0x1fe00000,0xffffe000,   0x1f },       		 \
{ 0xffffffff,0xffffffff,0x1ffff }		\
}
#define REGNO_REG_CLASS(REGNO) (regclass_map[(REGNO)])
#define TARGET_SMALL_REGISTER_CLASSES_FOR_MODE_P hook_bool_mode_true
#define QI_REG_P(X) (REG_P (X) && QI_REGNO_P (REGNO (X)))
#define QI_REGNO_P(N) IN_RANGE ((N), FIRST_QI_REG, LAST_QI_REG)
#define LEGACY_INT_REG_P(X) (REG_P (X) && LEGACY_INT_REGNO_P (REGNO (X)))
#define LEGACY_INT_REGNO_P(N) (IN_RANGE ((N), FIRST_INT_REG, LAST_INT_REG))
#define REX_INT_REG_P(X) (REG_P (X) && REX_INT_REGNO_P (REGNO (X)))
#define REX_INT_REGNO_P(N) \
IN_RANGE ((N), FIRST_REX_INT_REG, LAST_REX_INT_REG)
#define GENERAL_REG_P(X) (REG_P (X) && GENERAL_REGNO_P (REGNO (X)))
#define GENERAL_REGNO_P(N) \
(LEGACY_INT_REGNO_P (N) || REX_INT_REGNO_P (N))
#define ANY_QI_REG_P(X) (REG_P (X) && ANY_QI_REGNO_P (REGNO (X)))
#define ANY_QI_REGNO_P(N) \
(TARGET_64BIT ? GENERAL_REGNO_P (N) : QI_REGNO_P (N))
#define STACK_REG_P(X) (REG_P (X) && STACK_REGNO_P (REGNO (X)))
#define STACK_REGNO_P(N) IN_RANGE ((N), FIRST_STACK_REG, LAST_STACK_REG)
#define SSE_REG_P(X) (REG_P (X) && SSE_REGNO_P (REGNO (X)))
#define SSE_REGNO_P(N)						\
(IN_RANGE ((N), FIRST_SSE_REG, LAST_SSE_REG)			\
|| REX_SSE_REGNO_P (N)					\
|| EXT_REX_SSE_REGNO_P (N))
#define REX_SSE_REGNO_P(N) \
IN_RANGE ((N), FIRST_REX_SSE_REG, LAST_REX_SSE_REG)
#define EXT_REX_SSE_REG_P(X) (REG_P (X) && EXT_REX_SSE_REGNO_P (REGNO (X)))
#define EXT_REX_SSE_REGNO_P(N) \
IN_RANGE ((N), FIRST_EXT_REX_SSE_REG, LAST_EXT_REX_SSE_REG)
#define ANY_FP_REG_P(X) (REG_P (X) && ANY_FP_REGNO_P (REGNO (X)))
#define ANY_FP_REGNO_P(N) (STACK_REGNO_P (N) || SSE_REGNO_P (N))
#define MASK_REG_P(X) (REG_P (X) && MASK_REGNO_P (REGNO (X)))
#define MASK_REGNO_P(N) IN_RANGE ((N), FIRST_MASK_REG, LAST_MASK_REG)
#define MMX_REG_P(X) (REG_P (X) && MMX_REGNO_P (REGNO (X)))
#define MMX_REGNO_P(N) IN_RANGE ((N), FIRST_MMX_REG, LAST_MMX_REG)
#define CC_REG_P(X) (REG_P (X) && CC_REGNO_P (REGNO (X)))
#define CC_REGNO_P(X) ((X) == FLAGS_REG || (X) == FPSR_REG)
#define BND_REG_P(X) (REG_P (X) && BND_REGNO_P (REGNO (X)))
#define BND_REGNO_P(N) IN_RANGE ((N), FIRST_BND_REG, LAST_BND_REG)
#define MOD4_SSE_REG_P(X) (REG_P (X) && MOD4_SSE_REGNO_P (REGNO (X)))
#define MOD4_SSE_REGNO_P(N) ((N) == XMM0_REG  \
|| (N) == XMM4_REG  \
|| (N) == XMM8_REG  \
|| (N) == XMM12_REG \
|| (N) == XMM16_REG \
|| (N) == XMM20_REG \
|| (N) == XMM24_REG \
|| (N) == XMM28_REG)
#define FIRST_FLOAT_REG FIRST_STACK_REG
#define STACK_TOP_P(X) (REG_P (X) && REGNO (X) == FIRST_FLOAT_REG)
#define GET_SSE_REGNO(N)			\
((N) < 8 ? FIRST_SSE_REG + (N)		\
: (N) < 16 ? FIRST_REX_SSE_REG + (N) - 8	\
: FIRST_EXT_REX_SSE_REG + (N) - 16)
#define INDEX_REG_CLASS INDEX_REGS
#define BASE_REG_CLASS GENERAL_REGS

#define STACK_GROWS_DOWNWARD 1
#define FRAME_GROWS_DOWNWARD 1
#define PUSH_ROUNDING(BYTES) ix86_push_rounding (BYTES)
#define ACCUMULATE_OUTGOING_ARGS \
((TARGET_ACCUMULATE_OUTGOING_ARGS \
&& optimize_function_for_speed_p (cfun)) \
|| (cfun->machine->func_type != TYPE_NORMAL \
&& crtl->stack_realign_needed) \
|| TARGET_STACK_PROBE \
|| TARGET_64BIT_MS_ABI \
|| (TARGET_MACHO && crtl->profile))
#define PUSH_ARGS (TARGET_PUSH_ARGS && !ACCUMULATE_OUTGOING_ARGS)
#define PUSH_ARGS_REVERSED 1
#define FIRST_PARM_OFFSET(FNDECL) 0
#define REG_PARM_STACK_SPACE(FNDECL) ix86_reg_parm_stack_space (FNDECL)
#define OUTGOING_REG_PARM_STACK_SPACE(FNTYPE) \
(TARGET_64BIT && ix86_function_type_abi (FNTYPE) == MS_ABI)
#define LIBCALL_VALUE(MODE) ix86_libcall_value (MODE)
#define APPLY_RESULT_SIZE (8+108)
#define FUNCTION_ARG_REGNO_P(N) ix86_function_arg_regno_p (N)
typedef struct ix86_args {
int words;			
int nregs;			
int regno;			
int fastcall;			
int sse_words;		
int sse_nregs;		
int warn_avx512f;		
int warn_avx;			
int warn_sse;			
int warn_mmx;			
int warn_empty;		
int sse_regno;		
int mmx_words;		
int mmx_nregs;		
int mmx_regno;		
int maybe_vaarg;		
int caller;			
int float_in_sse;		
int bnd_regno;                
int bnds_in_bt;               
int force_bnd_pass;           
int stdarg;                   
enum calling_abi call_abi;	
tree decl;			
} CUMULATIVE_ARGS;
#define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, FNDECL, N_NAMED_ARGS) \
init_cumulative_args (&(CUM), (FNTYPE), (LIBNAME), (FNDECL), \
(N_NAMED_ARGS) != -1)
#define FUNCTION_PROFILER(FILE, LABELNO) \
x86_function_profiler ((FILE), (LABELNO))
#define MCOUNT_NAME "_mcount"
#define MCOUNT_NAME_BEFORE_PROLOGUE "__fentry__"
#define PROFILE_COUNT_REGISTER "edx"
#define EXIT_IGNORE_STACK 1
#define EPILOGUE_USES(REGNO) ix86_epilogue_uses (REGNO)
#define TRAMPOLINE_SIZE (TARGET_64BIT ? 28 : 14)

#define ELIMINABLE_REGS					\
{{ ARG_POINTER_REGNUM, STACK_POINTER_REGNUM},		\
{ ARG_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM},	\
{ FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM},		\
{ FRAME_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}}	\
#define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \
((OFFSET) = ix86_initial_elimination_offset ((FROM), (TO)))

#define REGNO_OK_FOR_INDEX_P(REGNO) 					\
((REGNO) < STACK_POINTER_REGNUM 					\
|| REX_INT_REGNO_P (REGNO)						\
|| (unsigned) reg_renumber[(REGNO)] < STACK_POINTER_REGNUM		\
|| REX_INT_REGNO_P ((unsigned) reg_renumber[(REGNO)]))
#define REGNO_OK_FOR_BASE_P(REGNO) 					\
(GENERAL_REGNO_P (REGNO)						\
|| (REGNO) == ARG_POINTER_REGNUM 					\
|| (REGNO) == FRAME_POINTER_REGNUM 					\
|| GENERAL_REGNO_P ((unsigned) reg_renumber[(REGNO)]))
#define REG_OK_FOR_INDEX_NONSTRICT_P(X)					\
(REGNO (X) < STACK_POINTER_REGNUM					\
|| REX_INT_REGNO_P (REGNO (X))					\
|| REGNO (X) >= FIRST_PSEUDO_REGISTER)
#define REG_OK_FOR_BASE_NONSTRICT_P(X)					\
(GENERAL_REGNO_P (REGNO (X))						\
|| REGNO (X) == ARG_POINTER_REGNUM					\
|| REGNO (X) == FRAME_POINTER_REGNUM 				\
|| REGNO (X) >= FIRST_PSEUDO_REGISTER)
#define REG_OK_FOR_INDEX_STRICT_P(X) REGNO_OK_FOR_INDEX_P (REGNO (X))
#define REG_OK_FOR_BASE_STRICT_P(X)  REGNO_OK_FOR_BASE_P (REGNO (X))
#ifndef REG_OK_STRICT
#define REG_OK_FOR_INDEX_P(X)  REG_OK_FOR_INDEX_NONSTRICT_P (X)
#define REG_OK_FOR_BASE_P(X)   REG_OK_FOR_BASE_NONSTRICT_P (X)
#else
#define REG_OK_FOR_INDEX_P(X)  REG_OK_FOR_INDEX_STRICT_P (X)
#define REG_OK_FOR_BASE_P(X)   REG_OK_FOR_BASE_STRICT_P (X)
#endif
#define MAX_REGS_PER_ADDRESS 2
#define CONSTANT_ADDRESS_P(X)  constant_address_p (X)
#define FIND_BASE_TERM(X) ix86_find_base_term (X)
#define LEGITIMATE_PIC_OPERAND_P(X) legitimate_pic_operand_p (X)
#define SYMBOLIC_CONST(X)	\
(GET_CODE (X) == SYMBOL_REF						\
|| GET_CODE (X) == LABEL_REF						\
|| (GET_CODE (X) == CONST && symbolic_reference_mentioned_p (X)))

#define X86_64_REGPARM_MAX 6
#define X86_64_MS_REGPARM_MAX 4
#define X86_32_REGPARM_MAX 3
#define REGPARM_MAX							\
(TARGET_64BIT								\
? (TARGET_64BIT_MS_ABI						\
? X86_64_MS_REGPARM_MAX						\
: X86_64_REGPARM_MAX)						\
: X86_32_REGPARM_MAX)
#define X86_64_SSE_REGPARM_MAX 8
#define X86_64_MS_SSE_REGPARM_MAX 4
#define X86_32_SSE_REGPARM_MAX (TARGET_SSE ? (TARGET_MACHO ? 4 : 3) : 0)
#define SSE_REGPARM_MAX							\
(TARGET_64BIT								\
? (TARGET_64BIT_MS_ABI						\
? X86_64_MS_SSE_REGPARM_MAX					\
: X86_64_SSE_REGPARM_MAX)						\
: X86_32_SSE_REGPARM_MAX)
#define MMX_REGPARM_MAX (TARGET_64BIT ? 0 : (TARGET_MMX ? 3 : 0))

#define CASE_VECTOR_MODE \
(!TARGET_LP64 || (flag_pic && ix86_cmodel != CM_LARGE_PIC) ? SImode : DImode)
#define DEFAULT_SIGNED_CHAR 1
#define MOVE_MAX 16
#define MOVE_MAX_PIECES \
((TARGET_64BIT \
&& TARGET_SSE2 \
&& TARGET_SSE_UNALIGNED_LOAD_OPTIMAL \
&& TARGET_SSE_UNALIGNED_STORE_OPTIMAL) \
? GET_MODE_SIZE (TImode) : UNITS_PER_WORD)
#define MOVE_RATIO(speed) ((speed) ? ix86_cost->move_ratio : 3)
#define CLEAR_RATIO(speed) ((speed) ? MIN (6, ix86_cost->move_ratio) : 2)
#define PROMOTE_MODE(MODE, UNSIGNEDP, TYPE) 		\
do {							\
if (((MODE) == HImode && TARGET_PROMOTE_HI_REGS)	\
|| ((MODE) == QImode && TARGET_PROMOTE_QI_REGS))	\
(MODE) = SImode;					\
} while (0)
#define Pmode (ix86_pmode == PMODE_DI ? DImode : SImode)
#define STACK_SAVEAREA_MODE(LEVEL)			\
((LEVEL) == SAVE_NONLOCAL ? (TARGET_64BIT ? TImode : DImode) : Pmode)
#define BNDmode (ix86_pmode == PMODE_DI ? BND64mode : BND32mode)
#define POINTERS_EXTEND_UNSIGNED 1
#define FUNCTION_MODE QImode

#define BRANCH_COST(speed_p, predictable_p) \
(!(speed_p) ? 2 : (predictable_p) ? 0 : ix86_branch_cost)
#define MAX_FIXED_MODE_SIZE GET_MODE_BITSIZE (TARGET_64BIT ? TImode : DImode)
#define SLOW_BYTE_ACCESS 0
#define SLOW_SHORT_ACCESS 0
#define NO_FUNCTION_CSE 1

#define SELECT_CC_MODE(OP, X, Y) ix86_cc_mode ((OP), (X), (Y))
#define REVERSIBLE_CC_MODE(MODE) 1
#define REVERSE_CONDITION(CODE, MODE) ix86_reverse_condition ((CODE), (MODE))

#define HI_REGISTER_NAMES						\
{"ax","dx","cx","bx","si","di","bp","sp",				\
"st","st(1)","st(2)","st(3)","st(4)","st(5)","st(6)","st(7)",		\
"argp", "flags", "fpsr", "fpcr", "frame",				\
"xmm0","xmm1","xmm2","xmm3","xmm4","xmm5","xmm6","xmm7",		\
"mm0", "mm1", "mm2", "mm3", "mm4", "mm5", "mm6", "mm7",		\
"r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15",			\
"xmm8", "xmm9", "xmm10", "xmm11", "xmm12", "xmm13", "xmm14", "xmm15",	\
"xmm16", "xmm17", "xmm18", "xmm19",					\
"xmm20", "xmm21", "xmm22", "xmm23",					\
"xmm24", "xmm25", "xmm26", "xmm27",					\
"xmm28", "xmm29", "xmm30", "xmm31",					\
"k0", "k1", "k2", "k3", "k4", "k5", "k6", "k7",			\
"bnd0", "bnd1", "bnd2", "bnd3" }
#define REGISTER_NAMES HI_REGISTER_NAMES
#define ADDITIONAL_REGISTER_NAMES \
{ { "eax", 0 }, { "edx", 1 }, { "ecx", 2 }, { "ebx", 3 },		\
{ "esi", 4 }, { "edi", 5 }, { "ebp", 6 }, { "esp", 7 },		\
{ "rax", 0 }, { "rdx", 1 }, { "rcx", 2 }, { "rbx", 3 },		\
{ "rsi", 4 }, { "rdi", 5 }, { "rbp", 6 }, { "rsp", 7 },		\
{ "al", 0 }, { "dl", 1 }, { "cl", 2 }, { "bl", 3 },			\
{ "ah", 0 }, { "dh", 1 }, { "ch", 2 }, { "bh", 3 },			\
{ "ymm0", 21}, { "ymm1", 22}, { "ymm2", 23}, { "ymm3", 24},		\
{ "ymm4", 25}, { "ymm5", 26}, { "ymm6", 27}, { "ymm7", 28},		\
{ "ymm8", 45}, { "ymm9", 46}, { "ymm10", 47}, { "ymm11", 48},		\
{ "ymm12", 49}, { "ymm13", 50}, { "ymm14", 51}, { "ymm15", 52},	\
{ "ymm16", 53}, { "ymm17", 54}, { "ymm18", 55}, { "ymm19", 56},	\
{ "ymm20", 57}, { "ymm21", 58}, { "ymm22", 59}, { "ymm23", 60},	\
{ "ymm24", 61}, { "ymm25", 62}, { "ymm26", 63}, { "ymm27", 64},	\
{ "ymm28", 65}, { "ymm29", 66}, { "ymm30", 67}, { "ymm31", 68},	\
{ "zmm0", 21}, { "zmm1", 22}, { "zmm2", 23}, { "zmm3", 24},		\
{ "zmm4", 25}, { "zmm5", 26}, { "zmm6", 27}, { "zmm7", 28},		\
{ "zmm8", 45}, { "zmm9", 46}, { "zmm10", 47}, { "zmm11", 48},		\
{ "zmm12", 49}, { "zmm13", 50}, { "zmm14", 51}, { "zmm15", 52},	\
{ "zmm16", 53}, { "zmm17", 54}, { "zmm18", 55}, { "zmm19", 56},	\
{ "zmm20", 57}, { "zmm21", 58}, { "zmm22", 59}, { "zmm23", 60},	\
{ "zmm24", 61}, { "zmm25", 62}, { "zmm26", 63}, { "zmm27", 64},	\
{ "zmm28", 65}, { "zmm29", 66}, { "zmm30", 67}, { "zmm31", 68} }
#define QI_REGISTER_NAMES \
{"al", "dl", "cl", "bl", "sil", "dil", "bpl", "spl",}
#define QI_HIGH_REGISTER_NAMES \
{"ah", "dh", "ch", "bh", }
#define DBX_REGISTER_NUMBER(N) \
(TARGET_64BIT ? dbx64_register_map[(N)] : dbx_register_map[(N)])
extern int const dbx_register_map[FIRST_PSEUDO_REGISTER];
extern int const dbx64_register_map[FIRST_PSEUDO_REGISTER];
extern int const svr4_dbx_register_map[FIRST_PSEUDO_REGISTER];
#define INCOMING_RETURN_ADDR_RTX \
gen_rtx_MEM (Pmode, stack_pointer_rtx)
#define RETURN_ADDR_RTX(COUNT, FRAME)					\
((COUNT) == 0								\
? gen_rtx_MEM (Pmode, plus_constant (Pmode, arg_pointer_rtx,		\
-UNITS_PER_WORD))		\
: gen_rtx_MEM (Pmode, plus_constant (Pmode, (FRAME), UNITS_PER_WORD)))
#define DWARF_FRAME_RETURN_COLUMN 	(TARGET_64BIT ? 16 : 8)
#define INCOMING_FRAME_SP_OFFSET \
(cfun->machine->func_type == TYPE_EXCEPTION \
? 2 * UNITS_PER_WORD : UNITS_PER_WORD)
#define DEFAULT_INCOMING_FRAME_SP_OFFSET UNITS_PER_WORD
#define EH_RETURN_DATA_REGNO(N)	((N) <= DX_REG ? (N) : INVALID_REGNUM)
#define EH_RETURN_STACKADJ_RTX	gen_rtx_REG (Pmode, CX_REG)
#define ASM_PREFERRED_EH_DATA_FORMAT(CODE, GLOBAL)       		\
asm_preferred_eh_data_format ((CODE), (GLOBAL))
#define ASM_FPRINTF_EXTENSIONS(FILE, ARGS, P)		\
case 'z':						\
fputc (TARGET_64BIT ? 'q' : 'l', (FILE));		\
break;						\
\
case 'r':						\
{							\
unsigned int regno = va_arg ((ARGS), int);	\
if (LEGACY_INT_REGNO_P (regno))			\
fputc (TARGET_64BIT ? 'r' : 'e', (FILE));	\
fputs (reg_names[regno], (FILE));			\
break;						\
}
#define ASM_OUTPUT_REG_PUSH(FILE, REGNO)		\
asm_fprintf ((FILE), "\tpush%z\t%%%r\n", (REGNO))
#define ASM_OUTPUT_REG_POP(FILE, REGNO)  \
asm_fprintf ((FILE), "\tpop%z\t%%%r\n", (REGNO))
#define ASM_OUTPUT_ADDR_VEC_ELT(FILE, VALUE)  \
ix86_output_addr_vec_elt ((FILE), (VALUE))
#define ASM_OUTPUT_ADDR_DIFF_ELT(FILE, BODY, VALUE, REL) \
ix86_output_addr_diff_elt ((FILE), (VALUE), (REL))
#define ASM_OUTPUT_AVX_PREFIX(STREAM, PTR)	\
{						\
if ((PTR)[0] == '%' && (PTR)[1] == 'v')	\
(PTR) += TARGET_AVX ? 1 : 2;		\
}
#define ASM_OUTPUT_OPCODE(STREAM, PTR) \
ASM_OUTPUT_AVX_PREFIX ((STREAM), (PTR))
#ifdef HAVE_GAS_MAX_SKIP_P2ALIGN
#undef  ASM_OUTPUT_MAX_SKIP_PAD
#define ASM_OUTPUT_MAX_SKIP_PAD(FILE, LOG, MAX_SKIP)			\
if ((LOG) != 0)							\
{									\
if ((MAX_SKIP) == 0)						\
fprintf ((FILE), "\t.p2align %d\n", (LOG));			\
else								\
fprintf ((FILE), "\t.p2align %d,,%d\n", (LOG), (MAX_SKIP));	\
}
#endif
#undef ASM_OUTPUT_FUNCTION_LABEL
#define ASM_OUTPUT_FUNCTION_LABEL(FILE, NAME, DECL) \
ix86_asm_output_function_label ((FILE), (NAME), (DECL))
#define JUMP_TABLES_IN_TEXT_SECTION \
(flag_pic && ((TARGET_MACHO && TARGET_64BIT) \
|| (!TARGET_64BIT && !HAVE_AS_GOTOFF_IN_DATA)))
#define CRT_MKSTR2(VAL) #VAL
#define CRT_MKSTR(x) CRT_MKSTR2(x)
#define CRT_CALL_STATIC_FUNCTION(SECTION_OP, FUNC)		\
asm (SECTION_OP "\n\t"					\
"call " CRT_MKSTR(__USER_LABEL_PREFIX__) #FUNC "\n"	\
TEXT_SECTION_ASM_OP);
#define DEFAULT_LARGE_SECTION_THRESHOLD 65536
#define ADJUST_INSN_LENGTH(INSN, LENGTH)		\
do {							\
if (NONDEBUG_INSN_P (INSN) && INSN_CODE (INSN) >= 0	\
&& get_attr_maybe_prefix_bnd (INSN))		\
LENGTH += ix86_bnd_prefixed_insn_p (INSN);		\
} while (0)

enum processor_type
{
PROCESSOR_GENERIC = 0,
PROCESSOR_I386,			
PROCESSOR_I486,			
PROCESSOR_PENTIUM,
PROCESSOR_LAKEMONT,
PROCESSOR_PENTIUMPRO,
PROCESSOR_PENTIUM4,
PROCESSOR_NOCONA,
PROCESSOR_CORE2,
PROCESSOR_NEHALEM,
PROCESSOR_SANDYBRIDGE,
PROCESSOR_HASWELL,
PROCESSOR_BONNELL,
PROCESSOR_SILVERMONT,
PROCESSOR_KNL,
PROCESSOR_KNM,
PROCESSOR_SKYLAKE,
PROCESSOR_SKYLAKE_AVX512,
PROCESSOR_CANNONLAKE,
PROCESSOR_ICELAKE_CLIENT,
PROCESSOR_ICELAKE_SERVER,
PROCESSOR_INTEL,
PROCESSOR_GEODE,
PROCESSOR_K6,
PROCESSOR_ATHLON,
PROCESSOR_K8,
PROCESSOR_AMDFAM10,
PROCESSOR_BDVER1,
PROCESSOR_BDVER2,
PROCESSOR_BDVER3,
PROCESSOR_BDVER4,
PROCESSOR_BTVER1,
PROCESSOR_BTVER2,
PROCESSOR_ZNVER1,
PROCESSOR_max
};
extern enum processor_type ix86_tune;
extern enum processor_type ix86_arch;
#define RED_ZONE_SIZE 128
#define RED_ZONE_RESERVE 8
extern unsigned int ix86_preferred_stack_boundary;
extern unsigned int ix86_incoming_stack_boundary;
extern enum reg_class const regclass_map[FIRST_PSEUDO_REGISTER];
enum ix86_fpcmp_strategy {
IX86_FPCMP_SAHF,
IX86_FPCMP_COMI,
IX86_FPCMP_ARITH
};

enum ix86_stack_slot
{
SLOT_TEMP = 0,
SLOT_CW_STORED,
SLOT_CW_TRUNC,
SLOT_CW_FLOOR,
SLOT_CW_CEIL,
SLOT_CW_MASK_PM,
SLOT_STV_TEMP,
MAX_386_STACK_LOCALS
};
enum ix86_entity
{
X86_DIRFLAG = 0,
AVX_U128,
I387_TRUNC,
I387_FLOOR,
I387_CEIL,
I387_MASK_PM,
MAX_386_ENTITIES
};
enum x86_dirflag_state
{
X86_DIRFLAG_RESET,
X86_DIRFLAG_ANY
};
enum avx_u128_state
{
AVX_U128_CLEAN,
AVX_U128_DIRTY,
AVX_U128_ANY
};
#define OPTIMIZE_MODE_SWITCHING(ENTITY) \
ix86_optimize_mode_switching[(ENTITY)]
#define NUM_MODES_FOR_MODE_SWITCHING			\
{ X86_DIRFLAG_ANY, AVX_U128_ANY,			\
I387_CW_ANY, I387_CW_ANY, I387_CW_ANY, I387_CW_ANY }

#define HARD_REGNO_RENAME_OK(SRC, TARGET)				\
(!STACK_REGNO_P (SRC)							\
&& EXT_REX_SSE_REGNO_P (SRC) == EXT_REX_SSE_REGNO_P (TARGET))

#define FASTCALL_PREFIX '@'

#ifndef USED_FOR_TARGET
struct GTY(()) ix86_frame
{
int nsseregs;
int nregs;
int va_arg_size;
int red_zone_size;
int outgoing_arguments_size;
HOST_WIDE_INT frame_pointer_offset;
HOST_WIDE_INT hard_frame_pointer_offset;
HOST_WIDE_INT stack_pointer_offset;
HOST_WIDE_INT hfp_save_offset;
HOST_WIDE_INT reg_save_offset;
HOST_WIDE_INT stack_realign_allocate;
HOST_WIDE_INT stack_realign_offset;
HOST_WIDE_INT sse_reg_save_offset;
bool save_regs_using_mov;
};
struct GTY(()) machine_frame_state
{
rtx cfa_reg;
HOST_WIDE_INT cfa_offset;
HOST_WIDE_INT sp_offset;
HOST_WIDE_INT fp_offset;
int red_zone_offset;
BOOL_BITFIELD sp_valid : 1;
BOOL_BITFIELD fp_valid : 1;
BOOL_BITFIELD drap_valid : 1;
BOOL_BITFIELD realigned : 1;
BOOL_BITFIELD sp_realigned : 1;
HOST_WIDE_INT sp_realigned_fp_last;
HOST_WIDE_INT sp_realigned_offset;
};
struct seh_frame_state;
enum function_type
{
TYPE_UNKNOWN = 0,
TYPE_NORMAL,
TYPE_INTERRUPT,
TYPE_EXCEPTION
};
struct GTY(()) machine_function {
struct stack_local_entry *stack_locals;
int varargs_gpr_size;
int varargs_fpr_size;
int optimize_mode_switching[MAX_386_ENTITIES];
struct ix86_frame frame;
rtx split_stack_varargs_pointer;
ENUM_BITFIELD(calling_abi) call_abi : 8;
BOOL_BITFIELD accesses_prev_frame : 1;
BOOL_BITFIELD use_fast_prologue_epilogue : 1;
BOOL_BITFIELD pc_thunk_call_expanded : 1;
BOOL_BITFIELD tls_descriptor_call_expanded_p : 1;
BOOL_BITFIELD static_chain_on_stack : 1;
BOOL_BITFIELD no_drap_save_restore : 1;
ENUM_BITFIELD(function_type) func_type : 2;
ENUM_BITFIELD(indirect_branch) indirect_branch_type : 3;
BOOL_BITFIELD has_local_indirect_jump : 1;
ENUM_BITFIELD(indirect_branch) function_return_type : 3;
BOOL_BITFIELD no_caller_saved_registers : 1;
BOOL_BITFIELD arg_reg_available : 1;
BOOL_BITFIELD call_ms2sysv : 1;
BOOL_BITFIELD call_ms2sysv_pad_in : 1;
unsigned int call_ms2sysv_extra_regs:3;
BOOL_BITFIELD outgoing_args_on_stack : 1;
BOOL_BITFIELD endbr_queued_at_entrance : 1;
unsigned int max_used_stack_alignment;
struct machine_frame_state fs;
struct seh_frame_state * GTY((skip(""))) seh;
};
#endif
#define ix86_stack_locals (cfun->machine->stack_locals)
#define ix86_varargs_gpr_size (cfun->machine->varargs_gpr_size)
#define ix86_varargs_fpr_size (cfun->machine->varargs_fpr_size)
#define ix86_optimize_mode_switching (cfun->machine->optimize_mode_switching)
#define ix86_pc_thunk_call_expanded (cfun->machine->pc_thunk_call_expanded)
#define ix86_tls_descriptor_calls_expanded_in_cfun \
(cfun->machine->tls_descriptor_call_expanded_p)
#define ix86_current_function_calls_tls_descriptor \
(ix86_tls_descriptor_calls_expanded_in_cfun && df_regs_ever_live_p (SP_REG))
#define ix86_static_chain_on_stack (cfun->machine->static_chain_on_stack)
#define ix86_red_zone_size (cfun->machine->frame.red_zone_size)
#define X86_FILE_START_VERSION_DIRECTIVE false
#define X86_FILE_START_FLTUSED false
#define SYMBOL_FLAG_FAR_ADDR		(SYMBOL_FLAG_MACH_DEP << 0)
#define SYMBOL_REF_FAR_ADDR_P(X)	\
((SYMBOL_REF_FLAGS (X) & SYMBOL_FLAG_FAR_ADDR) != 0)
#define SYMBOL_FLAG_DLLIMPORT		(SYMBOL_FLAG_MACH_DEP << 1)
#define SYMBOL_REF_DLLIMPORT_P(X) \
((SYMBOL_REF_FLAGS (X) & SYMBOL_FLAG_DLLIMPORT) != 0)
#define SYMBOL_FLAG_DLLEXPORT		(SYMBOL_FLAG_MACH_DEP << 2)
#define SYMBOL_REF_DLLEXPORT_P(X) \
((SYMBOL_REF_FLAGS (X) & SYMBOL_FLAG_DLLEXPORT) != 0)
#define SYMBOL_FLAG_STUBVAR	(SYMBOL_FLAG_MACH_DEP << 4)
#define SYMBOL_REF_STUBVAR_P(X) \
((SYMBOL_REF_FLAGS (X) & SYMBOL_FLAG_STUBVAR) != 0)
extern void debug_ready_dispatch (void);
extern void debug_dispatch_window (int);
#define CTZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) \
((VALUE) = GET_MODE_BITSIZE (MODE), TARGET_BMI ? 1 : 0)
#define CLZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) \
((VALUE) = GET_MODE_BITSIZE (MODE), TARGET_LZCNT ? 1 : 0)
#define IX86_CALLCVT_CDECL	0x1
#define IX86_CALLCVT_STDCALL	0x2
#define IX86_CALLCVT_FASTCALL	0x4
#define IX86_CALLCVT_THISCALL	0x8
#define IX86_CALLCVT_REGPARM	0x10
#define IX86_CALLCVT_SSEREGPARM	0x20
#define IX86_BASE_CALLCVT(FLAGS) \
((FLAGS) & (IX86_CALLCVT_CDECL | IX86_CALLCVT_STDCALL \
| IX86_CALLCVT_FASTCALL | IX86_CALLCVT_THISCALL))
#define RECIP_MASK_NONE		0x00
#define RECIP_MASK_DIV		0x01
#define RECIP_MASK_SQRT		0x02
#define RECIP_MASK_VEC_DIV	0x04
#define RECIP_MASK_VEC_SQRT	0x08
#define RECIP_MASK_ALL	(RECIP_MASK_DIV | RECIP_MASK_SQRT \
| RECIP_MASK_VEC_DIV | RECIP_MASK_VEC_SQRT)
#define RECIP_MASK_DEFAULT (RECIP_MASK_VEC_DIV | RECIP_MASK_VEC_SQRT)
#define TARGET_RECIP_DIV	((recip_mask & RECIP_MASK_DIV) != 0)
#define TARGET_RECIP_SQRT	((recip_mask & RECIP_MASK_SQRT) != 0)
#define TARGET_RECIP_VEC_DIV	((recip_mask & RECIP_MASK_VEC_DIV) != 0)
#define TARGET_RECIP_VEC_SQRT	((recip_mask & RECIP_MASK_VEC_SQRT) != 0)
#define TARGET_PREFER_AVX128	(prefer_vector_width_type == PVW_AVX128)
#define TARGET_PREFER_AVX256	(TARGET_PREFER_AVX128 \
|| prefer_vector_width_type == PVW_AVX256)
#define TARGET_INDIRECT_BRANCH_REGISTER \
(ix86_indirect_branch_register \
|| cfun->machine->indirect_branch_type != indirect_branch_keep)
#define IX86_HLE_ACQUIRE (1 << 16)
#define IX86_HLE_RELEASE (1 << 17)
#define SWITCHABLE_TARGET 1
#define TARGET_SUPPORTS_WIDE_INT 1
