[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676946 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676946 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676946 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12697774 heartbeat IPC: 1.109 cumulative IPC: 1.109 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22657622 heartbeat IPC: 1.004 cumulative IPC: 1.054 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33695760 heartbeat IPC: 0.906 cumulative IPC: 0.9994 (Simulation time: 00 hr 03 min 18 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38904807 cumulative IPC: 1.028 (Simulation time: 00 hr 04 min 09 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38904807 cumulative IPC: 1.028 (Simulation time: 00 hr 04 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.028 instructions: 40000000 cycles: 38904807
CPU 0 Branch Prediction Accuracy: 96.24% MPKI: 10.48 Average ROB Occupancy at Mispredict: 36.24
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.939
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457619 HIT:     419893 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457619 HIT:     419893 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685167 HIT:     467308 MISS:     217859 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359612 HIT:     291793 MISS:      67819 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96844 HIT:       6368 MISS:      90476 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142871 HIT:     142575 MISS:        296 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85840 HIT:      26572 MISS:      59268 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6757172 HIT:    6672411 MISS:      84761 MSHR_MERGE:      27650
cpu0->cpu0_L1I LOAD         ACCESS:    6757172 HIT:    6672411 MISS:      84761 MSHR_MERGE:      27650
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13127916 HIT:   12115105 MISS:    1012811 MSHR_MERGE:     527619
cpu0->cpu0_L1D LOAD         ACCESS:    8042357 HIT:    7513507 MISS:     528850 MSHR_MERGE:     226344
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991904 HIT:    4595320 MISS:     396584 MSHR_MERGE:     299738
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93655 HIT:       6278 MISS:      87377 MSHR_MERGE:       1537
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5774122 HIT:    5662014 MISS:     112108 MSHR_MERGE:      50936
cpu0->cpu0_ITLB LOAD         ACCESS:    5774122 HIT:    5662014 MISS:     112108 MSHR_MERGE:      50936
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.424 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12427452 HIT:   11707723 MISS:     719729 MSHR_MERGE:     323282
cpu0->cpu0_DTLB LOAD         ACCESS:   12427452 HIT:   11707723 MISS:     719729 MSHR_MERGE:     323282
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.08 cycles
cpu0->LLC TOTAL        ACCESS:     335630 HIT:     194600 MISS:     141030 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67819 HIT:      36709 MISS:      31110 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90476 HIT:      10874 MISS:      79602 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118067 HIT:     117972 MISS:         95 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59268 HIT:      29045 MISS:      30223 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1340
  ROW_BUFFER_MISS:     139589
  AVG DBUS CONGESTED CYCLE: 11.37
Channel 0 WQ ROW_BUFFER_HIT:      11204
  ROW_BUFFER_MISS:      73651
  FULL:          0
Channel 0 REFRESHES ISSUED:       3242
