name,value
ACJTAG_DEBUG_MODE,1'b0
ACJTAG_MODE,1'b0
ACJTAG_RESET,1'b0
ADAPT_CFG0,16'b0000000000000000
ADAPT_CFG1,16'b1111100000011100
ADAPT_CFG2,16'b0000000000000000
ALIGN_COMMA_DOUBLE,"FALSE"
ALIGN_COMMA_ENABLE,10'b0000000000
ALIGN_COMMA_WORD,1
ALIGN_MCOMMA_DET,"FALSE"
ALIGN_PCOMMA_DET,"FALSE"
CBCC_DATA_SOURCE_SEL,"ENCODED"
CDR_SWAP_MODE_EN,1'b0
CFOK_PWRSVE_EN,1'b1
CHAN_BOND_KEEP_ALIGN,"FALSE"
CHAN_BOND_MAX_SKEW,1
CHAN_BOND_SEQ_1_1,10'b0000000000
CHAN_BOND_SEQ_1_2,10'b0000000000
CHAN_BOND_SEQ_1_3,10'b0000000000
CHAN_BOND_SEQ_1_4,10'b0000000000
CHAN_BOND_SEQ_1_ENABLE,4'b1111
CHAN_BOND_SEQ_2_1,10'b0000000000
CHAN_BOND_SEQ_2_2,10'b0000000000
CHAN_BOND_SEQ_2_3,10'b0000000000
CHAN_BOND_SEQ_2_4,10'b0000000000
CHAN_BOND_SEQ_2_ENABLE,4'b1111
CHAN_BOND_SEQ_2_USE,"FALSE"
CHAN_BOND_SEQ_LEN,1
CH_HSPMUX,16'b0100000001000000
CKCAL1_CFG_0,16'b1100000011000000
CKCAL1_CFG_1,16'b0001000011000000
CKCAL1_CFG_2,16'b0010000000001000
CKCAL1_CFG_3,16'b0000000000000000
CKCAL2_CFG_0,16'b1100000011000000
CKCAL2_CFG_1,16'b1000000011000000
CKCAL2_CFG_2,16'b0001000000000000
CKCAL2_CFG_3,16'b0000000000000000
CKCAL2_CFG_4,16'b0000000000000000
CLK_CORRECT_USE,"FALSE"
CLK_COR_KEEP_IDLE,"FALSE"
CLK_COR_MAX_LAT,24
CLK_COR_MIN_LAT,16
CLK_COR_PRECEDENCE,"TRUE"
CLK_COR_REPEAT_WAIT,0
CLK_COR_SEQ_1_1,10'b0000000000
CLK_COR_SEQ_1_2,10'b0000000000
CLK_COR_SEQ_1_3,10'b0000000000
CLK_COR_SEQ_1_4,10'b0000000000
CLK_COR_SEQ_1_ENABLE,4'b1111
CLK_COR_SEQ_2_1,10'b0000000000
CLK_COR_SEQ_2_2,10'b0000000000
CLK_COR_SEQ_2_3,10'b0000000000
CLK_COR_SEQ_2_4,10'b0000000000
CLK_COR_SEQ_2_ENABLE,4'b1111
CLK_COR_SEQ_2_USE,"FALSE"
CLK_COR_SEQ_LEN,1
CPLL_CFG0,16'b0000000111111010
CPLL_CFG1,16'b0000000000101011
CPLL_CFG2,16'b0000000000000010
CPLL_CFG3,16'b0000000000000000
CPLL_FBDIV,2
CPLL_FBDIV_45,5
CPLL_INIT_CFG0,16'b0000001010110010
CPLL_LOCK_CFG,16'b0000000111101000
CPLL_REFCLK_DIV,1
CTLE3_OCAP_EXT_CTRL,3'b000
CTLE3_OCAP_EXT_EN,1'b0
DDI_CTRL,2'b00
DDI_REALIGN_WAIT,15
DEC_MCOMMA_DETECT,"FALSE"
DEC_PCOMMA_DETECT,"FALSE"
DELAY_ELEC,1'b0
DMONITOR_CFG0,10'b0000000000
DMONITOR_CFG1,8'b00000000
ES_CLK_PHASE_SEL,1'b0
ES_CONTROL,6'b000000
ES_ERRDET_EN,"FALSE"
ES_EYE_SCAN_EN,"FALSE"
ES_HORZ_OFFSET,12'b000000000000
ES_PRESCALE,5'b00000
ES_QUALIFIER0,16'b0000000000000000
ES_QUALIFIER1,16'b0000000000000000
ES_QUALIFIER2,16'b0000000000000000
ES_QUALIFIER3,16'b0000000000000000
ES_QUALIFIER4,16'b0000000000000000
ES_QUALIFIER5,16'b0000000000000000
ES_QUALIFIER6,16'b0000000000000000
ES_QUALIFIER7,16'b0000000000000000
ES_QUALIFIER8,16'b0000000000000000
ES_QUALIFIER9,16'b0000000000000000
ES_QUAL_MASK0,16'b0000000000000000
ES_QUAL_MASK1,16'b0000000000000000
ES_QUAL_MASK2,16'b0000000000000000
ES_QUAL_MASK3,16'b0000000000000000
ES_QUAL_MASK4,16'b0000000000000000
ES_QUAL_MASK5,16'b0000000000000000
ES_QUAL_MASK6,16'b0000000000000000
ES_QUAL_MASK7,16'b0000000000000000
ES_QUAL_MASK8,16'b0000000000000000
ES_QUAL_MASK9,16'b0000000000000000
ES_SDATA_MASK0,16'b0000000000000000
ES_SDATA_MASK1,16'b0000000000000000
ES_SDATA_MASK2,16'b0000000000000000
ES_SDATA_MASK3,16'b0000000000000000
ES_SDATA_MASK4,16'b0000000000000000
ES_SDATA_MASK5,16'b0000000000000000
ES_SDATA_MASK6,16'b0000000000000000
ES_SDATA_MASK7,16'b0000000000000000
ES_SDATA_MASK8,16'b0000000000000000
ES_SDATA_MASK9,16'b0000000000000000
EYESCAN_VP_RANGE,0
EYE_SCAN_SWAP_EN,1'b0
FTS_DESKEW_SEQ_ENABLE,4'b1111
FTS_LANE_DESKEW_CFG,4'b1111
FTS_LANE_DESKEW_EN,"FALSE"
GEARBOX_MODE,5'b00000
ISCAN_CK_PH_SEL2,1'b0
LOCAL_MASTER,1'b1
LPBK_BIAS_CTRL,4
LPBK_EN_RCAL_B,1'b0
LPBK_EXT_RCAL,4'b1000
LPBK_IND_CTRL0,5
LPBK_IND_CTRL1,5
LPBK_IND_CTRL2,5
LPBK_RG_CTRL,2
OOBDIVCTL,2'b00
OOB_PWRUP,1'b0
PCI3_AUTO_REALIGN,"OVR_1K_BLK"
PCI3_PIPE_RX_ELECIDLE,1'b0
PCI3_RX_ASYNC_EBUF_BYPASS,2'b00
PCI3_RX_ELECIDLE_EI2_ENABLE,1'b0
PCI3_RX_ELECIDLE_H2L_COUNT,6'b000000
PCI3_RX_ELECIDLE_H2L_DISABLE,3'b000
PCI3_RX_ELECIDLE_HI_COUNT,6'b000000
PCI3_RX_ELECIDLE_LP4_DISABLE,1'b0
PCI3_RX_FIFO_DISABLE,1'b0
PCIE3_CLK_COR_EMPTY_THRSH,5'b00000
PCIE3_CLK_COR_FULL_THRSH,6'b010000
PCIE3_CLK_COR_MAX_LAT,5'b00100
PCIE3_CLK_COR_MIN_LAT,5'b00000
PCIE3_CLK_COR_THRSH_TIMER,6'b001000
PCIE_64B_DYN_CLKSW_DIS,"FALSE"
PCIE_BUFG_DIV_CTRL,16'b0001000000000000
PCIE_GEN4_64BIT_INT_EN,"FALSE"
PCIE_PLL_SEL_MODE_GEN12,2'b00
PCIE_PLL_SEL_MODE_GEN3,2'b10
PCIE_PLL_SEL_MODE_GEN4,2'b10
PCIE_RXPCS_CFG_GEN3,16'b0000101010100101
PCIE_RXPMA_CFG,16'b0010100000001010
PCIE_TXPCS_CFG_GEN3,16'b0010110010100100
PCIE_TXPMA_CFG,16'b0010100000001010
PCS_PCIE_EN,"FALSE"
PCS_RSVD0,16'b0000000000000000
PD_TRANS_TIME_FROM_P2,12'b000000111100
PD_TRANS_TIME_NONE_P2,8'b00011001
PD_TRANS_TIME_TO_P2,8'b01100100
PREIQ_FREQ_BST,1
RATE_SW_USE_DRP,1'b1
RCLK_SIPO_DLY_ENB,1'b0
RCLK_SIPO_INV_EN,1'b0
RTX_BUF_CML_CTRL,3'b100
RTX_BUF_TERM_CTRL,2'b00
RXBUFRESET_TIME,5'b00011
RXBUF_ADDR_MODE,"FAST"
RXBUF_EIDLE_HI_CNT,4'b1000
RXBUF_EIDLE_LO_CNT,4'b0000
RXBUF_EN,"TRUE"
RXBUF_RESET_ON_CB_CHANGE,"TRUE"
RXBUF_RESET_ON_COMMAALIGN,"FALSE"
RXBUF_RESET_ON_EIDLE,"FALSE"
RXBUF_RESET_ON_RATE_CHANGE,"TRUE"
RXBUF_THRESH_OVFLW,49
RXBUF_THRESH_OVRD,"TRUE"
RXBUF_THRESH_UNDFLW,7
RXCDRFREQRESET_TIME,5'b00001
RXCDRPHRESET_TIME,5'b00001
RXCDR_CFG0,16'b0000000000000011
RXCDR_CFG0_GEN3,16'b0000000000000011
RXCDR_CFG1,16'b0000000000000000
RXCDR_CFG1_GEN3,16'b0000000000000000
RXCDR_CFG2,16'b0000001001001001
RXCDR_CFG2_GEN2,10'b1001001001
RXCDR_CFG2_GEN3,16'b0000001001001001
RXCDR_CFG2_GEN4,16'b0000000101100100
RXCDR_CFG3,16'b0000000000010010
RXCDR_CFG3_GEN2,6'b010010
RXCDR_CFG3_GEN3,16'b0000000000010010
RXCDR_CFG3_GEN4,16'b0000000000010010
RXCDR_CFG4,16'b0101110011110110
RXCDR_CFG4_GEN3,16'b0101110011110110
RXCDR_CFG5,16'b1011010001101011
RXCDR_CFG5_GEN3,16'b0001010001101011
RXCDR_FR_RESET_ON_EIDLE,1'b0
RXCDR_HOLD_DURING_EIDLE,1'b0
RXCDR_LOCK_CFG0,16'b0010001000000001
RXCDR_LOCK_CFG1,16'b1001111111111111
RXCDR_LOCK_CFG2,15'b000000000000000
RXCDR_LOCK_CFG3,16'b0000000000000000
RXCDR_LOCK_CFG4,16'b0000000000000000
RXCDR_PH_RESET_ON_EIDLE,1'b0
RXCFOK_CFG0,16'b0000000000000000
RXCFOK_CFG1,16'b1000000000010101
RXCFOK_CFG2,16'b0000001010101110
RXCKCAL1_IQ_LOOP_RST_CFG,16'b0000000000000000
RXCKCAL1_I_LOOP_RST_CFG,16'b0000000000000000
RXCKCAL1_Q_LOOP_RST_CFG,16'b0000000000000000
RXCKCAL2_DX_LOOP_RST_CFG,16'b0000000000000000
RXCKCAL2_D_LOOP_RST_CFG,16'b0000000000000000
RXCKCAL2_S_LOOP_RST_CFG,16'b0000000000000000
RXCKCAL2_X_LOOP_RST_CFG,16'b0000000000000000
RXDFELPMRESET_TIME,7'b0001111
RXDFELPM_KL_CFG0,15'b000000000000000
RXDFELPM_KL_CFG1,16'b1010000010000010
RXDFELPM_KL_CFG2,16'b0000000100000000
RXDFE_CFG0,16'b0000101000000000
RXDFE_CFG1,16'b0000000000000000
RXDFE_GC_CFG0,16'b0000000000000000
RXDFE_GC_CFG1,16'b1000000000000000
RXDFE_GC_CFG2,16'b1111111111100000
RXDFE_H2_CFG0,16'b0000000000000000
RXDFE_H2_CFG1,16'b0000000000000010
RXDFE_H3_CFG0,16'b0000000000000000
RXDFE_H3_CFG1,16'b1000000000000010
RXDFE_H4_CFG0,16'b0000000000000000
RXDFE_H4_CFG1,16'b1000000000000010
RXDFE_H5_CFG0,16'b0000000000000000
RXDFE_H5_CFG1,16'b1000000000000010
RXDFE_H6_CFG0,16'b0000000000000000
RXDFE_H6_CFG1,16'b1000000000000010
RXDFE_H7_CFG0,16'b0000000000000000
RXDFE_H7_CFG1,16'b1000000000000010
RXDFE_H8_CFG0,16'b0000000000000000
RXDFE_H8_CFG1,16'b1000000000000010
RXDFE_H9_CFG0,16'b0000000000000000
RXDFE_H9_CFG1,16'b1000000000000010
RXDFE_HA_CFG0,16'b0000000000000000
RXDFE_HA_CFG1,16'b1000000000000010
RXDFE_HB_CFG0,16'b0000000000000000
RXDFE_HB_CFG1,16'b1000000000000010
RXDFE_HC_CFG0,16'b0000000000000000
RXDFE_HC_CFG1,16'b1000000000000010
RXDFE_HD_CFG0,16'b0000000000000000
RXDFE_HD_CFG1,16'b1000000000000010
RXDFE_HE_CFG0,16'b0000000000000000
RXDFE_HE_CFG1,16'b1000000000000010
RXDFE_HF_CFG0,16'b0000000000000000
RXDFE_HF_CFG1,16'b1000000000000010
RXDFE_KH_CFG0,16'b1000000000000000
RXDFE_KH_CFG1,16'b1111111000000000
RXDFE_KH_CFG2,16'b0000001000000000
RXDFE_KH_CFG3,16'b0100000100000001
RXDFE_OS_CFG0,16'b0010000000000000
RXDFE_OS_CFG1,16'b1000000000000000
RXDFE_UT_CFG0,16'b0000000000000000
RXDFE_UT_CFG1,16'b0000000000000011
RXDFE_UT_CFG2,16'b0000000000000000
RXDFE_VP_CFG0,16'b0000000000000000
RXDFE_VP_CFG1,16'b0000000000110011
RXDLY_CFG,16'b0000000000010000
RXDLY_LCFG,16'b0000000000110000
RXELECIDLE_CFG,"SIGCFG_4"
RXGBOX_FIFO_INIT_RD_ADDR,3
RXGEARBOX_EN,"FALSE"
RXISCANRESET_TIME,5'b00001
RXLPM_CFG,16'b0000000000000000
RXLPM_GC_CFG,16'b1111100000000000
RXLPM_KH_CFG0,16'b0000000000000000
RXLPM_KH_CFG1,16'b1010000000000010
RXLPM_OS_CFG0,16'b0000000000000000
RXLPM_OS_CFG1,16'b1000000000000010
RXOOB_CFG,9'b000000110
RXOOB_CLK_CFG,"PMA"
RXOSCALRESET_TIME,5'b00011
RXOUT_DIV,4
RXPCSRESET_TIME,5'b00011
RXPHBEACON_CFG,16'b0000000000000000
RXPHDLY_CFG,16'b0010000001110000
RXPHSAMP_CFG,16'b0010000100000000
RXPHSLIP_CFG,16'b1001100100110011
RXPH_MONITOR_SEL,5'b00000
RXPI_CFG0,16'b0000000100000010
RXPI_CFG1,16'b0000000001010100
RXPMACLK_SEL,"DATA"
RXPMARESET_TIME,5'b00011
RXPRBS_ERR_LOOPBACK,1'b0
RXPRBS_LINKACQ_CNT,15
RXREFCLKDIV2_SEL,1'b0
RXSLIDE_AUTO_WAIT,7
RXSLIDE_MODE,"OFF"
RXSYNC_MULTILANE,1'b0
RXSYNC_OVRD,1'b0
RXSYNC_SKIP_DA,1'b0
RX_AFE_CM_EN,1'b0
RX_BIAS_CFG0,16'b0001001010110000
RX_BUFFER_CFG,6'b000000
RX_CAPFF_SARC_ENB,1'b0
RX_CLK25_DIV,4
RX_CLKMUX_EN,1'b1
RX_CLK_SLIP_OVRD,5'b00000
RX_CM_BUF_CFG,4'b1010
RX_CM_BUF_PD,1'b0
RX_CM_SEL,3
RX_CM_TRIM,10
RX_CTLE_PWR_SAVING,1'b0
RX_CTLE_RES_CTRL,4'b0000
RX_DATA_WIDTH,64
RX_DDI_SEL,6'b000000
RX_DEFER_RESET_BUF_EN,"TRUE"
RX_DEGEN_CTRL,3'b111
RX_DFELPM_CFG0,10
RX_DFELPM_CFG1,1'b1
RX_DFELPM_KLKH_AGC_STUP_EN,1'b1
RX_DFE_AGC_CFG1,4
RX_DFE_KL_LPM_KH_CFG0,3
RX_DFE_KL_LPM_KH_CFG1,2
RX_DFE_KL_LPM_KL_CFG0,2'b11
RX_DFE_KL_LPM_KL_CFG1,2
RX_DFE_LPM_HOLD_DURING_EIDLE,1'b0
RX_DISPERR_SEQ_MATCH,"TRUE"
RX_DIVRESET_TIME,5'b00001
RX_EN_CTLE_RCAL_B,1'b0
RX_EN_SUM_RCAL_B,0
RX_EYESCAN_VS_CODE,7'b0000000
RX_EYESCAN_VS_NEG_DIR,1'b0
RX_EYESCAN_VS_RANGE,2'b10
RX_EYESCAN_VS_UT_SIGN,1'b0
RX_FABINT_USRCLK_FLOP,1'b0
RX_I2V_FILTER_EN,1'b1
RX_INT_DATAWIDTH,2
RX_PMA_POWER_SAVE,1'b0
RX_PMA_RSV0,16'b0000000000101111
RX_PROGDIV_CFG,0.0
RX_PROGDIV_RATE,16'b0000000000000001
RX_RESLOAD_CTRL,4'b0000
RX_RESLOAD_OVRD,1'b0
RX_SAMPLE_PERIOD,3'b111
RX_SUM_DEGEN_AVTT_OVERITE,1
RX_SUM_DFETAPREP_EN,1'b0
RX_SUM_IREF_TUNE,4'b0000
RX_SUM_PWR_SAVING,0
RX_SUM_RES_CTRL,4'b0000
RX_SUM_VCMTUNE,4'b1001
RX_SUM_VCM_BIAS_TUNE_EN,1'b1
RX_SUM_VCM_OVWR,1'b0
RX_SUM_VREF_TUNE,3'b100
RX_TUNE_AFE_OS,2'b10
RX_VREG_CTRL,3'b010
RX_VREG_PDB,1'b1
RX_WIDEMODE_CDR,2'b01
RX_WIDEMODE_CDR_GEN3,2'b00
RX_WIDEMODE_CDR_GEN4,2'b01
RX_XCLK_SEL,"RXDES"
RX_XMODE_SEL,1'b1
SAMPLE_CLK_PHASE,1'b0
SAS_12G_MODE,1'b0
SATA_BURST_SEQ_LEN,4'b1111
SATA_CPLL_CFG,"VCO_3000MHZ"
SHOW_REALIGN_COMMA,"TRUE"
SIM_DEVICE,"ULTRASCALE_PLUS"
SIM_MODE,"FAST"
SIM_RECEIVER_DETECT_PASS,"TRUE"
SIM_RESET_SPEEDUP,"TRUE"
SIM_TX_EIDLE_DRIVE_LEVEL,"Z"
SRSTMODE,1'b0
TAPDLY_SET_TX,2'b00
TERM_RCAL_CFG,15'b100001000000010
TERM_RCAL_OVRD,3'b001
TRANS_TIME_RATE,8'b00001110
TST_RSV0,8'b00000000
TST_RSV1,8'b00000000
TXBUF_EN,"TRUE"
TXBUF_RESET_ON_RATE_CHANGE,"TRUE"
TXDLY_CFG,16'b1000000000010000
TXDLY_LCFG,16'b0000000000110000
TXDRV_FREQBAND,0
TXFE_CFG0,16'b0000001111000010
TXFE_CFG1,16'b0110110000000000
TXFE_CFG2,16'b0110110000000000
TXFE_CFG3,16'b0110110000000000
TXFIFO_ADDR_CFG,"LOW"
TXGBOX_FIFO_INIT_RD_ADDR,4
TXGEARBOX_EN,"FALSE"
TXOUT_DIV,4
TXPCSRESET_TIME,5'b00011
TXPHDLY_CFG0,16'b0110000001110000
TXPHDLY_CFG1,16'b0000000000001111
TXPH_CFG,16'b0000011100100011
TXPH_CFG2,16'b0000000000000000
TXPH_MONITOR_SEL,5'b00000
TXPI_CFG0,16'b0000000100000000
TXPI_CFG1,16'b0001000000000000
TXPI_GRAY_SEL,1'b0
TXPI_INVSTROBE_SEL,1'b0
TXPI_PPM,1'b0
TXPI_PPM_CFG,8'b00000000
TXPI_SYNFREQ_PPM,3'b001
TXPMARESET_TIME,5'b00011
TXREFCLKDIV2_SEL,1'b0
TXSWBST_BST,1
TXSWBST_EN,0
TXSWBST_MAG,4
TXSYNC_MULTILANE,1'b0
TXSYNC_OVRD,1'b0
TXSYNC_SKIP_DA,1'b0
TX_CLK25_DIV,4
TX_CLKMUX_EN,1'b1
TX_DATA_WIDTH,64
TX_DCC_LOOP_RST_CFG,16'b0000000000000100
TX_DEEMPH0,6'b000000
TX_DEEMPH1,6'b000000
TX_DEEMPH2,6'b000000
TX_DEEMPH3,6'b000000
TX_DIVRESET_TIME,5'b00001
TX_DRIVE_MODE,"DIRECT"
TX_EIDLE_ASSERT_DELAY,3'b100
TX_EIDLE_DEASSERT_DELAY,3'b011
TX_FABINT_USRCLK_FLOP,1'b0
TX_FIFO_BYP_EN,1'b0
TX_IDLE_DATA_ZERO,1'b0
TX_INT_DATAWIDTH,2
TX_LOOPBACK_DRIVE_HIZ,"FALSE"
TX_MAINCURSOR_SEL,1'b0
TX_MARGIN_FULL_0,7'b1011000
TX_MARGIN_FULL_1,7'b1010111
TX_MARGIN_FULL_2,7'b1010101
TX_MARGIN_FULL_3,7'b1010011
TX_MARGIN_FULL_4,7'b1010001
TX_MARGIN_LOW_0,7'b1001100
TX_MARGIN_LOW_1,7'b1001011
TX_MARGIN_LOW_2,7'b1001000
TX_MARGIN_LOW_3,7'b1000010
TX_MARGIN_LOW_4,7'b1000000
TX_PHICAL_CFG0,16'b0000000000100000
TX_PHICAL_CFG1,16'b0000000001000000
TX_PI_BIASSET,1
TX_PMADATA_OPT,1'b0
TX_PMA_POWER_SAVE,1'b0
TX_PMA_RSV0,16'b0000000000000000
TX_PMA_RSV1,16'b0000000000000000
TX_PROGCLK_SEL,"PREPI"
TX_PROGDIV_CFG,0.0
TX_PROGDIV_RATE,16'b0000000000000001
TX_RXDETECT_CFG,14'b00000000110010
TX_RXDETECT_REF,5
TX_SAMPLE_PERIOD,3'b111
TX_SW_MEAS,2'b00
TX_VREG_CTRL,3'b011
TX_VREG_PDB,1'b1
TX_VREG_VREFSEL,2'b10
TX_XCLK_SEL,"TXOUT"
USB_BOTH_BURST_IDLE,1'b0
USB_BURSTMAX_U3WAKE,7'b1111111
USB_BURSTMIN_U3WAKE,7'b1100011
USB_CLK_COR_EQ_EN,1'b0
USB_EXT_CNTL,1'b1
USB_IDLEMAX_POLLING,10'b1010111011
USB_IDLEMIN_POLLING,10'b0100101011
USB_LFPSPING_BURST,9'b000000101
USB_LFPSPOLLING_BURST,9'b000110001
USB_LFPSPOLLING_IDLE_MS,9'b000000100
USB_LFPSU1EXIT_BURST,9'b000011101
USB_LFPSU2LPEXIT_BURST_MS,9'b001100011
USB_LFPSU3WAKE_BURST_MS,9'b111110011
USB_LFPS_TPERIOD,4'b0011
USB_LFPS_TPERIOD_ACCURATE,1'b1
USB_MODE,1'b0
USB_PCIE_ERR_REP_DIS,1'b0
USB_PING_SATA_MAX_INIT,21
USB_PING_SATA_MIN_INIT,12
USB_POLL_SATA_MAX_BURST,8
USB_POLL_SATA_MIN_BURST,4
USB_RAW_ELEC,1'b0
USB_RXIDLE_P0_CTRL,1'b1
USB_TXIDLE_TUNE_ENABLE,1'b1
USB_U1_SATA_MAX_WAKE,7
USB_U1_SATA_MIN_WAKE,4
USB_U2_SAS_MAX_COM,64
USB_U2_SAS_MIN_COM,36
USE_PCS_CLK_PHASE_SEL,1'b0
Y_ALL_MODE,1'b0
