ENTITY Test IS PORT(
	k, d, l, c: IN STD_LOGIC;
	b: OUT STD_LOGIC
);
END Test;

architecture arch OF Test IS
	signal pomocni: STD_LOGIC_VECTOR(0 to 2);
BEGIN
prva: pomocni(0) <= (k or not d) and l;
druga: pomocni(1) <= (pomocni(0) nor l) or k;
treca: b <= pomocni(0) xor pomocni(1);
END arch;
	