<!DOCTYPE html>
<html lang="zh-CN">
    <head>
        <meta charset="utf-8">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="robots" content="noodp" />
        <title>Computer Organization and Architecture Cache Memory - Jungle&#39;s Blog</title><meta name="description" content="Welcome to Jungle&#39;s blog."><meta property="og:title" content="Computer Organization and Architecture Cache Memory" />
<meta property="og:description" content="Computer Organization and Architecture Cache Memory Outline Key terms Computer Memory System Overview Cache Memory Principles Elements of Cache Design Pentium 4 Cache Organization ARM Cache Organization Key terms access time
associative mapping
cache hit
cache line
cache memory
cache miss
data cache
direct access
direct mapping
high-performance computing
hit ratio
instruction cache
L1 cache
L2 cache
L3 cache
Locality
logical cache
memory hierarchy
multilevel cache
physical cache
random access" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-01-16T00:19:32+08:00" />
<meta property="article:modified_time" content="2023-01-16T00:19:32+08:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Computer Organization and Architecture Cache Memory"/>
<meta name="twitter:description" content="Computer Organization and Architecture Cache Memory Outline Key terms Computer Memory System Overview Cache Memory Principles Elements of Cache Design Pentium 4 Cache Organization ARM Cache Organization Key terms access time
associative mapping
cache hit
cache line
cache memory
cache miss
data cache
direct access
direct mapping
high-performance computing
hit ratio
instruction cache
L1 cache
L2 cache
L3 cache
Locality
logical cache
memory hierarchy
multilevel cache
physical cache
random access"/>
<meta name="application-name" content="Jungle&#39;s blog">
<meta name="apple-mobile-web-app-title" content="Jungle&#39;s blog"><meta name="theme-color" content="#ffffff"><meta name="msapplication-TileColor" content="#da532c"><link rel="shortcut icon" type="image/x-icon" href="/favicon.ico" />
        <link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
        <link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png"><link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png"><link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5"><link rel="manifest" href="/site.webmanifest"><link rel="canonical" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" /><link rel="prev" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" /><link rel="next" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" /><link rel="stylesheet" href="/css/page.min.css"><link rel="stylesheet" href="/css/home.min.css"><script type="application/ld+json">
    {
        "@context": "http://schema.org",
        "@type": "BlogPosting",
        "headline": "Computer Organization and Architecture Cache Memory",
        "inLanguage": "zh-CN",
        "mainEntityOfPage": {
            "@type": "WebPage",
            "@id": "https:\/\/Jungle430.github.io\/posts\/computer-organization-and-architecture\/computer-organization-and-architecture-cache-memory\/"
        },"genre": "posts","keywords": "Computer Organization and Architecture","wordcount":  1921 ,
        "url": "https:\/\/Jungle430.github.io\/posts\/computer-organization-and-architecture\/computer-organization-and-architecture-cache-memory\/","datePublished": "2023-01-16T00:19:32+08:00","dateModified": "2023-01-16T00:19:32+08:00","publisher": {
            "@type": "Organization",
            "name": "Jungle"},"author": {
                "@type": "Person",
                "name": "Jungle"
            },"description": ""
    }
    </script></head><body data-header-desktop="fixed" data-header-mobile="auto"><script>(window.localStorage && localStorage.getItem('theme') ? localStorage.getItem('theme') === 'dark' : ('' === 'auto' ? window.matchMedia('(prefers-color-scheme: dark)').matches : '' === 'dark')) && document.body.setAttribute('theme', 'dark');</script>

        <div id="mask"></div><div class="wrapper"><header class="desktop" id="header-desktop">
    <div class="header-wrapper">
        <div class="header-title">
            <a href="/" title="Jungle&#39;s Blog">Jungle&#39;s Blog</a>
        </div>
        <div class="menu">
            <div class="menu-inner"><a class="menu-item" href="/posts/">📚 文章 </a><a class="menu-item" href="/tags/">🏷️ 标签 </a><a class="menu-item" href="/categories/">🗃️ 分类 </a><a class="menu-item" href="/about/">👴 关于 </a><a class="menu-item" href="https://github.com/Jungle430" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw'></i>  </a><span class="menu-item delimiter"></span><a href="javascript:void(0);" class="menu-item theme-switch" title="切换主题">
                    <i class="fas fa-adjust fa-fw"></i>
                </a>
            </div>
        </div>
    </div>
</header><header class="mobile" id="header-mobile">
    <div class="header-container">
        <div class="header-wrapper">
            <div class="header-title">
                <a href="/" title="Jungle&#39;s Blog">Jungle&#39;s Blog</a>
            </div>
            <div class="menu-toggle" id="menu-toggle-mobile">
                <span></span><span></span><span></span>
            </div>
        </div>
        <div class="menu" id="menu-mobile"><a class="menu-item" href="/posts/" title="">📚文章</a><a class="menu-item" href="/tags/" title="">🏷️标签</a><a class="menu-item" href="/categories/" title="">🗃️分类</a><a class="menu-item" href="/about/" title="">👴关于</a><a class="menu-item" href="https://github.com/Jungle430" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw'></i></a><div class="menu-item"><a href="javascript:void(0);" class="theme-switch" title="切换主题">
                    <i class="fas fa-adjust fa-fw"></i>
                </a>
            </div></div>
    </div>
</header><main class="main">
                <div class="container"><div class="toc" id="toc-auto">
            <h2 class="toc-title">目录</h2>
            <div class="toc-content" id="toc-content-auto"></div>
        </div><article class="page single" data-toc="enable"><div class="single-card" ><h2 class="single-title animated flipInX">Computer Organization and Architecture Cache Memory</h2><div class="post-meta">
                <div class="post-meta-line"><span class="post-author"><a href="https://github.com/Jungle430" title="Author" target="_blank" rel="noopener noreffer author" class="author"><i class="fas fa-user-circle fa-fw"></i>Jungle</a></span>&nbsp;<span class="post-category">出版于  <a href="/categories/computer-organization-and-architecture/"><i class="far fa-folder fa-fw"></i>Computer Organization and Architecture</a></span></div>
                <div class="post-meta-line"><span><i class="far fa-calendar-alt fa-fw"></i>&nbsp;<time datetime="2023-01-16">2023-01-16</time></span>&nbsp;<span><i class="fas fa-pencil-alt fa-fw"></i>&nbsp;约 1921 字</span>&nbsp;
                    <span><i class="far fa-clock fa-fw"></i>&nbsp;预计阅读 10 分钟</span>&nbsp;</div>
            </div>
            
            <hr><div class="details toc" id="toc-static"  data-kept="">
                    <div class="details-summary toc-title">
                        <span>目录</span>
                        <span><i class="details-icon fas fa-angle-right"></i></span>
                    </div>
                    <div class="details-content toc-content" id="toc-content-static"><nav id="TableOfContents">
  <ul>
    <li><a href="#cache-memory">Cache Memory</a>
      <ul>
        <li><a href="#outline">Outline</a></li>
        <li><a href="#key-terms">Key terms</a></li>
        <li><a href="#computer-memory-system-overview">Computer Memory System Overview</a>
          <ul>
            <li><a href="#memory">Memory</a></li>
            <li><a href="#characteristics-of-memory-systems">Characteristics of Memory Systems</a>
              <ul>
                <li><a href="#location">Location</a></li>
                <li><a href="#capacity-unit">Capacity Unit</a></li>
                <li><a href="#capacity">Capacity</a></li>
                <li><a href="#unit-of-transfer">Unit of transfer</a></li>
                <li><a href="#access-methods---">Access methods ! ! !</a></li>
                <li><a href="#performance---">Performance ! ! !</a></li>
                <li><a href="#physical-types">Physical types</a></li>
                <li><a href="#physical-characteristics">Physical characteristics</a></li>
              </ul>
            </li>
            <li><a href="#the-memory-hierarchy">The Memory Hierarchy</a>
              <ul>
                <li><a href="#design-objectives">Design Objectives</a></li>
                <li><a href="#design-methods">Design methods</a></li>
                <li><a href="#the-hierarchy">The hierarchy</a></li>
                <li><a href="#diagram">Diagram</a></li>
              </ul>
            </li>
          </ul>
        </li>
        <li><a href="#cache-memory-principles">Cache Memory Principles</a>
          <ul>
            <li><a href="#locality-of-reference">Locality of Reference</a></li>
            <li><a href="#cache-memory-principles-1">Cache Memory Principles</a></li>
            <li><a href="#characteristic">Characteristic</a></li>
            <li><a href="#multi-level-cache">Multi-level cache</a></li>
            <li><a href="#typical-cache-organization">Typical cache organization</a></li>
          </ul>
        </li>
        <li><a href="#elements-of-cache-design">Elements of Cache Design</a>
          <ul>
            <li><a href="#virtual-address">Virtual address</a>
              <ul>
                <li><a href="#logic-cache">Logic cache</a></li>
                <li><a href="#physical-cache">Physical cache</a></li>
              </ul>
            </li>
            <li><a href="#cache-size">Cache size</a></li>
            <li><a href="#cache-hits-and-misses">Cache hits and misses</a></li>
            <li><a href="#cache-mapping---">Cache mapping ! ! !</a>
              <ul>
                <li><a href="#direct-mapping">Direct mapping</a></li>
                <li><a href="#associative-mapping">Associative mapping</a></li>
                <li><a href="#set-associative-mapping">Set Associative Mapping</a></li>
              </ul>
            </li>
            <li><a href="#replacement-algorithms">Replacement algorithms</a>
              <ul>
                <li><a href="#for-direct-mapping">For direct mapping</a></li>
                <li><a href="#for-associative-mapping">For associative mapping</a></li>
                <li><a href="#replacement-strategies">Replacement strategies</a></li>
              </ul>
            </li>
            <li><a href="#write-policy">Write policy</a>
              <ul>
                <li><a href="#write-through">Write through</a></li>
                <li><a href="#write-back">Write back</a></li>
              </ul>
            </li>
            <li><a href="#multilevel-caches">Multilevel Caches</a></li>
            <li><a href="#unified-and-split-caches">Unified and Split Caches</a></li>
          </ul>
        </li>
        <li><a href="#pentium-4-cache-organization">Pentium 4 Cache Organization</a></li>
        <li><a href="#arm-cache-organization">ARM Cache Organization</a></li>
      </ul>
    </li>
  </ul>
</nav></div>
                </div><div class="content" id="content"><h1 id="computer-organization-and-architecture">Computer Organization and Architecture</h1>
<h2 id="cache-memory">Cache Memory</h2>
<h3 id="outline">Outline</h3>
<ul>
<li>Key terms</li>
<li>Computer Memory System Overview</li>
<li>Cache Memory Principles</li>
<li>Elements of Cache Design</li>
<li>Pentium 4 Cache Organization</li>
<li>ARM Cache Organization</li>
</ul>
<h3 id="key-terms">Key terms</h3>
<ul>
<li>
<p>access time</p>
</li>
<li>
<p>associative mapping</p>
</li>
<li>
<p>cache hit</p>
</li>
<li>
<p>cache line</p>
</li>
<li>
<p>cache memory</p>
</li>
<li>
<p>cache miss</p>
</li>
<li>
<p>data cache</p>
</li>
<li>
<p>direct access</p>
</li>
<li>
<p>direct mapping</p>
</li>
<li>
<p>high-performance computing</p>
</li>
<li>
<p>hit ratio</p>
</li>
<li>
<p>instruction cache</p>
</li>
<li>
<p><code>L1</code> cache</p>
</li>
<li>
<p><code>L2</code> cache</p>
</li>
<li>
<p><code>L3</code> cache</p>
</li>
<li>
<p>Locality</p>
</li>
<li>
<p>logical cache</p>
</li>
<li>
<p>memory hierarchy</p>
</li>
<li>
<p>multilevel cache</p>
</li>
<li>
<p>physical cache</p>
</li>
<li>
<p>random access</p>
</li>
<li>
<p>replacement algorithm</p>
</li>
<li>
<p>set-associative mapping</p>
</li>
<li>
<p>spatial locality</p>
</li>
<li>
<p>split cache</p>
</li>
<li>
<p>Tag</p>
</li>
<li>
<p>temporal locality</p>
</li>
<li>
<p>unified cache</p>
</li>
<li>
<p>virtual cache</p>
</li>
<li>
<p>write back</p>
</li>
<li>
<p>write once</p>
</li>
<li>
<p>write through</p>
</li>
</ul>
<h3 id="computer-memory-system-overview">Computer Memory System Overview</h3>
<h4 id="memory">Memory</h4>
<ul>
<li>
<p><strong>In a <code>Von Neumann structured computer</code>, memory does not distinguish between instructions and data</strong></p>
</li>
<li>
<p><strong>The performance of memory is constantly improving, but it is far from the speed of CPU</strong></p>
</li>
<li>
<p>Leading to a growing performance difference between them, which seriously affects the overall performance of the computer</p>
</li>
</ul>
<h4 id="characteristics-of-memory-systems">Characteristics of Memory Systems</h4>
<h5 id="location">Location</h5>
<ul>
<li>
<p>The storage location mainly refers to whether the memory is <strong>inside or outside of the computer</strong></p>
</li>
<li>
<p>Inside memory</p>
<ul>
<li>Registers and Cache in CPU</li>
<li>Internal Cache and main memory</li>
</ul>
</li>
<li>
<p><strong>The processor needs to access these stores through the I/O controller, so it is called an external memory</strong></p>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter4-1.png" title="/img/Computer Organization and Architecture/chapter4-1.png" data-thumbnail="/img/Computer Organization and Architecture/chapter4-1.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter4-1.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter4-1.png, /img/Computer%20Organization%20and%20Architecture/chapter4-1.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter4-1.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter4-1.png" />
    </a>
<h5 id="capacity-unit">Capacity Unit</h5>
<ul>
<li>
<p><strong>Bit: 0 or 1</strong></p>
</li>
<li>
<p><strong>Byte: 8 bit</strong></p>
</li>
<li>
<p><strong>Word size</strong></p>
<ul>
<li>
<p>The natural unit of organisation</p>
</li>
<li>
<p><strong>Not a fixed length</strong></p>
</li>
<li>
<p><strong>Now it is generally 16 bit, 32 bit, or 64 bit</strong></p>
</li>
<li>
<p><strong>Most registers are one word</strong></p>
</li>
<li>
<p><strong>Integers may be in words</strong></p>
</li>
<li>
<p><strong>Instruction length is generally the same as the word</strong></p>
</li>
<li>
<p><strong>Bus width</strong></p>
</li>
</ul>
</li>
</ul>
<h5 id="capacity">Capacity</h5>
<ul>
<li>
<p>Capacity: the amount of information can be stored</p>
<ul>
<li>
<p>Number of addressable units</p>
</li>
<li>
<p>Unit size</p>
</li>
</ul>
</li>
<li>
<p>Addressable unit: refers to a storage unit that can be uniquely addressed in memory</p>
</li>
<li>
<p><strong>! ! !</strong>  $Capacity=Addressable\ unit\ number \times unit\ size\newline$</p>
<ul>
<li>Number of words</li>
<li>Number of Bytes</li>
</ul>
</li>
</ul>
<h5 id="unit-of-transfer">Unit of transfer</h5>
<ul>
<li>
<p><strong>Internal</strong></p>
<ul>
<li><strong>Usually governed by data bus width, word</strong></li>
</ul>
</li>
<li>
<p><strong>External</strong></p>
<ul>
<li><strong>Usually a block which is much larger than a word</strong></li>
</ul>
</li>
<li>
<p><strong>Addressable unit</strong></p>
<ul>
<li>
<p><strong>Smallest location which can be uniquely addressed</strong></p>
</li>
<li>
<p><strong>Word internally</strong></p>
</li>
<li>
<p><strong>Cluster on external disks</strong></p>
</li>
</ul>
</li>
</ul>
<h5 id="access-methods---">Access methods ! ! !</h5>
<ul>
<li>
<p><strong>Sequential</strong></p>
<ul>
<li>
<p><strong>Start at the beginning and read through in order</strong></p>
</li>
<li>
<p><strong>Access time depends on location of data and previous location</strong></p>
</li>
<li>
<p><strong>e.g. tape</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Direct</strong></p>
<ul>
<li>
<p><strong>Individual blocks have unique address</strong></p>
</li>
<li>
<p><strong>Access is by jumping to vicinity(nearly) plus sequential search</strong></p>
</li>
<li>
<p><strong>Access time depends on location and previous location</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Random</strong></p>
<ul>
<li>
<p><strong>Individual addresses identify locations exactly</strong></p>
</li>
<li>
<p><strong>Access time is independent of location or previous access</strong></p>
</li>
<li>
<p><strong>e.g. RAM</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Associative</strong></p>
<ul>
<li>
<p><strong>Data is located by a comparison with contents of a portion of the store</strong></p>
</li>
<li>
<p><strong>Access time is independent of location or previous access</strong></p>
</li>
<li>
<p><strong>e.g. cache</strong></p>
</li>
</ul>
</li>
</ul>
<h5 id="performance---">Performance ! ! !</h5>
<ul>
<li>
<p><strong>Access time</strong></p>
<ul>
<li>
<p>Time between presenting the address and getting the valid data</p>
</li>
<li>
<p><strong>For RAM: time to address the unit and perform the transfer</strong></p>
</li>
<li>
<p><strong>For non-RAM: time to position the R/W head over the desired location</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Memory Cycle time</strong></p>
<ul>
<li>
<p>Applied to RAM</p>
</li>
<li>
<p>Time may be required for the memory to “recover” before next access</p>
</li>
<li>
<p>$Memory\ Cycle\ time=access\ time+additional\ time\ required\ before\ next\ access\newline$</p>
</li>
</ul>
</li>
<li>
<p><strong>Transfer Rate</strong></p>
<ul>
<li>
<p>Rate at which data can be moved</p>
</li>
<li>
<p><strong>! ! ! For RAM</strong>: $Rate = \frac{1}{Cycle\ time}\newline$</p>
</li>
<li>
<p><strong>! ! ! For non-RAM</strong>: $Rate=\frac{N}{T_N-T_A}\newline$</p>
<ul>
<li>
<p>$N: number\ of\ bits\newline$</p>
</li>
<li>
<p>$T_N:time\ to\ write\ or\ read\ N\ bits\newline$</p>
</li>
<li>
<p>$T_A=average\ access\ time(time\ for\ location)\newline$</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h5 id="physical-types">Physical types</h5>
<ul>
<li>
<p>Semiconductor</p>
<ul>
<li>RAM</li>
</ul>
</li>
<li>
<p>Magnetic</p>
<ul>
<li>Disk &amp; Tape</li>
</ul>
</li>
<li>
<p>Optical</p>
<ul>
<li>CD &amp; DVD</li>
</ul>
</li>
<li>
<p>Others</p>
<ul>
<li>
<p>Bubble</p>
</li>
<li>
<p>Hologram</p>
</li>
</ul>
</li>
</ul>
<h5 id="physical-characteristics">Physical characteristics</h5>
<ul>
<li>
<p>Decay or not</p>
<ul>
<li>
<p>Decay: Flash disk</p>
</li>
<li>
<p>No decay: Hard disk</p>
</li>
</ul>
</li>
<li>
<p>Volatility or not</p>
<ul>
<li>
<p>Volatility: Memory</p>
</li>
<li>
<p>No volatility： Hard disk</p>
</li>
</ul>
</li>
<li>
<p>Erasable or not</p>
<ul>
<li>
<p>Erasable ：Hard disk</p>
</li>
<li>
<p>No erasable: CD-ROM</p>
</li>
</ul>
</li>
<li>
<p>Power consumption</p>
</li>
</ul>
<h4 id="the-memory-hierarchy">The Memory Hierarchy</h4>
<h5 id="design-objectives">Design Objectives</h5>
<ul>
<li>
<p>Major design objective of any memory system</p>
<ul>
<li>
<p>To provide adequate storage <strong>capacity</strong></p>
</li>
<li>
<p>An acceptable level of <strong>performance</strong></p>
</li>
<li>
<p>At a reasonable <strong>cost</strong></p>
</li>
</ul>
</li>
</ul>
<h5 id="design-methods">Design methods</h5>
<ul>
<li>Balance for $[cost,capacity,performance]\newline$
<ul>
<li><strong>Faster access time -&gt; greater cost per bit</strong></li>
<li><strong>Greater capacity -&gt; smaller cost per bit</strong></li>
<li><strong>Greater capacity -&gt; slower access time</strong></li>
</ul>
</li>
</ul>
<h5 id="the-hierarchy">The hierarchy</h5>
<ul>
<li>
<p>Use memory hierarchy</p>
<ul>
<li>Each level characterized by its size, access time, and cost per bit</li>
<li>Different levels of memory interact in some way</li>
</ul>
</li>
<li>
<p><strong>Goal</strong> $\rightarrow$ <strong>Try to basically match the speed of the CPU and the memory closest to it</strong></p>
</li>
</ul>
<h5 id="diagram">Diagram</h5>
<div class="mermaid" id="id-1"></div>
<h3 id="cache-memory-principles">Cache Memory Principles</h3>
<ul>
<li>
<p>What is cache?</p>
<ul>
<li>
<p>A high-speed memory <strong>faster than general RAM</strong></p>
</li>
<li>
<p><strong>Using expensive but faster <code>SRAM</code> technology</strong></p>
</li>
</ul>
</li>
<li>
<p>Use cache</p>
<ul>
<li>It is possible to build a computer which uses only static RAM, this would be very fast, but cost a very large amount</li>
</ul>
</li>
<li>
<p><strong>Hierarchy is the solution</strong></p>
</li>
</ul>
<h4 id="locality-of-reference">Locality of Reference</h4>
<ul>
<li>Most programs are highly sequential; the next instruction usually comes from the next memory location</li>
<li>Data is usually structured, and data in these structures normally are stored in continuous memory locations</li>
<li><strong>Short loops are a common program structure, especially for the innermost sets of nested loops. This means that the same small set of instructions is used over and over</strong></li>
</ul>
<p><code>Good spatial locality</code></p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span><span class="lnt">8
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-c++" data-lang="c++"><span class="line"><span class="cl"><span class="k">template</span> <span class="o">&lt;</span><span class="n">std</span><span class="o">::</span><span class="n">size_t</span> <span class="n">M</span><span class="p">,</span> <span class="n">std</span><span class="o">::</span><span class="n">size_t</span> <span class="n">N</span><span class="o">&gt;</span>
</span></span><span class="line"><span class="cl"><span class="kt">int</span> <span class="n">fun1</span><span class="p">(</span><span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">array</span><span class="o">&lt;</span><span class="n">std</span><span class="o">::</span><span class="n">array</span><span class="o">&lt;</span><span class="kt">int</span><span class="p">,</span> <span class="n">N</span><span class="o">&gt;</span><span class="p">,</span> <span class="n">M</span><span class="o">&gt;&amp;</span> <span class="n">arr</span><span class="p">)</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="kt">int</span> <span class="n">sum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="k">for</span> <span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">size_t</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">M</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">		<span class="k">for</span> <span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">size_t</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">N</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">			<span class="n">sum</span> <span class="o">+=</span> <span class="n">arr</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="n">j</span><span class="p">];</span>
</span></span><span class="line"><span class="cl">	<span class="k">return</span> <span class="n">sum</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p><code>bad spatial locality</code></p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span><span class="lnt">8
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-c++" data-lang="c++"><span class="line"><span class="cl"><span class="k">template</span> <span class="o">&lt;</span><span class="n">std</span><span class="o">::</span><span class="n">size_t</span> <span class="n">M</span><span class="p">,</span> <span class="n">std</span><span class="o">::</span><span class="n">size_t</span> <span class="n">N</span><span class="o">&gt;</span>
</span></span><span class="line"><span class="cl"><span class="kt">int</span> <span class="n">fun2</span><span class="p">(</span><span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">array</span><span class="o">&lt;</span><span class="n">std</span><span class="o">::</span><span class="n">array</span><span class="o">&lt;</span><span class="kt">int</span><span class="p">,</span> <span class="n">N</span><span class="o">&gt;</span><span class="p">,</span> <span class="n">M</span><span class="o">&gt;&amp;</span> <span class="n">arr</span><span class="p">)</span> <span class="p">{</span>
</span></span><span class="line"><span class="cl">	<span class="kt">int</span> <span class="n">sum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">	<span class="k">for</span> <span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">size_t</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">N</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">		<span class="k">for</span> <span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">size_t</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">M</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">			<span class="n">sum</span> <span class="o">+=</span> <span class="n">arr</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="n">j</span><span class="p">];</span>
</span></span><span class="line"><span class="cl">	<span class="k">return</span> <span class="n">sum</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="p">}</span>
</span></span></code></pre></td></tr></table>
</div>
</div><h4 id="cache-memory-principles-1">Cache Memory Principles</h4>
<ul>
<li>
<p>Cache stores a small part of memory data</p>
<ul>
<li>
<p><strong>If the data required by the CPU is in the cache, it will read the cache directly without reading the memory</strong></p>
</li>
<li>
<p><strong>If the required data is not in the cache, read the memory and update the cache</strong></p>
</li>
</ul>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter4-4.png" title="/img/Computer Organization and Architecture/chapter4-4.png" data-thumbnail="/img/Computer Organization and Architecture/chapter4-4.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter4-4.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter4-4.png, /img/Computer%20Organization%20and%20Architecture/chapter4-4.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter4-4.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter4-4.png" />
    </a>
<h4 id="characteristic">Characteristic</h4>
<ul>
<li>
<p>Small amount</p>
</li>
<li>
<p><strong>Fast access - Operate at nearly the speed of the processor</strong></p>
</li>
<li>
<p>Sits between normal main memory and CPU</p>
</li>
<li>
<p>May be located on CPU chip or module</p>
</li>
<li>
<p>Very expensive</p>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter4-2.png" title="/img/Computer Organization and Architecture/chapter4-2.png" data-thumbnail="/img/Computer Organization and Architecture/chapter4-2.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter4-2.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter4-2.png, /img/Computer%20Organization%20and%20Architecture/chapter4-2.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter4-2.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter4-2.png" />
    </a>
<h4 id="multi-level-cache">Multi-level cache</h4>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter4-3.png" title="/img/Computer Organization and Architecture/chapter4-3.png" data-thumbnail="/img/Computer Organization and Architecture/chapter4-3.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter4-3.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter4-3.png, /img/Computer%20Organization%20and%20Architecture/chapter4-3.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter4-3.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter4-3.png" />
    </a>
<h4 id="typical-cache-organization">Typical cache organization</h4>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter4-5.png" title="/img/Computer Organization and Architecture/chapter4-5.png" data-thumbnail="/img/Computer Organization and Architecture/chapter4-5.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter4-5.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter4-5.png, /img/Computer%20Organization%20and%20Architecture/chapter4-5.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter4-5.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter4-5.png" />
    </a>
<h3 id="elements-of-cache-design">Elements of Cache Design</h3>
<ul>
<li>
<p>Cache Addresses</p>
</li>
<li>
<p>Cache Size</p>
</li>
<li>
<p>Mapping Function</p>
</li>
<li>
<p>Replacement Algorithm</p>
</li>
<li>
<p>Write Policy</p>
</li>
<li>
<p>Line Size</p>
</li>
<li>
<p>Number of Cache</p>
</li>
</ul>
<h4 id="virtual-address">Virtual address</h4>
<ul>
<li>
<p><strong>A technology of Memory Management</strong></p>
<ul>
<li><strong>Allows programs to address memory from a logical point of view, without regard to the amount of main memory physically available</strong></li>
</ul>
</li>
<li>
<p>A memory expansion technology</p>
<ul>
<li>It will not change the size of the physical space of memory, but it can make the way of program accessing memory more flexible</li>
</ul>
</li>
<li>
<p><strong>Hardware memory management unit (<code>MMU</code>) translates each virtual address into a physical address</strong></p>
</li>
</ul>
<hr>
<p><strong>Logic cache and Physical cache</strong></p>
<ul>
<li>
<p>Logic cache: Between processor and virtual memory management unit</p>
</li>
<li>
<p>Physical cache: Between <code>MMU</code> and main memory</p>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter4-6.png" title="/img/Computer Organization and Architecture/chapter4-6.png" data-thumbnail="/img/Computer Organization and Architecture/chapter4-6.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter4-6.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter4-6.png, /img/Computer%20Organization%20and%20Architecture/chapter4-6.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter4-6.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter4-6.png" />
    </a>
<h5 id="logic-cache">Logic cache</h5>
<ul>
<li>
<p>Processor accesses cache directly, without going through the <code>MMU</code>(Memory management Unit)</p>
</li>
<li>
<p><strong>Virtual addresses use same address space for different applications(logicial)</strong></p>
</li>
<li>
<p><strong>Must flush cache on each context switch</strong></p>
</li>
</ul>
<h5 id="physical-cache">Physical cache</h5>
<ul>
<li>
<p>Physical cache stores data using main memory physical addresses</p>
</li>
<li>
<p><strong>Logical address is translated into the physical address by the <code>MMU</code>, and then the cache is accessed</strong></p>
</li>
</ul>
<h4 id="cache-size">Cache size</h4>
<ul>
<li>More cache size is expensive</li>
<li>More cache is faster(<code>up to a point</code>)</li>
<li><strong>Checking cache for data takes time</strong></li>
</ul>
<h4 id="cache-hits-and-misses">Cache hits and misses</h4>
<ul>
<li>
<p>Cache hits</p>
<ul>
<li>
<p>The CPU requested data is in cache, thus cache can pass the contents to the CPU</p>
</li>
<li>
<p>Hit Ratio: The fraction of memory access found in the upper level</p>
</li>
<li>
<p>$Hit\ Time=Access\ Time+Time\ to\ determine\ hit\ or\ miss(scan\ the\ cache)\newline$</p>
</li>
<li>
<p>$Hit\ Ratio=\frac{N_{hit}}{N_{hit}+N_{total}}\newline$</p>
</li>
</ul>
</li>
<li>
<p>Cache miss</p>
<ul>
<li>The requested data is not in cache, it must be read from the memory</li>
<li>$Miss\ Ratio=1-Hit\ Ratio\newline$</li>
<li>$Miss\ Penalty=Time\ to\ replace\ a\ block\ in\ the\ cache+Time\ to\ deliver\ the\ missed\ data\ to\ the\ processor\newline$</li>
</ul>
</li>
<li>
<p><strong>Cache performance is often measured in terms of the</strong> $\frac {hit}{miss}$  <strong>ratio</strong></p>
</li>
<li>
<p>$T_{average}=Hit\ Ratio \times T_{hit}+Miss\ Ratio \times T_{miss}=Hit\ Ratio \times T_{hit}+(1-Hit\ Ratio) \times T_{miss}\newline$</p>
</li>
</ul>
<h4 id="cache-mapping---">Cache mapping ! ! !</h4>
<div class="bilibili"><iframe src="//player.bilibili.com/player.html?bvid=BV1BE411D7ii&page=67"></iframe></div>

<h5 id="direct-mapping">Direct mapping</h5>
<ul>
<li>
<p><strong>Each block of main memory maps to only one cache line</strong></p>
<ul>
<li><strong>If a block is in cache, it must be in one specific place</strong></li>
</ul>
</li>
<li>
<p>Address is in two parts</p>
<ul>
<li>
<p><strong>Least Significant w bits identify unique word</strong></p>
</li>
<li>
<p><strong>Most Significant s bits specify one memory block</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>The <code>MSBs</code> are split into a cache line field r and a tag of s-r (most significant)</strong></p>
</li>
</ul>
<div class="mermaid" id="id-2"></div>
<p><strong>Characteristics of direct mapping</strong></p>
<ul>
<li>Fixed location for given block</li>
<li><strong>Frequent replacement operations, low hit rate</strong></li>
<li><strong>jitter</strong>
<ul>
<li>If a program accesses 2 blocks that map to the same line repeatedly, cache misses are very high</li>
</ul>
</li>
</ul>
<h5 id="associative-mapping">Associative mapping</h5>
<ul>
<li>
<p>A main memory block can load into any line of cache</p>
<ul>
<li>
<p>Memory address is interpreted as tag and word</p>
</li>
<li>
<p>Tag uniquely identifies block of memory</p>
</li>
<li>
<p>Every line’s tag is examined for a match</p>
</li>
</ul>
</li>
<li>
<p><strong>Mapping is quite flexible</strong></p>
</li>
<li>
<p><strong>Cache searching gets complex</strong></p>
</li>
</ul>
<div class="mermaid" id="id-3"></div>
<p><strong>Characteristics of associative mapping</strong></p>
<ul>
<li>
<p>Advantage</p>
<ul>
<li>Flexibility</li>
</ul>
</li>
<li>
<p>Disadvantage</p>
<ul>
<li>
<p>Large tag memory</p>
</li>
<li>
<p>The complex circuitry required to examine the tags of all caches lines in parallel</p>
</li>
</ul>
</li>
<li>
<p><strong>Replacement algorithms are important to maximize the hit ratio</strong></p>
</li>
</ul>
<h5 id="set-associative-mapping">Set Associative Mapping</h5>
<ul>
<li>
<p>Cache is divided into a number of sets cache</p>
<ul>
<li>
<p>Each set contains a number of lines</p>
</li>
<li>
<p>A given block maps to any line in a given set</p>
</li>
</ul>
</li>
<li>
<p><strong>Use set field to determine cache set to look in</strong></p>
</li>
<li>
<p><strong>Compare tag field to see if we have a hit</strong></p>
</li>
</ul>
<div class="mermaid" id="id-4"></div>
<h4 id="replacement-algorithms">Replacement algorithms</h4>
<h5 id="for-direct-mapping">For direct mapping</h5>
<ul>
<li>When a new block in the memory needs to be written to the cache, you can only replace the data in the previous cache</li>
</ul>
<h5 id="for-associative-mapping">For associative mapping</h5>
<ul>
<li>
<p>If there are blank lines in the corresponding multiple lines, write them directly</p>
</li>
<li>
<p>If there is no blank row in the corresponding multiple rows, you need to determine which row to overwrite</p>
</li>
</ul>
<h5 id="replacement-strategies">Replacement strategies</h5>
<ul>
<li>
<p><strong>Least Recently used (<code>LRU</code>)</strong></p>
<ul>
<li><strong>usage time of the cache line needs to be recorded</strong></li>
</ul>
</li>
<li>
<p><strong>First in first out (<code>FIFO</code>)</strong></p>
<ul>
<li><strong>replace block that has been in cache longest</strong></li>
</ul>
</li>
<li>
<p><strong>Least frequently used</strong></p>
<ul>
<li><strong>replace block which has had fewest hits(by OS)</strong></li>
</ul>
</li>
<li>
<p><strong>Random</strong></p>
</li>
</ul>
<h4 id="write-policy">Write policy</h4>
<ul>
<li>content in cache are updated</li>
<li>there are multiple CPUs in the system</li>
<li><strong>I/O may address main memory directly. Bringing data consistency problems</strong></li>
</ul>
<h5 id="write-through">Write through</h5>
<ul>
<li>
<p><strong>All writes go to main memory as well as cache</strong></p>
</li>
<li>
<p>Multiple CPUs can monitor main memory traffic to keep local (to CPU) cache up to date</p>
</li>
<li>
<p><strong>Lots of traffic</strong></p>
</li>
<li>
<p><strong>Slows down writes</strong></p>
</li>
</ul>
<h5 id="write-back">Write back</h5>
<ul>
<li>
<p>Updates initially made in cache only</p>
</li>
<li>
<p><strong>Update bit for cache slot is set when update occurs</strong></p>
</li>
<li>
<p><strong>If block is to be replaced, write to main memory only if update bit is set</strong></p>
</li>
<li>
<p><strong>I/O must access main memory through cache</strong></p>
</li>
</ul>
<hr>
<ul>
<li>
<p><strong>In multi CPU architecture, there is a cache consistency problem when sharing memory</strong></p>
</li>
<li>
<p><strong><code>DMA</code> may also have consistency problems</strong></p>
</li>
</ul>
<hr>
<p><strong>Cache Coherency</strong></p>
<ul>
<li>
<p>Bus watching with write through</p>
</li>
<li>
<p>Hardware transparency</p>
<ul>
<li>The hardware method is used to ensure that all changes to main memory through cache will be reflected in all caches at the same time</li>
</ul>
</li>
<li>
<p>Noncacheable memory</p>
<ul>
<li>
<p>Part of the main memory is shared by multiple processors</p>
</li>
<li>
<p>All accesses to shared main memory will result in cache invalidation</p>
</li>
<li>
<p>The shared data in the memory will not be copied to the cache</p>
</li>
</ul>
</li>
</ul>
<h4 id="multilevel-caches">Multilevel Caches</h4>
<ul>
<li>High logic density enables caches on chip</li>
<li>Common to use both on and off chip cache</li>
</ul>
<h4 id="unified-and-split-caches">Unified and Split Caches</h4>
<ul>
<li>
<p><strong>Split Cache -&gt; there was an architecture using two L1(Level 1) caches, one for storing data and the other for storing instructions</strong></p>
<ul>
<li>
<p>When instructions are needed, access the <strong>instruction cache</strong></p>
</li>
<li>
<p>Access the <strong>data cache</strong> when data is needed</p>
</li>
</ul>
</li>
</ul>
<hr>
<ul>
<li>
<p>Advantages of unified cache</p>
<ul>
<li>
<p>Easy design &amp; implement</p>
</li>
<li>
<p>Balances load of instruction and data fetch</p>
</li>
<li>
<p>Higher hit rate</p>
</li>
</ul>
</li>
<li>
<p>Advantages of split cache</p>
<ul>
<li>
<p><strong>Eliminates cache contention between instruction fetch/decode unit and execution unit</strong></p>
</li>
<li>
<p><strong>Important in pipelining</strong></p>
</li>
</ul>
</li>
</ul>
<h3 id="pentium-4-cache-organization">Pentium 4 Cache Organization</h3>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter4-7.png" title="/img/Computer Organization and Architecture/chapter4-7.png" data-thumbnail="/img/Computer Organization and Architecture/chapter4-7.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter4-7.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter4-7.png, /img/Computer%20Organization%20and%20Architecture/chapter4-7.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter4-7.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter4-7.png" />
    </a>
<h3 id="arm-cache-organization">ARM Cache Organization</h3>
<ul>
<li>
<p>Small FIFO write buffer</p>
<ul>
<li>
<p>Enhances memory write performance</p>
</li>
<li>
<p>Between cache and main memory</p>
</li>
<li>
<p>Much small than cache</p>
</li>
<li>
<p>Data put in write buffer at processor clock speed</p>
</li>
<li>
<p>Processor continues execution</p>
</li>
<li>
<p>External write in parallel until empty</p>
</li>
<li>
<p>If buffer full, processor stalls</p>
</li>
</ul>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter4-8.png" title="/img/Computer Organization and Architecture/chapter4-8.png" data-thumbnail="/img/Computer Organization and Architecture/chapter4-8.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter4-8.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter4-8.png, /img/Computer%20Organization%20and%20Architecture/chapter4-8.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter4-8.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter4-8.png" />
    </a>
</div><div class="post-footer" id="post-footer">
    <div class="post-info"><div class="post-info-tag"><span><a href="/tags/computer-organization-and-architecture/">Computer Organization and Architecture</a>
                </span></div><div class="post-info-line"><div class="post-info-mod">
                <span>更新于 2023-01-16</span>
            </div><div class="post-info-mod"></div>
        </div><div class="post-info-share">
            <span><a href="javascript:void(0);" title="分享到 Twitter" data-sharer="twitter" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" data-title="Computer Organization and Architecture Cache Memory" data-hashtags="Computer Organization and Architecture"><i class="fab fa-twitter fa-fw"></i></a><a href="javascript:void(0);" title="分享到 Facebook" data-sharer="facebook" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" data-hashtag="Computer Organization and Architecture"><i class="fab fa-facebook-square fa-fw"></i></a><a href="javascript:void(0);" title="分享到 Linkedin" data-sharer="linkedin" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/"><i class="fab fa-linkedin fa-fw"></i></a><a href="javascript:void(0);" title="分享到 WhatsApp" data-sharer="whatsapp" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" data-title="Computer Organization and Architecture Cache Memory" data-web><i class="fab fa-whatsapp fa-fw"></i></a><a href="javascript:void(0);" title="分享到 Line" data-sharer="line" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" data-title="Computer Organization and Architecture Cache Memory"><i class="fab fa-line fa-fw"></i></a><a href="javascript:void(0);" title="分享到 微博" data-sharer="weibo" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" data-title="Computer Organization and Architecture Cache Memory"><i class="fab fa-weibo fa-fw"></i></a><a href="javascript:void(0);" title="分享到 Myspace" data-sharer="myspace" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" data-title="Computer Organization and Architecture Cache Memory" data-description=""><i data-svg-src="/lib/simple-icons/icons/myspace.min.svg"></i></a><a href="javascript:void(0);" title="分享到 Blogger" data-sharer="blogger" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" data-title="Computer Organization and Architecture Cache Memory" data-description=""><i class="fab fa-blogger fa-fw"></i></a><a href="javascript:void(0);" title="分享到 百度" data-sharer="baidu" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" data-title="Computer Organization and Architecture Cache Memory"><i data-svg-src="/lib/simple-icons/icons/baidu.min.svg"></i></a><a href="javascript:void(0);" title="分享到 Evernote" data-sharer="evernote" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" data-title="Computer Organization and Architecture Cache Memory"><i class="fab fa-evernote fa-fw"></i></a></span>
        </div></div><div class="post-nav"><a href="/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" class="prev" rel="prev" title="Computer Organization and Architecture Top Level View of Computer Function and Interconnection"><i class="fas fa-angle-left fa-fw"></i>Previous Post</a>
            <a href="/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" class="next" rel="next" title="Computer Organization and Architecture Internal Memory">Next Post<i class="fas fa-angle-right fa-fw"></i></a></div></div>
</div></article></div>
            </main>
            <footer class="footer"><div class="footer-container"><div class="footer-line">由 <a href="https://gohugo.io/" target="_blank" rel="noopener noreffer" title="Hugo 0.105.0">Hugo</a> 强力驱动 | 主题 - <a href="https://github.com/khusika/FeelIt" target="_blank" rel="noopener noreffer" title="FeelIt 1.0.1"><i class="fas fa-hand-holding-heart fa-fw"></i> FeelIt</a>
        </div><div class="footer-line" itemscope itemtype="http://schema.org/CreativeWork"><i class="far fa-copyright fa-fw"></i><span itemprop="copyrightYear">2022 - 2024</span><span class="author" itemprop="copyrightHolder">&nbsp;<a href="https://github.com/Jungle430">Jungle</a></span>&nbsp;|&nbsp;<span class="license"><a rel="license external nofollow noopener noreffer" href="https://creativecommons.org/licenses/by-nc/4.0/" target="_blank">CC BY-NC 4.0</a></span></div>
</div>
<script>
if ('serviceWorker' in navigator) {
    navigator.serviceWorker
        .register('/sw.min.js?version=0.0.1', { scope: '/' })
        .then(() => {
            console.info('Jungle\u0027s Blog\u00A0Service Worker Registered');
        }, err => console.error('Jungle\u0027s Blog\u00A0Service Worker registration failed: ', err));

    navigator.serviceWorker
        .ready
        .then(() => {
            console.info('Jungle\u0027s Blog\u00A0Service Worker Ready');
        });
}
</script>
</footer>
        </div>

        <div id="fixed-buttons"><a href="#" id="back-to-top" class="fixed-button" title="回到顶部">
                <i class="fas fa-chevron-up fa-fw"></i>
            </a></div><link rel="stylesheet" href="/lib/fontawesome-free/all.min.css"><link rel="stylesheet" href="/lib/animate/animate.min.css"><link rel="stylesheet" href="/lib/katex/katex.min.css"><link rel="stylesheet" href="/lib/katex/copy-tex.min.css"><script src="https://polyfill.io/v3/polyfill.min.js?features=Array.prototype.fill%2CArray.prototype.find%2CArray.from%2CIntersectionObserver%2CMath.sign%2CObject.assign%2CPromise%2CObject.entries%2Chtml5shiv%2CObject.values%2Cfetch%2CElement.prototype.after"></script><script src="/lib/lazysizes/lazysizes.min.js"></script><script src="/lib/clipboard/clipboard.min.js"></script><script src="/lib/sharer/sharer.min.js"></script><script src="/lib/katex/katex.min.js"></script><script src="/lib/katex/auto-render.min.js"></script><script src="/lib/katex/copy-tex.min.js"></script><script src="/lib/katex/mhchem.min.js"></script><script src="/lib/mermaid/mermaid.min.js"></script><script>window.config={"code":{"copyTitle":"复制到剪贴板","maxShownLines":100},"comment":{},"data":{"id-1":"classDiagram\nclass InboardMemory {\n\tRegisters\n\tCache\n\tMain Memory\n}\nclass OutboardStorage {\n\tMagnetic Disk\n\tCD-ROW\n\tCD-RW\n\tDVD+RW\n\tDVD-RAM\n}\nclass OffLineStorage {\n\tMagnetic Tape\n\tMO\n\tWORM\n}\nInboardMemory--\u003eOutboardStorage\nOutboardStorage--\u003eOffLineStorage","id-2":"graph LR\nA(Tag)\nB(Line number for cache)\nC(address for block)\nA----B----C","id-3":"graph LR\nA(Tag)\nB(address for block)\nA----B","id-4":"graph LR\nA(Tag)\nB(group number for cache)\nC(address for block)\nA----B----C"},"math":{"delimiters":[{"display":true,"left":"$$","right":"$$"},{"display":true,"left":"\\[","right":"\\]"},{"display":false,"left":"$","right":"$"},{"display":false,"left":"\\(","right":"\\)"}],"strict":false}};</script><script src="/js/theme.min.js"></script></body></html>
