Analysis & Synthesis report for MCU
Wed Aug 28 11:56:47 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |MCU|USART:URT|UART:RxTx|UART_RX:uart_rx_i|rx_pstate
 12. State Machine - |MCU|USART:URT|UART:RxTx|UART_TX:uart_tx_i|tx_pstate
 13. State Machine - |MCU|unsigned_division:UD|Divider:Division|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|altsyncram_nb03:altsyncram1
 20. Source assignments for MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|altsyncram_ck13:altsyncram1
 21. Parameter Settings for User Entity Instance: Top-level Entity: |MCU
 22. Parameter Settings for User Entity Instance: MIPS:CPU
 23. Parameter Settings for User Entity Instance: MIPS:CPU|BidirPin:BiDirPin1
 24. Parameter Settings for User Entity Instance: MIPS:CPU|Ifetch:IFE
 25. Parameter Settings for User Entity Instance: MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory
 26. Parameter Settings for User Entity Instance: MIPS:CPU|Execute:EXE|shifter:Shftr
 27. Parameter Settings for User Entity Instance: MIPS:CPU|dmemory:MEM
 28. Parameter Settings for User Entity Instance: MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory
 29. Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_LEDR
 30. Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_HEX0
 31. Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_HEX1
 32. Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_HEX2
 33. Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_HEX3
 34. Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_HEX4
 35. Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_HEX5
 36. Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_SW
 37. Parameter Settings for User Entity Instance: InterruptController:IC|BidirPin:BiDirPin_IE
 38. Parameter Settings for User Entity Instance: InterruptController:IC|BidirPin:BiDirPin_IFG
 39. Parameter Settings for User Entity Instance: InterruptController:IC|BidirPin:BiDirPin_TYPE
 40. Parameter Settings for User Entity Instance: unsigned_division:UD|BidirPin:BiDirPin_DIVIDEND
 41. Parameter Settings for User Entity Instance: unsigned_division:UD|BidirPin:BiDirPin_DIVISOR
 42. Parameter Settings for User Entity Instance: unsigned_division:UD|BidirPin:BiDirPin_QUOTIENT
 43. Parameter Settings for User Entity Instance: unsigned_division:UD|BidirPin:BiDirPin_RESIDUE
 44. Parameter Settings for User Entity Instance: USART:URT|BidirPin:BiDirPin_UCTL
 45. Parameter Settings for User Entity Instance: USART:URT|BidirPin:BiDirPin_TXBF
 46. Parameter Settings for User Entity Instance: USART:URT|BidirPin:BiDirPin_RXBF
 47. Parameter Settings for User Entity Instance: USART:URT|UART:RxTx
 48. Parameter Settings for User Entity Instance: USART:URT|UART:RxTx|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 49. Parameter Settings for User Entity Instance: USART:URT|UART:RxTx|UART_TX:uart_tx_i
 50. Parameter Settings for User Entity Instance: USART:URT|UART:RxTx|UART_RX:uart_rx_i
 51. Parameter Settings for User Entity Instance: BasicTimer:BT|BidirPin:BiDirPin_CTL
 52. Parameter Settings for User Entity Instance: BasicTimer:BT|BidirPin:BiDirPin_CNT
 53. Parameter Settings for User Entity Instance: BasicTimer:BT|BidirPin:BiDirPin_BTCCR0
 54. Parameter Settings for User Entity Instance: BasicTimer:BT|BidirPin:BiDirPin_BTCCR1
 55. altsyncram Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "BasicTimer:BT|BidirPin:BiDirPin_CTL"
 57. Port Connectivity Checks: "USART:URT|BidirPin:BiDirPin_RXBF"
 58. Port Connectivity Checks: "USART:URT"
 59. Port Connectivity Checks: "unsigned_division:UD|BidirPin:BiDirPin_RESIDUE"
 60. Port Connectivity Checks: "unsigned_division:UD|BidirPin:BiDirPin_QUOTIENT"
 61. Port Connectivity Checks: "InterruptController:IC|BidirPin:BiDirPin_TYPE"
 62. Port Connectivity Checks: "InterruptController:IC|BidirPin:BiDirPin_IFG"
 63. Port Connectivity Checks: "InterruptController:IC|BidirPin:BiDirPin_IE"
 64. Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_SW"
 65. Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_HEX5"
 66. Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_HEX4"
 67. Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_HEX3"
 68. Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_HEX2"
 69. Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_HEX1"
 70. Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_HEX0"
 71. Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_LEDR"
 72. Port Connectivity Checks: "GPIO:IO"
 73. Port Connectivity Checks: "MIPS:CPU|Idecode:ID"
 74. Port Connectivity Checks: "MIPS:CPU"
 75. In-System Memory Content Editor Settings
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Aug 28 11:56:46 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; MCU                                            ;
; Top-level Entity Name           ; MCU                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1837                                           ;
; Total pins                      ; 109                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 65,536                                         ;
; Total DSP Blocks                ; 2                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; MCU                ; MCU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+
; ../DUT/uart/uart.vhd                                               ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/uart/uart.vhd                                                          ;             ;
; ../DUT/uart/comp/uart_tx.vhd                                       ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_tx.vhd                                                  ;             ;
; ../DUT/uart/comp/uart_rx.vhd                                       ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_rx.vhd                                                  ;             ;
; ../DUT/uart/comp/uart_parity.vhd                                   ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_parity.vhd                                              ;             ;
; ../DUT/uart/comp/uart_debouncer.vhd                                ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_debouncer.vhd                                           ;             ;
; ../DUT/Shifter.vhd                                                 ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/Shifter.vhd                                                            ;             ;
; ../DUT/MIPS.vhd                                                    ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/MIPS.vhd                                                               ;             ;
; ../DUT/MCU.vhd                                                     ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd                                                                ;             ;
; ../DUT/InterruptController.vhd                                     ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/InterruptController.vhd                                                ;             ;
; ../DUT/IFETCH.vhd                                                  ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/IFETCH.vhd                                                             ;             ;
; ../DUT/IDECODE.vhd                                                 ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/IDECODE.vhd                                                            ;             ;
; ../DUT/hexDecoder.vhd                                              ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/hexDecoder.vhd                                                         ;             ;
; ../DUT/GPIO.vhd                                                    ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/GPIO.vhd                                                               ;             ;
; ../DUT/EXECUTE.vhd                                                 ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/EXECUTE.vhd                                                            ;             ;
; ../DUT/DMEMORY.vhd                                                 ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/DMEMORY.vhd                                                            ;             ;
; ../DUT/CONTROL.vhd                                                 ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/CONTROL.vhd                                                            ;             ;
; ../DUT/BidirPin.vhd                                                ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/BidirPin.vhd                                                           ;             ;
; ../DUT/BasicTimer.vhd                                              ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd                                                         ;             ;
; Divider.vhd                                                        ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/QUARTUS/Divider.vhd                                                        ;             ;
; unsigned_division.vhd                                              ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/QUARTUS/unsigned_division.vhd                                              ;             ;
; ../DUT/uart/USART.vhd                                              ; yes             ; User VHDL File                               ; /home/jam/Downloads/MIPScpu/Code/DUT/uart/USART.vhd                                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/jam/altera/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/jam/altera/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/jam/altera/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/jam/altera/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; /home/jam/altera/quartus/libraries/megafunctions/aglobal231.inc                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/jam/altera/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/jam/altera/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/jam/altera/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/jam/altera/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; db/altsyncram_r124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_r124.tdf                                             ;             ;
; db/altsyncram_nb03.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_nb03.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/jam/altera/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/jam/altera/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/jam/altera/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                          ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/jam/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
; db/altsyncram_1544.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_1544.tdf                                             ;             ;
; db/altsyncram_ck13.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_ck13.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/jam/altera/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/sldbd6043e6/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/jam/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 2120        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 2430        ;
;     -- 7 input functions                    ; 57          ;
;     -- 6 input functions                    ; 1419        ;
;     -- 5 input functions                    ; 383         ;
;     -- 4 input functions                    ; 231         ;
;     -- <=3 input functions                  ; 340         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1837        ;
;                                             ;             ;
; I/O pins                                    ; 109         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 65536       ;
;                                             ;             ;
; Total DSP Blocks                            ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 1616        ;
; Total fan-out                               ; 21911       ;
; Average fan-out                             ; 4.81        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MCU                                                                                                                                    ; 2430 (528)          ; 1837 (0)                  ; 65536             ; 2          ; 109  ; 0            ; |MCU                                                                                                                                                                                                                                                                                                                                            ; MCU                               ; work         ;
;    |BasicTimer:BT|                                                                                                                      ; 88 (88)             ; 108 (108)                 ; 0                 ; 0          ; 0    ; 0            ; |MCU|BasicTimer:BT                                                                                                                                                                                                                                                                                                                              ; BasicTimer                        ; work         ;
;    |GPIO:IO|                                                                                                                            ; 15 (15)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO:IO                                                                                                                                                                                                                                                                                                                                    ; GPIO                              ; work         ;
;    |InterruptController:IC|                                                                                                             ; 37 (37)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|InterruptController:IC                                                                                                                                                                                                                                                                                                                     ; InterruptController               ; work         ;
;    |MIPS:CPU|                                                                                                                           ; 1496 (0)            ; 1137 (0)                  ; 65536             ; 2          ; 0    ; 0            ; |MCU|MIPS:CPU                                                                                                                                                                                                                                                                                                                                   ; MIPS                              ; work         ;
;       |Execute:EXE|                                                                                                                     ; 407 (316)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |MCU|MIPS:CPU|Execute:EXE                                                                                                                                                                                                                                                                                                                       ; Execute                           ; work         ;
;          |shifter:Shftr|                                                                                                                ; 91 (91)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|Execute:EXE|shifter:Shftr                                                                                                                                                                                                                                                                                                         ; shifter                           ; work         ;
;       |Idecode:ID|                                                                                                                      ; 876 (876)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|Idecode:ID                                                                                                                                                                                                                                                                                                                        ; Idecode                           ; work         ;
;       |Ifetch:IFE|                                                                                                                      ; 118 (68)            ; 74 (8)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|Ifetch:IFE                                                                                                                                                                                                                                                                                                                        ; Ifetch                            ; work         ;
;          |altsyncram:\quartos:inst_memory|                                                                                              ; 50 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory                                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_r124:auto_generated|                                                                                            ; 50 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_r124                   ; work         ;
;                |altsyncram_nb03:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|altsyncram_nb03:altsyncram1                                                                                                                                                                                                                             ; altsyncram_nb03                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 50 (32)             ; 66 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |control:CTL|                                                                                                                     ; 36 (36)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|control:CTL                                                                                                                                                                                                                                                                                                                       ; control                           ; work         ;
;       |dmemory:MEM|                                                                                                                     ; 59 (8)              ; 68 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|dmemory:MEM                                                                                                                                                                                                                                                                                                                       ; dmemory                           ; work         ;
;          |altsyncram:\quartos:data_memory|                                                                                              ; 51 (0)              ; 68 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_1544:auto_generated|                                                                                            ; 51 (0)              ; 68 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_1544                   ; work         ;
;                |altsyncram_ck13:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|altsyncram_ck13:altsyncram1                                                                                                                                                                                                                            ; altsyncram_ck13                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 51 (34)             ; 68 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;    |USART:URT|                                                                                                                          ; 55 (4)              ; 128 (72)                  ; 0                 ; 0          ; 0    ; 0            ; |MCU|USART:URT                                                                                                                                                                                                                                                                                                                                  ; USART                             ; work         ;
;       |UART:RxTx|                                                                                                                       ; 51 (12)             ; 56 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |MCU|USART:URT|UART:RxTx                                                                                                                                                                                                                                                                                                                        ; UART                              ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i|                                                                                  ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|USART:URT|UART:RxTx|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                                                                                                                                                                                                                                            ; UART_DEBOUNCER                    ; work         ;
;          |UART_RX:uart_rx_i|                                                                                                            ; 17 (17)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|USART:URT|UART:RxTx|UART_RX:uart_rx_i                                                                                                                                                                                                                                                                                                      ; UART_RX                           ; work         ;
;          |UART_TX:uart_tx_i|                                                                                                            ; 21 (21)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|USART:URT|UART:RxTx|UART_TX:uart_tx_i                                                                                                                                                                                                                                                                                                      ; UART_TX                           ; work         ;
;    |hexDecoder:HD0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|hexDecoder:HD0                                                                                                                                                                                                                                                                                                                             ; hexDecoder                        ; work         ;
;    |hexDecoder:HD1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|hexDecoder:HD1                                                                                                                                                                                                                                                                                                                             ; hexDecoder                        ; work         ;
;    |hexDecoder:HD2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|hexDecoder:HD2                                                                                                                                                                                                                                                                                                                             ; hexDecoder                        ; work         ;
;    |hexDecoder:HD3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|hexDecoder:HD3                                                                                                                                                                                                                                                                                                                             ; hexDecoder                        ; work         ;
;    |hexDecoder:HD4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|hexDecoder:HD4                                                                                                                                                                                                                                                                                                                             ; hexDecoder                        ; work         ;
;    |hexDecoder:HD5|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|hexDecoder:HD5                                                                                                                                                                                                                                                                                                                             ; hexDecoder                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 109 (1)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 108 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 108 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 108 (1)             ; 112 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 107 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 107 (74)            ; 106 (78)                  ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |unsigned_division:UD|                                                                                                               ; 60 (9)              ; 267 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |MCU|unsigned_division:UD                                                                                                                                                                                                                                                                                                                       ; unsigned_division                 ; work         ;
;       |Divider:Division|                                                                                                                ; 51 (51)             ; 139 (139)                 ; 0                 ; 0          ; 0    ; 0            ; |MCU|unsigned_division:UD|Divider:Division                                                                                                                                                                                                                                                                                                      ; Divider                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|altsyncram_nb03:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|altsyncram_ck13:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
+----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MCU|USART:URT|UART:RxTx|UART_RX:uart_rx_i|rx_pstate                                                     ;
+---------------------+-------------------+---------------------+--------------------+--------------------+----------------+
; Name                ; rx_pstate.stopbit ; rx_pstate.paritybit ; rx_pstate.databits ; rx_pstate.startbit ; rx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+----------------+
; rx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0              ;
; rx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 1              ;
; rx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 1              ;
; rx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 1              ;
; rx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MCU|USART:URT|UART:RxTx|UART_TX:uart_tx_i|tx_pstate                                                                        ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |MCU|unsigned_division:UD|Divider:Division|state              ;
+------------------+----------------+-----------+------------------+------------+
; Name             ; state.complete ; state.mid ; state.processing ; state.idle ;
+------------------+----------------+-----------+------------------+------------+
; state.idle       ; 0              ; 0         ; 0                ; 0          ;
; state.processing ; 0              ; 0         ; 1                ; 1          ;
; state.mid        ; 0              ; 1         ; 0                ; 1          ;
; state.complete   ; 1              ; 0         ; 0                ; 1          ;
+------------------+----------------+-----------+------------------+------------+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+-----------------------------------------------------------+----------------------------------------+
; Register name                                             ; Reason for Removal                     ;
+-----------------------------------------------------------+----------------------------------------+
; USART:URT|RXBF_reg[8..31]                                 ; Stuck at GND due to stuck port data_in ;
; InterruptController:IC|TYPE_reg[0,1,6,7]                  ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][11]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][31]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][30]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][29]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][28]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][27]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][26]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][25]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][24]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][23]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][22]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][21]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][20]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][19]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][18]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][17]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][16]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][15]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][14]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][13]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][12]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][10]                 ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][9]                  ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][8]                  ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][7]                  ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][6]                  ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][5]                  ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][4]                  ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][3]                  ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][2]                  ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][1]                  ; Stuck at GND due to stuck port data_in ;
; MIPS:CPU|Idecode:ID|register_array[0][0]                  ; Stuck at GND due to stuck port data_in ;
; InterruptController:IC|irq_rising[0]                      ; Stuck at GND due to stuck port clock   ;
; USART:URT|UART:RxTx|UART_TX:uart_tx_i|tx_pstate.paritybit ; Stuck at GND due to stuck port data_in ;
; USART:URT|UART:RxTx|UART_RX:uart_rx_i|rx_pstate.paritybit ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 63                    ;                                        ;
+-----------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                             ;
+------------------------------------+---------------------------+----------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------------+---------------------------+----------------------------------------+
; InterruptController:IC|TYPE_reg[7] ; Stuck at GND              ; InterruptController:IC|irq_rising[0]   ;
;                                    ; due to stuck port data_in ;                                        ;
+------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1837  ;
; Number of registers using Synchronous Clear  ; 978   ;
; Number of registers using Synchronous Load   ; 225   ;
; Number of registers using Asynchronous Clear ; 640   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1720  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; InterruptController:IC|IE_reg[0]                                                                                                                                                                                                                                                                                                ; 1       ;
; InterruptController:IC|IE_reg[1]                                                                                                                                                                                                                                                                                                ; 2       ;
; InterruptController:IC|IE_reg[2]                                                                                                                                                                                                                                                                                                ; 2       ;
; InterruptController:IC|IE_reg[3]                                                                                                                                                                                                                                                                                                ; 2       ;
; InterruptController:IC|IE_reg[4]                                                                                                                                                                                                                                                                                                ; 2       ;
; InterruptController:IC|IE_reg[5]                                                                                                                                                                                                                                                                                                ; 2       ;
; BasicTimer:BT|BTCTL_reg[5]                                                                                                                                                                                                                                                                                                      ; 35      ;
; InterruptController:IC|IE_reg[6]                                                                                                                                                                                                                                                                                                ; 2       ;
; InterruptController:IC|IE_reg[7]                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 11                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MCU|MIPS:CPU|Ifetch:IFE|PC[7]                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |MCU|USART:URT|UART:RxTx|uart_clk_cnt[1]                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|InterruptController:IC|reset_counter[0]                                                                                                                                          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[16][1]                                                                                                                                        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[8][27]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[24][3]                                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[24][28]                                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[4][15]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[20][2]                                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[20][22]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[12][2]                                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[12][24]                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[28][4]                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[28][18]                                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[2][13]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[18][4]                                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[18][26]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[10][1]                                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[10][6]                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[26][3]                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[26][20]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[6][1]                                                                                                                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[6][27]                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[22][2]                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[22][18]                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[14][2]                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[14][19]                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[30][4]                                                                                                                                        ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[30][7]                                                                                                                                        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[1][17]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[17][0]                                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[17][30]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[9][3]                                                                                                                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[9][27]                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[25][3]                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[25][16]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[5][0]                                                                                                                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[5][20]                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[21][0]                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[21][13]                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[13][2]                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[13][15]                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[29][3]                                                                                                                                        ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[29][22]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[3][1]                                                                                                                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[3][26]                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[19][4]                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[19][5]                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[11][1]                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[11][12]                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[27][3]                                                                                                                                        ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[27][27]                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[7][2]                                                                                                                                         ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[7][5]                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[23][4]                                                                                                                                        ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[23][15]                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[15][3]                                                                                                                                        ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[15][8]                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[31][4]                                                                                                                                        ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |MCU|MIPS:CPU|Idecode:ID|register_array[31][20]                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |MCU|BasicTimer:BT|BTCNT_reg[24]                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MCU|USART:URT|UART:RxTx|UART_RX:uart_rx_i|rx_bit_count[0]                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MCU|USART:URT|UART:RxTx|UART_TX:uart_tx_i|tx_bit_count[2]                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MCU|USART:URT|UART:RxTx|UART_RX:uart_rx_i|rx_ticks[3]                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MCU|USART:URT|UART:RxTx|UART_TX:uart_tx_i|tx_ticks[2]                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MCU|InterruptController:IC|TYPE_reg[4]                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |MCU|unsigned_division:UD|Divider:Division|counter[1]                                                                                                                                 ;
; 5:1                ; 31 bits   ; 93 LEs        ; 0 LEs                ; 93 LEs                 ; Yes        ; |MCU|unsigned_division:UD|Divider:Division|AQ[11]                                                                                                                                     ;
; 7:1                ; 31 bits   ; 124 LEs       ; 0 LEs                ; 124 LEs                ; Yes        ; |MCU|unsigned_division:UD|Divider:Division|AQ[36]                                                                                                                                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |MCU|MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |MCU|MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Execute:EXE|shifter:Shftr|row[3][5]                                                                                                                                     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Execute:EXE|shifter:Shftr|row[3][19]                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Execute:EXE|shifter:Shftr|row[5][21]                                                                                                                                    ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Execute:EXE|shifter:Shftr|row[1][20]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Execute:EXE|Binput[28]                                                                                                                                                  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; No         ; |MCU|MIPS:CPU|Idecode:ID|write_register_address[1]                                                                                                                                    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Execute:EXE|shifter:Shftr|row[5][29]                                                                                                                                    ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Execute:EXE|Mux3                                                                                                                                                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Idecode:ID|Mux33                                                                                                                                                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Idecode:ID|Mux14                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Ifetch:IFE|Next_PC_out[1]                                                                                                                                               ;
; 16:1               ; 15 bits   ; 150 LEs       ; 105 LEs              ; 45 LEs                 ; No         ; |MCU|MIPS:CPU|Execute:EXE|Mux34                                                                                                                                                       ;
; 16:1               ; 16 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |MCU|MIPS:CPU|Execute:EXE|Mux18                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Execute:EXE|shifter:Shftr|row[5][31]                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Idecode:ID|write_data[1]                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Idecode:ID|write_data[2]                                                                                                                                                ;
; 8:1                ; 21 bits   ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:CPU|Idecode:ID|write_data[30]                                                                                                                                               ;
; 23:1               ; 24 bits   ; 360 LEs       ; 360 LEs              ; 0 LEs                  ; No         ; |MCU|DataBUS[19]                                                                                                                                                                      ;
; 23:1               ; 4 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |MCU|DataBUS[7]                                                                                                                                                                       ;
; 23:1               ; 4 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |MCU|DataBUS[2]                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|altsyncram_nb03:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|altsyncram_ck13:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MCU ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; sim            ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CPU ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; sim            ; 0     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CPU|BidirPin:BiDirPin1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CPU|Ifetch:IFE ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; sim            ; 0     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; ITCM.hex             ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_r124      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CPU|Execute:EXE|shifter:Shftr ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 32    ; Signed Integer                                         ;
; k              ; 5     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CPU|dmemory:MEM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; sim            ; 0     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; DTCM.hex             ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_1544      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_LEDR ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_HEX0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_HEX1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_HEX2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_HEX3 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_HEX4 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_HEX5 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:IO|BidirPin:BiDirPin_SW ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InterruptController:IC|BidirPin:BiDirPin_IE ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InterruptController:IC|BidirPin:BiDirPin_IFG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InterruptController:IC|BidirPin:BiDirPin_TYPE ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsigned_division:UD|BidirPin:BiDirPin_DIVIDEND ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsigned_division:UD|BidirPin:BiDirPin_DIVISOR ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsigned_division:UD|BidirPin:BiDirPin_QUOTIENT ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsigned_division:UD|BidirPin:BiDirPin_RESIDUE ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USART:URT|BidirPin:BiDirPin_UCTL ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USART:URT|BidirPin:BiDirPin_TXBF ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USART:URT|BidirPin:BiDirPin_RXBF ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USART:URT|UART:RxTx ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                       ;
; baud_rate      ; 9600     ; Signed Integer                       ;
; parity_bit     ; none     ; String                               ;
; use_debouncer  ; true     ; Enumerated                           ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USART:URT|UART:RxTx|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USART:URT|UART:RxTx|UART_TX:uart_tx_i ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; parity_bit     ; none  ; String                                                    ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USART:URT|UART:RxTx|UART_RX:uart_rx_i ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; parity_bit     ; none  ; String                                                    ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BasicTimer:BT|BidirPin:BiDirPin_CTL ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BasicTimer:BT|BidirPin:BiDirPin_CNT ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BasicTimer:BT|BidirPin:BiDirPin_BTCCR0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BasicTimer:BT|BidirPin:BiDirPin_BTCCR1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory  ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 0                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 0                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BasicTimer:BT|BidirPin:BiDirPin_CTL"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "USART:URT|BidirPin:BiDirPin_RXBF"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; din  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "USART:URT"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rxerror ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsigned_division:UD|BidirPin:BiDirPin_RESIDUE"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; din  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsigned_division:UD|BidirPin:BiDirPin_QUOTIENT"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; din  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InterruptController:IC|BidirPin:BiDirPin_TYPE"                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InterruptController:IC|BidirPin:BiDirPin_IFG"                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InterruptController:IC|BidirPin:BiDirPin_IE"                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_SW"                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_HEX5"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_HEX4"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_HEX3"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_HEX2"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_HEX1"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_HEX0"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:IO|BidirPin:BiDirPin_LEDR"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:IO"                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; hex0_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex1_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex2_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex3_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex4_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex5_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:CPU|Idecode:ID"                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; shamt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:CPU"                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; address[10..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                        ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; 0              ; ITCM        ; 32    ; 1024  ; Read/Write ; MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated  ;
; 1              ; DTCM        ; 32    ; 1024  ; Read/Write ; MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1725                        ;
;     CLR               ; 51                          ;
;     ENA               ; 121                         ;
;     ENA CLR           ; 414                         ;
;     ENA CLR SCLR SLD  ; 31                          ;
;     ENA CLR SLD       ; 85                          ;
;     ENA SCLR          ; 922                         ;
;     ENA SLD           ; 64                          ;
;     SCLR              ; 18                          ;
;     SLD               ; 6                           ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 2327                        ;
;     arith             ; 190                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 71                          ;
;         2 data inputs ; 54                          ;
;         5 data inputs ; 64                          ;
;     extend            ; 55                          ;
;         7 data inputs ; 55                          ;
;     normal            ; 2082                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 98                          ;
;         4 data inputs ; 219                         ;
;         5 data inputs ; 289                         ;
;         6 data inputs ; 1396                        ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 163                         ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 14.10                       ;
; Average LUT depth     ; 9.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Wed Aug 28 11:56:18 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/uart/uart.vhd
    Info (12022): Found design unit 1: UART-FULL File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/uart.vhd Line: 56
    Info (12023): Found entity 1: UART File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/uart.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_tx.vhd
    Info (12022): Found design unit 1: UART_TX-FULL File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_tx.vhd Line: 31
    Info (12023): Found entity 1: UART_TX File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_tx.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-FULL File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_rx.vhd Line: 31
    Info (12023): Found entity 1: UART_RX File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_rx.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_parity.vhd
    Info (12022): Found design unit 1: UART_PARITY-FULL File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_parity.vhd Line: 25
    Info (12023): Found entity 1: UART_PARITY File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_parity.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_debouncer.vhd
    Info (12022): Found design unit 1: UART_DEBOUNCER-RTL File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_debouncer.vhd Line: 27
    Info (12023): Found entity 1: UART_DEBOUNCER File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/comp/uart_debouncer.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/TB/MCU_tester_struct.vhd
    Info (12022): Found design unit 1: MCU_tester-struct File: /home/jam/Downloads/MIPScpu/Code/TB/MCU_tester_struct.vhd Line: 45
    Info (12023): Found entity 1: MCU_tester File: /home/jam/Downloads/MIPScpu/Code/TB/MCU_tester_struct.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/TB/MCU_tb_struct.vhd
    Info (12022): Found design unit 1: MCU_tb-struct File: /home/jam/Downloads/MIPScpu/Code/TB/MCU_tb_struct.vhd Line: 31
    Info (12023): Found entity 1: MCU_tb File: /home/jam/Downloads/MIPScpu/Code/TB/MCU_tb_struct.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/Shifter.vhd
    Info (12022): Found design unit 1: shifter-shifter_arch File: /home/jam/Downloads/MIPScpu/Code/DUT/Shifter.vhd Line: 22
    Info (12023): Found entity 1: shifter File: /home/jam/Downloads/MIPScpu/Code/DUT/Shifter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/MIPS.vhd
    Info (12022): Found design unit 1: MIPS-structure File: /home/jam/Downloads/MIPScpu/Code/DUT/MIPS.vhd Line: 21
    Info (12023): Found entity 1: MIPS File: /home/jam/Downloads/MIPScpu/Code/DUT/MIPS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd
    Info (12022): Found design unit 1: MCU-structure File: /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd Line: 26
    Info (12023): Found entity 1: MCU File: /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/InterruptController.vhd
    Info (12022): Found design unit 1: InterruptController-behavior File: /home/jam/Downloads/MIPScpu/Code/DUT/InterruptController.vhd Line: 22
    Info (12023): Found entity 1: InterruptController File: /home/jam/Downloads/MIPScpu/Code/DUT/InterruptController.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/IFETCH.vhd
    Info (12022): Found design unit 1: Ifetch-behavior File: /home/jam/Downloads/MIPScpu/Code/DUT/IFETCH.vhd Line: 30
    Info (12023): Found entity 1: Ifetch File: /home/jam/Downloads/MIPScpu/Code/DUT/IFETCH.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/IDECODE.vhd
    Info (12022): Found design unit 1: Idecode-behavior File: /home/jam/Downloads/MIPScpu/Code/DUT/IDECODE.vhd Line: 27
    Info (12023): Found entity 1: Idecode File: /home/jam/Downloads/MIPScpu/Code/DUT/IDECODE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/hexDecoder.vhd
    Info (12022): Found design unit 1: hexDecoder-struct File: /home/jam/Downloads/MIPScpu/Code/DUT/hexDecoder.vhd Line: 14
    Info (12023): Found entity 1: hexDecoder File: /home/jam/Downloads/MIPScpu/Code/DUT/hexDecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/GPIO.vhd
    Info (12022): Found design unit 1: GPIO-behavior File: /home/jam/Downloads/MIPScpu/Code/DUT/GPIO.vhd Line: 24
    Info (12023): Found entity 1: GPIO File: /home/jam/Downloads/MIPScpu/Code/DUT/GPIO.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/EXECUTE.vhd
    Info (12022): Found design unit 1: Execute-behavior File: /home/jam/Downloads/MIPScpu/Code/DUT/EXECUTE.vhd Line: 25
    Info (12023): Found entity 1: Execute File: /home/jam/Downloads/MIPScpu/Code/DUT/EXECUTE.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/DMEMORY.vhd
    Info (12022): Found design unit 1: dmemory-behavior File: /home/jam/Downloads/MIPScpu/Code/DUT/DMEMORY.vhd Line: 22
    Info (12023): Found entity 1: dmemory File: /home/jam/Downloads/MIPScpu/Code/DUT/DMEMORY.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/CONTROL.vhd
    Info (12022): Found design unit 1: control-behavior File: /home/jam/Downloads/MIPScpu/Code/DUT/CONTROL.vhd Line: 28
    Info (12023): Found entity 1: control File: /home/jam/Downloads/MIPScpu/Code/DUT/CONTROL.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/BidirPin.vhd
    Info (12022): Found design unit 1: BidirPin-comb File: /home/jam/Downloads/MIPScpu/Code/DUT/BidirPin.vhd Line: 13
    Info (12023): Found entity 1: BidirPin File: /home/jam/Downloads/MIPScpu/Code/DUT/BidirPin.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd
    Info (12022): Found design unit 1: BasicTimer-behavior File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 17
    Info (12023): Found entity 1: BasicTimer File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Divider.vhd
    Info (12022): Found design unit 1: Divider-Behavioral File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/Divider.vhd Line: 18
    Info (12023): Found entity 1: Divider File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/Divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file unsigned_division.vhd
    Info (12022): Found design unit 1: unsigned_division-behavior File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/unsigned_division.vhd Line: 18
    Info (12023): Found entity 1: unsigned_division File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/unsigned_division.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/Code/DUT/uart/USART.vhd
    Info (12022): Found design unit 1: USART-behavior File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/USART.vhd Line: 22
    Info (12023): Found entity 1: USART File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/USART.vhd Line: 6
Info (12127): Elaborating entity "MCU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(154): object "Err" assigned a value but never read File: /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd Line: 154
Info (12128): Elaborating entity "MIPS" for hierarchy "MIPS:CPU" File: /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd Line: 173
Info (12128): Elaborating entity "BidirPin" for hierarchy "MIPS:CPU|BidirPin:BiDirPin1" File: /home/jam/Downloads/MIPScpu/Code/DUT/MIPS.vhd Line: 151
Info (12128): Elaborating entity "Ifetch" for hierarchy "MIPS:CPU|Ifetch:IFE" File: /home/jam/Downloads/MIPScpu/Code/DUT/MIPS.vhd Line: 167
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory" File: /home/jam/Downloads/MIPScpu/Code/DUT/IFETCH.vhd Line: 57
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory" File: /home/jam/Downloads/MIPScpu/Code/DUT/IFETCH.vhd Line: 57
Info (12133): Instantiated megafunction "MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory" with the following parameter: File: /home/jam/Downloads/MIPScpu/Code/DUT/IFETCH.vhd Line: 57
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ITCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ITCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r124.tdf
    Info (12023): Found entity 1: altsyncram_r124 File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_r124.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r124" for hierarchy "MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated" File: /home/jam/altera/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nb03.tdf
    Info (12023): Found entity 1: altsyncram_nb03 File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_nb03.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nb03" for hierarchy "MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|altsyncram_nb03:altsyncram1" File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_r124.tdf Line: 35
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/jam/Downloads/MIPScpu/Code/QUARTUS/ITCM.hex -- setting all initial values to 0 File: /home/jam/Downloads/MIPScpu/Code/DUT/IFETCH.vhd Line: 57
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_r124.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_r124.tdf Line: 36
Info (12133): Instantiated megafunction "MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_r124.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1230259021"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/jam/altera/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/jam/altera/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MIPS:CPU|Ifetch:IFE|altsyncram:\quartos:inst_memory|altsyncram_r124:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /home/jam/altera/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Idecode" for hierarchy "MIPS:CPU|Idecode:ID" File: /home/jam/Downloads/MIPScpu/Code/DUT/MIPS.vhd Line: 186
Info (12128): Elaborating entity "control" for hierarchy "MIPS:CPU|control:CTL" File: /home/jam/Downloads/MIPScpu/Code/DUT/MIPS.vhd Line: 205
Info (12128): Elaborating entity "Execute" for hierarchy "MIPS:CPU|Execute:EXE" File: /home/jam/Downloads/MIPScpu/Code/DUT/MIPS.vhd Line: 224
Info (12128): Elaborating entity "shifter" for hierarchy "MIPS:CPU|Execute:EXE|shifter:Shftr" File: /home/jam/Downloads/MIPScpu/Code/DUT/EXECUTE.vhd Line: 47
Info (12128): Elaborating entity "dmemory" for hierarchy "MIPS:CPU|dmemory:MEM" File: /home/jam/Downloads/MIPScpu/Code/DUT/MIPS.vhd Line: 240
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory" File: /home/jam/Downloads/MIPScpu/Code/DUT/DMEMORY.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory" File: /home/jam/Downloads/MIPScpu/Code/DUT/DMEMORY.vhd Line: 54
Info (12133): Instantiated megafunction "MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory" with the following parameter: File: /home/jam/Downloads/MIPScpu/Code/DUT/DMEMORY.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DTCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=DTCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 12 File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_1544.tdf Line: 61
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 12 File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_1544.tdf Line: 64
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side B specified but total number of address lines is 12 File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_1544.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1544.tdf
    Info (12023): Found entity 1: altsyncram_1544 File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_1544.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1544" for hierarchy "MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated" File: /home/jam/altera/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ck13.tdf
    Info (12023): Found entity 1: altsyncram_ck13 File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_ck13.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ck13" for hierarchy "MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|altsyncram_ck13:altsyncram1" File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_1544.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/jam/Downloads/MIPScpu/Code/QUARTUS/DTCM.hex -- setting all initial values to 0 File: /home/jam/Downloads/MIPScpu/Code/DUT/DMEMORY.vhd Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_1544.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_1544.tdf Line: 38
Info (12133): Instantiated megafunction "MIPS:CPU|dmemory:MEM|altsyncram:\quartos:data_memory|altsyncram_1544:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/altsyncram_1544.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1146372941"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "GPIO" for hierarchy "GPIO:IO" File: /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd Line: 189
Warning (10036): Verilog HDL or VHDL warning at GPIO.vhd(46): object "Din_SW" assigned a value but never read File: /home/jam/Downloads/MIPScpu/Code/DUT/GPIO.vhd Line: 46
Info (12128): Elaborating entity "InterruptController" for hierarchy "InterruptController:IC" File: /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd Line: 206
Warning (10036): Verilog HDL or VHDL warning at InterruptController.vhd(34): object "Din_TYPE" assigned a value but never read File: /home/jam/Downloads/MIPScpu/Code/DUT/InterruptController.vhd Line: 34
Warning (10873): Using initial value X (don't care) for net "irq_clr[6]" at InterruptController.vhd(41) File: /home/jam/Downloads/MIPScpu/Code/DUT/InterruptController.vhd Line: 41
Info (12128): Elaborating entity "unsigned_division" for hierarchy "unsigned_division:UD" File: /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd Line: 226
Warning (10036): Verilog HDL or VHDL warning at unsigned_division.vhd(56): object "Dout_RESIDUE" assigned a value but never read File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/unsigned_division.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at unsigned_division.vhd(57): object "Dout_QUOTIENT" assigned a value but never read File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/unsigned_division.vhd Line: 57
Info (12128): Elaborating entity "Divider" for hierarchy "unsigned_division:UD|Divider:Division" File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/unsigned_division.vhd Line: 99
Info (12128): Elaborating entity "USART" for hierarchy "USART:URT" File: /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd Line: 238
Warning (10541): VHDL Signal Declaration warning at USART.vhd(17): used implicit default value for signal "RXIFG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/USART.vhd Line: 17
Warning (10036): Verilog HDL or VHDL warning at USART.vhd(71): object "Din_RXBF" assigned a value but never read File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/USART.vhd Line: 71
Warning (10873): Using initial value X (don't care) for net "Dout_RXBF[31..8]" at USART.vhd(67) File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/USART.vhd Line: 67
Info (12128): Elaborating entity "UART" for hierarchy "USART:URT|UART:RxTx" File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/USART.vhd Line: 118
Info (12128): Elaborating entity "UART_DEBOUNCER" for hierarchy "USART:URT|UART:RxTx|UART_DEBOUNCER:\use_debouncer_g:debouncer_i" File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/uart.vhd Line: 94
Info (12128): Elaborating entity "UART_TX" for hierarchy "USART:URT|UART:RxTx|UART_TX:uart_tx_i" File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/uart.vhd Line: 113
Info (12128): Elaborating entity "UART_RX" for hierarchy "USART:URT|UART:RxTx|UART_RX:uart_rx_i" File: /home/jam/Downloads/MIPScpu/Code/DUT/uart/uart.vhd Line: 133
Info (12128): Elaborating entity "BasicTimer" for hierarchy "BasicTimer:BT" File: /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd Line: 253
Info (12128): Elaborating entity "hexDecoder" for hierarchy "hexDecoder:HD0" File: /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd Line: 263
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.08.28.11:56:30 Progress: Loading sldbd6043e6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/jam/Downloads/MIPScpu/Code/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer BasicTimer:BT|SelCLK File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 52
    Warning (19017): Found clock multiplexer BasicTimer:BT|SelCLK~0 File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 52
    Warning (19017): Found clock multiplexer BasicTimer:BT|SelCLK~1 File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 52
    Warning (19017): Found clock multiplexer BasicTimer:BT|SelCLK~2 File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 52
    Warning (19017): Found clock multiplexer BasicTimer:BT|Mux4 File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 114
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "DataBUS[31]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[30]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[29]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[28]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[27]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[26]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[25]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[24]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[23]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[22]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[21]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[20]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[19]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[18]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[17]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[16]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[15]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[14]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[13]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[12]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[11]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[10]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[9]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[8]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[7]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[6]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[5]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[4]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[3]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[2]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[1]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
    Warning (13048): Converted tri-state node "DataBUS[0]" into a selector File: /home/jam/Downloads/MIPScpu/Code/DUT/BasicTimer.vhd Line: 190
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC[0]" is stuck at GND File: /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd Line: 11
    Warning (13410): Pin "PC[1]" is stuck at GND File: /home/jam/Downloads/MIPScpu/Code/DUT/MCU.vhd Line: 11
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4184 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 95 output pins
    Info (21061): Implemented 4004 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 547 megabytes
    Info: Processing ended: Wed Aug 28 11:56:47 2024
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:52


