{"top":"global.cascade",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U10":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U9":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U7":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U9.out","add_all__U10.in0"],
          ["mul_d2__U7.out","add_all__U10.in1"],
          ["add_all__U11.in0","add_all__U10.out"],
          ["const_term_U8.out","add_all__U11.in1"],
          ["self.out","add_all__U11.out"],
          ["mul_d0__U3.out","add_all__U9.in0"],
          ["mul_d1__U5.out","add_all__U9.in1"],
          ["mul_d0__U3.in0","coeff_0_U2.out"],
          ["mul_d1__U5.in0","coeff_1_U4.out"],
          ["mul_d2__U7.in0","coeff_2_U6.out"],
          ["self.d.0","mul_d0__U3.in1"],
          ["self.d.1","mul_d1__U5.in1"],
          ["self.d.2","mul_d2__U7.in1"]
        ]
      },
      "aff__U105":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0108"]}
          },
          "mul_d0__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U107.out","add_all__U113.in0"],
          ["mul_d1__U109.out","add_all__U113.in1"],
          ["add_all__U114.in0","add_all__U113.out"],
          ["mul_d2__U111.out","add_all__U114.in1"],
          ["add_all__U115.in0","add_all__U114.out"],
          ["const_term_U112.out","add_all__U115.in1"],
          ["self.out","add_all__U115.out"],
          ["mul_d0__U107.in0","coeff_0_U106.out"],
          ["mul_d1__U109.in0","coeff_1_U108.out"],
          ["mul_d2__U111.in0","coeff_2_U110.out"],
          ["self.d.0","mul_d0__U107.in1"],
          ["self.d.1","mul_d1__U109.in1"],
          ["self.d.2","mul_d2__U111.in1"]
        ]
      },
      "aff__U140":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h010a"]}
          },
          "mul_d0__U142":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U142.out","add_all__U148.in0"],
          ["mul_d1__U144.out","add_all__U148.in1"],
          ["add_all__U149.in0","add_all__U148.out"],
          ["mul_d2__U146.out","add_all__U149.in1"],
          ["add_all__U150.in0","add_all__U149.out"],
          ["const_term_U147.out","add_all__U150.in1"],
          ["self.out","add_all__U150.out"],
          ["mul_d0__U142.in0","coeff_0_U141.out"],
          ["mul_d1__U144.in0","coeff_1_U143.out"],
          ["mul_d2__U146.in0","coeff_2_U145.out"],
          ["self.d.0","mul_d0__U142.in1"],
          ["self.d.1","mul_d1__U144.in1"],
          ["self.d.2","mul_d2__U146.in1"]
        ]
      },
      "aff__U24":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U32":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U33":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U34":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0083"]}
          },
          "mul_d0__U26":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U28":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U30":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U26.out","add_all__U32.in0"],
          ["mul_d1__U28.out","add_all__U32.in1"],
          ["add_all__U33.in0","add_all__U32.out"],
          ["mul_d2__U30.out","add_all__U33.in1"],
          ["add_all__U34.in0","add_all__U33.out"],
          ["const_term_U31.out","add_all__U34.in1"],
          ["self.out","add_all__U34.out"],
          ["mul_d0__U26.in0","coeff_0_U25.out"],
          ["mul_d1__U28.in0","coeff_1_U27.out"],
          ["mul_d2__U30.in0","coeff_2_U29.out"],
          ["self.d.0","mul_d0__U26.in1"],
          ["self.d.1","mul_d1__U28.in1"],
          ["self.d.2","mul_d2__U30.in1"]
        ]
      },
      "aff__U47":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U55":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U56":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U57":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U52":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U54":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0084"]}
          },
          "mul_d0__U49":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U51":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U53":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U49.out","add_all__U55.in0"],
          ["mul_d1__U51.out","add_all__U55.in1"],
          ["add_all__U56.in0","add_all__U55.out"],
          ["mul_d2__U53.out","add_all__U56.in1"],
          ["add_all__U57.in0","add_all__U56.out"],
          ["const_term_U54.out","add_all__U57.in1"],
          ["self.out","add_all__U57.out"],
          ["mul_d0__U49.in0","coeff_0_U48.out"],
          ["mul_d1__U51.in0","coeff_1_U50.out"],
          ["mul_d2__U53.in0","coeff_2_U52.out"],
          ["self.d.0","mul_d0__U49.in1"],
          ["self.d.1","mul_d1__U51.in1"],
          ["self.d.2","mul_d2__U53.in1"]
        ]
      },
      "aff__U82":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U90":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U91":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U92":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U85":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U87":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U89":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0105"]}
          },
          "mul_d0__U84":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U86":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U88":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U84.out","add_all__U90.in0"],
          ["mul_d1__U86.out","add_all__U90.in1"],
          ["add_all__U91.in0","add_all__U90.out"],
          ["mul_d2__U88.out","add_all__U91.in1"],
          ["add_all__U92.in0","add_all__U91.out"],
          ["const_term_U89.out","add_all__U92.in1"],
          ["self.out","add_all__U92.out"],
          ["mul_d0__U84.in0","coeff_0_U83.out"],
          ["mul_d1__U86.in0","coeff_1_U85.out"],
          ["mul_d2__U88.in0","coeff_2_U87.out"],
          ["self.d.0","mul_d0__U84.in1"],
          ["self.d.1","mul_d1__U86.in1"],
          ["self.d.2","mul_d2__U88.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U14":{
            "modref":"corebit.and"
          },
          "d_0_am__U15":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U16":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U12.out"],
          ["d_1_inc.in1","_U12.out"],
          ["d_2_inc.in1","_U12.out"],
          ["inc_time.in1","_U12.out"],
          ["cmp_time.in1","_U13.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U14.in0"],
          ["d_1_at_max.out","d_0_am__U14.in1"],
          ["d_0_am__U15.in0","d_0_am__U14.out"],
          ["d_2_at_max.out","d_0_am__U15.in1"],
          ["d_0_next_value.sel","d_0_am__U15.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U16.in0"],
          ["d_2_at_max.out","d_1_am__U16.in1"],
          ["d_1_next_value.sel","d_1_am__U16.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U104":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U105"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U118":{
            "modref":"corebit.and"
          },
          "d_0_am__U119":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U120":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U116.out"],
          ["d_1_inc.in1","_U116.out"],
          ["d_2_inc.in1","_U116.out"],
          ["inc_time.in1","_U116.out"],
          ["cmp_time.in1","_U117.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U118.in0"],
          ["d_1_at_max.out","d_0_am__U118.in1"],
          ["d_0_am__U119.in0","d_0_am__U118.out"],
          ["d_2_at_max.out","d_0_am__U119.in1"],
          ["d_0_next_value.sel","d_0_am__U119.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U120.in0"],
          ["d_2_at_max.out","d_1_am__U120.in1"],
          ["d_1_next_value.sel","d_1_am__U120.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U139":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U140"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U153":{
            "modref":"corebit.and"
          },
          "d_0_am__U154":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U155":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U151.out"],
          ["d_1_inc.in1","_U151.out"],
          ["d_2_inc.in1","_U151.out"],
          ["inc_time.in1","_U151.out"],
          ["cmp_time.in1","_U152.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U153.in0"],
          ["d_1_at_max.out","d_0_am__U153.in1"],
          ["d_0_am__U154.in0","d_0_am__U153.out"],
          ["d_2_at_max.out","d_0_am__U154.in1"],
          ["d_0_next_value.sel","d_0_am__U154.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U155.in0"],
          ["d_2_at_max.out","d_1_am__U155.in1"],
          ["d_1_next_value.sel","d_1_am__U155.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U23":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U35":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U36":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U24"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U37":{
            "modref":"corebit.and"
          },
          "d_0_am__U38":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U39":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U35.out"],
          ["d_1_inc.in1","_U35.out"],
          ["d_2_inc.in1","_U35.out"],
          ["inc_time.in1","_U35.out"],
          ["cmp_time.in1","_U36.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U37.in0"],
          ["d_1_at_max.out","d_0_am__U37.in1"],
          ["d_0_am__U38.in0","d_0_am__U37.out"],
          ["d_2_at_max.out","d_0_am__U38.in1"],
          ["d_0_next_value.sel","d_0_am__U38.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U39.in0"],
          ["d_2_at_max.out","d_1_am__U39.in1"],
          ["d_1_next_value.sel","d_1_am__U39.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U46":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U47"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U60":{
            "modref":"corebit.and"
          },
          "d_0_am__U61":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U62":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U58.out"],
          ["d_1_inc.in1","_U58.out"],
          ["d_2_inc.in1","_U58.out"],
          ["inc_time.in1","_U58.out"],
          ["cmp_time.in1","_U59.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U60.in0"],
          ["d_1_at_max.out","d_0_am__U60.in1"],
          ["d_0_am__U61.in0","d_0_am__U60.out"],
          ["d_2_at_max.out","d_0_am__U61.in1"],
          ["d_0_next_value.sel","d_0_am__U61.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U62.in0"],
          ["d_2_at_max.out","d_1_am__U62.in1"],
          ["d_1_next_value.sel","d_1_am__U62.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U81":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U93":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U94":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U82"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U95":{
            "modref":"corebit.and"
          },
          "d_0_am__U96":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U97":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U93.out"],
          ["d_1_inc.in1","_U93.out"],
          ["d_2_inc.in1","_U93.out"],
          ["inc_time.in1","_U93.out"],
          ["cmp_time.in1","_U94.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U95.in0"],
          ["d_1_at_max.out","d_0_am__U95.in1"],
          ["d_0_am__U96.in0","d_0_am__U95.out"],
          ["d_2_at_max.out","d_0_am__U96.in1"],
          ["d_0_next_value.sel","d_0_am__U96.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U97.in0"],
          ["d_2_at_max.out","d_1_am__U97.in1"],
          ["d_1_next_value.sel","d_1_am__U97.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "array_delay_U127":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U128":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U130":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U128.in"],
          ["self.out.0","_U128.out"],
          ["self.in.1","_U129.in"],
          ["self.out.1","_U129.out"],
          ["self.in.2","_U130.in"],
          ["self.out.2","_U130.out"]
        ]
      },
      "array_delay_U135":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U136":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U137":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U138":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U136.in"],
          ["self.out.0","_U136.out"],
          ["self.in.1","_U137.in"],
          ["self.out.1","_U137.out"],
          ["self.in.2","_U138.in"],
          ["self.out.2","_U138.out"]
        ]
      },
      "array_delay_U162":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U163":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U164":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U165":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U163.in"],
          ["self.out.0","_U163.out"],
          ["self.in.1","_U164.in"],
          ["self.out.1","_U164.out"],
          ["self.in.2","_U165.in"],
          ["self.out.2","_U165.out"]
        ]
      },
      "array_delay_U170":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U171":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U173":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U171.in"],
          ["self.out.0","_U171.out"],
          ["self.in.1","_U172.in"],
          ["self.out.1","_U172.out"],
          ["self.in.2","_U173.in"],
          ["self.out.2","_U173.out"]
        ]
      },
      "array_delay_U69":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U71":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U70.in"],
          ["self.out.0","_U70.out"],
          ["self.in.1","_U71.in"],
          ["self.out.1","_U71.out"],
          ["self.in.2","_U72.in"],
          ["self.out.2","_U72.out"]
        ]
      },
      "array_delay_U77":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U78":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U80":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U78.in"],
          ["self.out.0","_U78.out"],
          ["self.in.1","_U79.in"],
          ["self.out.1","_U79.out"],
          ["self.in.2","_U80.in"],
          ["self.out.2","_U80.out"]
        ]
      },
      "cascade":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "arr__U126":{
            "modref":"global.array_delay_U127"
          },
          "arr__U134":{
            "modref":"global.array_delay_U135"
          },
          "arr__U161":{
            "modref":"global.array_delay_U162"
          },
          "arr__U169":{
            "modref":"global.array_delay_U170"
          },
          "arr__U68":{
            "modref":"global.array_delay_U69"
          },
          "arr__U76":{
            "modref":"global.array_delay_U77"
          },
          "conv1_stencil":{
            "modref":"global.conv1_stencil_ub"
          },
          "conv1_stencil_clkwrk_dsa0":{
            "modref":"global.conv1_stencil_clkwrk_dsa0_ub"
          },
          "conv2_stencil":{
            "modref":"global.conv2_stencil_ub"
          },
          "conv2_stencil_clkwrk_dsa1":{
            "modref":"global.conv2_stencil_clkwrk_dsa1_ub"
          },
          "delay_reg__U124":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U132":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U159":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U167":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U66":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U74":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv1_stencil":{
            "modref":"global.cu_op_hcompute_conv1_stencil"
          },
          "op_hcompute_conv1_stencil_1":{
            "modref":"global.cu_op_hcompute_conv1_stencil_1"
          },
          "op_hcompute_conv1_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv1_stencil_1_exe_start_pt__U65"
          },
          "op_hcompute_conv1_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_1_exe_start_control_vars_pt__U67"
          },
          "op_hcompute_conv1_stencil_1_port_controller":{
            "modref":"global.affine_controller__U46"
          },
          "op_hcompute_conv1_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv1_stencil_1_read_start_pt__U63"
          },
          "op_hcompute_conv1_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_1_read_start_control_vars_pt__U64"
          },
          "op_hcompute_conv1_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv1_stencil_1_write_start_pt__U73"
          },
          "op_hcompute_conv1_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_1_write_start_control_vars_pt__U75"
          },
          "op_hcompute_conv1_stencil_exe_start":{
            "modref":"global.op_hcompute_conv1_stencil_exe_start_pt__U42"
          },
          "op_hcompute_conv1_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_exe_start_control_vars_pt__U43"
          },
          "op_hcompute_conv1_stencil_port_controller":{
            "modref":"global.affine_controller__U23"
          },
          "op_hcompute_conv1_stencil_read_start":{
            "modref":"global.op_hcompute_conv1_stencil_read_start_pt__U40"
          },
          "op_hcompute_conv1_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_read_start_control_vars_pt__U41"
          },
          "op_hcompute_conv1_stencil_write_start":{
            "modref":"global.op_hcompute_conv1_stencil_write_start_pt__U44"
          },
          "op_hcompute_conv1_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv1_stencil_write_start_control_vars_pt__U45"
          },
          "op_hcompute_conv2_stencil":{
            "modref":"global.cu_op_hcompute_conv2_stencil"
          },
          "op_hcompute_conv2_stencil_1":{
            "modref":"global.cu_op_hcompute_conv2_stencil_1"
          },
          "op_hcompute_conv2_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv2_stencil_1_exe_start_pt__U123"
          },
          "op_hcompute_conv2_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_1_exe_start_control_vars_pt__U125"
          },
          "op_hcompute_conv2_stencil_1_port_controller":{
            "modref":"global.affine_controller__U104"
          },
          "op_hcompute_conv2_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv2_stencil_1_read_start_pt__U121"
          },
          "op_hcompute_conv2_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_1_read_start_control_vars_pt__U122"
          },
          "op_hcompute_conv2_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv2_stencil_1_write_start_pt__U131"
          },
          "op_hcompute_conv2_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_1_write_start_control_vars_pt__U133"
          },
          "op_hcompute_conv2_stencil_exe_start":{
            "modref":"global.op_hcompute_conv2_stencil_exe_start_pt__U100"
          },
          "op_hcompute_conv2_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_exe_start_control_vars_pt__U101"
          },
          "op_hcompute_conv2_stencil_port_controller":{
            "modref":"global.affine_controller__U81"
          },
          "op_hcompute_conv2_stencil_read_start":{
            "modref":"global.op_hcompute_conv2_stencil_read_start_pt__U98"
          },
          "op_hcompute_conv2_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_read_start_control_vars_pt__U99"
          },
          "op_hcompute_conv2_stencil_write_start":{
            "modref":"global.op_hcompute_conv2_stencil_write_start_pt__U102"
          },
          "op_hcompute_conv2_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv2_stencil_write_start_control_vars_pt__U103"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U19"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U20"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U17"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U18"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U21"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U22"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U158"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U160"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U139"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U156"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U157"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U166"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U168"
          }
        },
        "connections":[
          ["op_hcompute_conv2_stencil_1_port_controller.d","arr__U126.in"],
          ["op_hcompute_conv2_stencil_1_exe_start_control_vars.in","arr__U126.out"],
          ["op_hcompute_conv2_stencil_1_port_controller.d","arr__U134.in"],
          ["op_hcompute_conv2_stencil_1_write_start_control_vars.in","arr__U134.out"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U161.in"],
          ["op_hcompute_hw_output_stencil_exe_start_control_vars.in","arr__U161.out"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U169.in"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","arr__U169.out"],
          ["op_hcompute_conv1_stencil_1_port_controller.d","arr__U68.in"],
          ["op_hcompute_conv1_stencil_1_exe_start_control_vars.in","arr__U68.out"],
          ["op_hcompute_conv1_stencil_1_port_controller.d","arr__U76.in"],
          ["op_hcompute_conv1_stencil_1_write_start_control_vars.in","arr__U76.out"],
          ["self.flush","conv1_stencil.flush"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_op_hcompute_conv1_stencil_1_write","conv1_stencil.op_hcompute_conv1_stencil_1_write"],
          ["op_hcompute_conv1_stencil_1_write_start_control_vars.out","conv1_stencil.op_hcompute_conv1_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv1_stencil_1_write_start.out","conv1_stencil.op_hcompute_conv1_stencil_1_write_wen"],
          ["op_hcompute_conv2_stencil_1.conv1_stencil_op_hcompute_conv2_stencil_1_read","conv1_stencil.op_hcompute_conv2_stencil_1_read"],
          ["op_hcompute_conv2_stencil_1_port_controller.d","conv1_stencil.op_hcompute_conv2_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv2_stencil_1_read_start.out","conv1_stencil.op_hcompute_conv2_stencil_1_read_ren"],
          ["self.rst_n","conv1_stencil.rst_n"],
          ["self.flush","conv1_stencil_clkwrk_dsa0.flush"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read"],
          ["op_hcompute_conv1_stencil_1_port_controller.d","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv1_stencil_1_read_start.out","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read_ren"],
          ["op_hcompute_conv1_stencil.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write"],
          ["op_hcompute_conv1_stencil_write_start_control_vars.out","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write_ctrl_vars"],
          ["op_hcompute_conv1_stencil_write_start.out","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write_wen"],
          ["self.rst_n","conv1_stencil_clkwrk_dsa0.rst_n"],
          ["self.flush","conv2_stencil.flush"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_op_hcompute_conv2_stencil_1_write","conv2_stencil.op_hcompute_conv2_stencil_1_write"],
          ["op_hcompute_conv2_stencil_1_write_start_control_vars.out","conv2_stencil.op_hcompute_conv2_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv2_stencil_1_write_start.out","conv2_stencil.op_hcompute_conv2_stencil_1_write_wen"],
          ["op_hcompute_hw_output_stencil.conv2_stencil_op_hcompute_hw_output_stencil_read","conv2_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv2_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv2_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.rst_n","conv2_stencil.rst_n"],
          ["self.flush","conv2_stencil_clkwrk_dsa1.flush"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read"],
          ["op_hcompute_conv2_stencil_1_port_controller.d","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv2_stencil_1_read_start.out","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read_ren"],
          ["op_hcompute_conv2_stencil.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write"],
          ["op_hcompute_conv2_stencil_write_start_control_vars.out","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write_ctrl_vars"],
          ["op_hcompute_conv2_stencil_write_start.out","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write_wen"],
          ["self.rst_n","conv2_stencil_clkwrk_dsa1.rst_n"],
          ["op_hcompute_conv2_stencil_1_port_controller.valid","delay_reg__U124.in"],
          ["op_hcompute_conv2_stencil_1_exe_start.in","delay_reg__U124.out"],
          ["op_hcompute_conv2_stencil_1_port_controller.valid","delay_reg__U132.in"],
          ["op_hcompute_conv2_stencil_1_write_start.in","delay_reg__U132.out"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U159.in"],
          ["op_hcompute_hw_output_stencil_exe_start.in","delay_reg__U159.out"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U167.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","delay_reg__U167.out"],
          ["op_hcompute_conv1_stencil_1_port_controller.valid","delay_reg__U66.in"],
          ["op_hcompute_conv1_stencil_1_exe_start.in","delay_reg__U66.out"],
          ["op_hcompute_conv1_stencil_1_port_controller.valid","delay_reg__U74.in"],
          ["op_hcompute_conv1_stencil_1_write_start.in","delay_reg__U74.out"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv1_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read"],
          ["op_hcompute_conv1_stencil_1_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv1_stencil_1_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read_ren"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["op_hcompute_conv1_stencil_1_read_start_control_vars.in","op_hcompute_conv1_stencil_1_port_controller.d"],
          ["op_hcompute_conv1_stencil_1_read_start.in","op_hcompute_conv1_stencil_1_port_controller.valid"],
          ["op_hcompute_conv1_stencil_port_controller.valid","op_hcompute_conv1_stencil_exe_start.in"],
          ["op_hcompute_conv1_stencil_port_controller.d","op_hcompute_conv1_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv1_stencil_read_start_control_vars.in","op_hcompute_conv1_stencil_port_controller.d"],
          ["op_hcompute_conv1_stencil_write_start_control_vars.in","op_hcompute_conv1_stencil_port_controller.d"],
          ["op_hcompute_conv1_stencil_read_start.in","op_hcompute_conv1_stencil_port_controller.valid"],
          ["op_hcompute_conv1_stencil_write_start.in","op_hcompute_conv1_stencil_port_controller.valid"],
          ["op_hcompute_conv2_stencil_1_read_start_control_vars.in","op_hcompute_conv2_stencil_1_port_controller.d"],
          ["op_hcompute_conv2_stencil_1_read_start.in","op_hcompute_conv2_stencil_1_port_controller.valid"],
          ["op_hcompute_conv2_stencil_port_controller.valid","op_hcompute_conv2_stencil_exe_start.in"],
          ["op_hcompute_conv2_stencil_port_controller.d","op_hcompute_conv2_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv2_stencil_read_start_control_vars.in","op_hcompute_conv2_stencil_port_controller.d"],
          ["op_hcompute_conv2_stencil_write_start_control_vars.in","op_hcompute_conv2_stencil_port_controller.d"],
          ["op_hcompute_conv2_stencil_read_start.in","op_hcompute_conv2_stencil_port_controller.valid"],
          ["op_hcompute_conv2_stencil_write_start.in","op_hcompute_conv2_stencil_port_controller.valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
      "conv1_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv1_stencil_write_wen","BitIn"],
          ["op_hcompute_conv1_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U205":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "one_cst_U202":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "sr_end_U203":{
            "modref":"global.sr_end_U203_pt__U204"
          },
          "zero_cst_U201":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.op_hcompute_conv1_stencil_write.0","_U205.in"],
          ["_U206.in","_U205.out"],
          ["sr_end_U203.in","_U206.out"],
          ["sr_end_U203.out","conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.0","conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_17_net.out"]
        ]
      },
      "conv1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv1_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv1_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_read",["Array",9,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U176":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U182":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U185":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U188":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U191":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U200":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_5_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_6_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv1_stencil_op_hcompute_conv2_stencil_1_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "one_cst_U180":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "sr_ito_all__U174":{
            "modref":"global.sr_ito_all__U174_pt__U175"
          },
          "sr_oto__U183":{
            "modref":"global.sr_oto__U183_pt__U184"
          },
          "sr_oto__U186":{
            "modref":"global.sr_oto__U186_pt__U187"
          },
          "sr_oto__U189":{
            "modref":"global.sr_oto__U189_pt__U190"
          },
          "sr_oto__U192":{
            "modref":"global.sr_oto__U192_pt__U193"
          },
          "sr_oto__U195":{
            "modref":"global.sr_oto__U195_pt__U196"
          },
          "sr_oto__U198":{
            "modref":"global.sr_oto__U198_pt__U199"
          },
          "sreg__U178":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","sreg__U181"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"BLOCK_SREG_DELAY":64,"BLOCK_SREG_READS":7200,"BLOCK_SREG_WRITES":3844,"in_port_0":{"extent_0":1,"extent_1":65356,"ii_0":1,"ii_1":1,"sched_offset":1,"stride_0":1,"stride_1":1,"stride_offset":0},"max_addr":65355,"min_addr":0,"num_accesses":196068,"out_port_0":{"extent_0":1,"extent_1":65356,"ii_0":1,"ii_1":1,"sched_offset":64,"stride_0":1,"stride_1":1,"stride_offset":0},"out_port_1":{"extent_0":1,"extent_1":65356,"ii_0":1,"ii_1":1,"sched_offset":128,"stride_0":1,"stride_1":1,"stride_offset":0}}}
          },
          "zero_cst_U179":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.op_hcompute_conv1_stencil_1_write.0","_U176.in"],
          ["_U177.in","_U176.out"],
          ["sr_ito_all__U174.in","_U177.out"],
          ["sreg__U178.chain_data_in","_U182.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_10_net.out","_U185.in"],
          ["sr_oto__U183.in","_U185.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_11_net.out","_U188.in"],
          ["sr_oto__U186.in","_U188.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_13_net.out","_U191.in"],
          ["sr_oto__U189.in","_U191.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_5_net.out","_U194.in"],
          ["sr_oto__U192.in","_U194.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_7_net.out","_U197.in"],
          ["sr_oto__U195.in","_U197.out"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_8_net.out","_U200.in"],
          ["sr_oto__U198.in","_U200.out"],
          ["sr_oto__U186.out","conv1_stencil_op_hcompute_conv2_stencil_1_10_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.5","conv1_stencil_op_hcompute_conv2_stencil_1_10_net.out"],
          ["sreg__U178.data_out_0","conv1_stencil_op_hcompute_conv2_stencil_1_11_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.6","conv1_stencil_op_hcompute_conv2_stencil_1_11_net.out"],
          ["sr_oto__U192.out","conv1_stencil_op_hcompute_conv2_stencil_1_12_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.7","conv1_stencil_op_hcompute_conv2_stencil_1_12_net.out"],
          ["sr_ito_all__U174.out","conv1_stencil_op_hcompute_conv2_stencil_1_13_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.8","conv1_stencil_op_hcompute_conv2_stencil_1_13_net.out"],
          ["sr_oto__U189.out","conv1_stencil_op_hcompute_conv2_stencil_1_5_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.0","conv1_stencil_op_hcompute_conv2_stencil_1_5_net.out"],
          ["sr_oto__U195.out","conv1_stencil_op_hcompute_conv2_stencil_1_6_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.1","conv1_stencil_op_hcompute_conv2_stencil_1_6_net.out"],
          ["sr_oto__U198.out","conv1_stencil_op_hcompute_conv2_stencil_1_7_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.2","conv1_stencil_op_hcompute_conv2_stencil_1_7_net.out"],
          ["sreg__U178.data_out_1","conv1_stencil_op_hcompute_conv2_stencil_1_8_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.3","conv1_stencil_op_hcompute_conv2_stencil_1_8_net.out"],
          ["sr_oto__U183.out","conv1_stencil_op_hcompute_conv2_stencil_1_9_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.4","conv1_stencil_op_hcompute_conv2_stencil_1_9_net.out"],
          ["sreg__U178.chain_chain_en","one_cst_U180.out"],
          ["sreg__U178.clk","self.clk"],
          ["sreg__U178.rst_n","self.rst_n"],
          ["sreg__U178.data_in_0","sr_ito_all__U174.out"],
          ["zero_cst_U179.out","sreg__U178.clk_en"]
        ]
      },
      "conv2_stencil_clkwrk_dsa1_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv2_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv2_stencil_write_wen","BitIn"],
          ["op_hcompute_conv2_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U217":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U218":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U219":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "one_cst_U214":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "sr_end_U215":{
            "modref":"global.sr_end_U215_pt__U216"
          },
          "zero_cst_U213":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.op_hcompute_conv2_stencil_write.0","_U217.in"],
          ["_U218.in","_U217.out"],
          ["_U219.in","_U218.out"],
          ["_U220.in","_U219.out"],
          ["sr_end_U215.in","_U220.out"],
          ["sr_end_U215.out","conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_net.in"],
          ["self.op_hcompute_conv2_stencil_1_read.0","conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_14_net.out"]
        ]
      },
      "conv2_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv2_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv2_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U211":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U212":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "conv2_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "one_cst_U208":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "sr_end_U209":{
            "modref":"global.sr_end_U209_pt__U210"
          },
          "zero_cst_U207":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.op_hcompute_conv2_stencil_1_write.0","_U211.in"],
          ["_U212.in","_U211.out"],
          ["sr_end_U209.in","_U212.out"],
          ["sr_end_U209.out","conv2_stencil_op_hcompute_hw_output_stencil_1_net.in"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv2_stencil_op_hcompute_hw_output_stencil_1_net.out"]
        ]
      },
      "cu_op_hcompute_conv1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv1_stencil"
          }
        },
        "connections":[
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write.0","inner_compute.out_conv1_stencil"]
        ]
      },
      "cu_op_hcompute_conv1_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["conv1_stencil_op_hcompute_conv1_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv1_stencil_1"
          }
        },
        "connections":[
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read.0","inner_compute.in0_conv1_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.8","inner_compute.in1_hw_input_global_wrapper_stencil.8"],
          ["self.conv1_stencil_op_hcompute_conv1_stencil_1_write.0","inner_compute.out_conv1_stencil"]
        ]
      },
      "cu_op_hcompute_conv2_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv2_stencil"
          }
        },
        "connections":[
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write.0","inner_compute.out_conv2_stencil"]
        ]
      },
      "cu_op_hcompute_conv2_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv2_stencil_op_hcompute_conv2_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv2_stencil_1"
          }
        },
        "connections":[
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.0","inner_compute.in0_conv1_stencil.0"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.1","inner_compute.in0_conv1_stencil.1"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.2","inner_compute.in0_conv1_stencil.2"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.3","inner_compute.in0_conv1_stencil.3"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.4","inner_compute.in0_conv1_stencil.4"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.5","inner_compute.in0_conv1_stencil.5"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.6","inner_compute.in0_conv1_stencil.6"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.7","inner_compute.in0_conv1_stencil.7"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.8","inner_compute.in0_conv1_stencil.8"],
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read.0","inner_compute.in1_conv2_stencil.0"],
          ["self.conv2_stencil_op_hcompute_conv2_stencil_1_write.0","inner_compute.out_conv2_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv2_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv2_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv2_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "hcompute_conv1_stencil":{
        "type":["Record",[
          ["out_conv1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv1_stencil","const_p0__258.out"]
        ]
      },
      "hcompute_conv1_stencil_1":{
        "type":["Record",[
          ["out_conv1_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_277_288_289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_278_286_287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_280_285_286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_281_284_285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_1_289_290":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_1_290_291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_3_287_288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_7_283_284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_8_282_283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p2__276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__276$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__276$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__276$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p4__279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_hw_input_global_wrapper_stencil_2_276_277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_4_276_278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_5_279_280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_6_276_281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_9_276_282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_2_276_277.out","add_277_288_289.in0"],
          ["add_hw_input_global_wrapper_stencil_3_287_288.out","add_277_288_289.in1"],
          ["add_conv1_stencil_1_289_290.in1","add_277_288_289.out"],
          ["mul_hw_input_global_wrapper_stencil_4_276_278.out","add_278_286_287.in0"],
          ["add_280_285_286.out","add_278_286_287.in1"],
          ["add_hw_input_global_wrapper_stencil_3_287_288.in1","add_278_286_287.out"],
          ["mul_hw_input_global_wrapper_stencil_5_279_280.out","add_280_285_286.in0"],
          ["add_281_284_285.out","add_280_285_286.in1"],
          ["mul_hw_input_global_wrapper_stencil_6_276_281.out","add_281_284_285.in0"],
          ["add_hw_input_global_wrapper_stencil_7_283_284.out","add_281_284_285.in1"],
          ["self.in0_conv1_stencil.0","add_conv1_stencil_1_289_290.in0"],
          ["add_hw_input_global_wrapper_stencil_1_290_291.in1","add_conv1_stencil_1_289_290.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_290_291.in0"],
          ["self.out_conv1_stencil","add_hw_input_global_wrapper_stencil_1_290_291.out"],
          ["self.in1_hw_input_global_wrapper_stencil.2","add_hw_input_global_wrapper_stencil_3_287_288.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","add_hw_input_global_wrapper_stencil_7_283_284.in0"],
          ["add_hw_input_global_wrapper_stencil_8_282_283.out","add_hw_input_global_wrapper_stencil_7_283_284.in1"],
          ["self.in1_hw_input_global_wrapper_stencil.7","add_hw_input_global_wrapper_stencil_8_282_283.in0"],
          ["mul_hw_input_global_wrapper_stencil_9_276_282.out","add_hw_input_global_wrapper_stencil_8_282_283.in1"],
          ["mul_hw_input_global_wrapper_stencil_4_276_278.in1","const_p2__276$1.out"],
          ["mul_hw_input_global_wrapper_stencil_6_276_281.in1","const_p2__276$2.out"],
          ["mul_hw_input_global_wrapper_stencil_9_276_282.in1","const_p2__276$3.out"],
          ["mul_hw_input_global_wrapper_stencil_2_276_277.in1","const_p2__276.out"],
          ["mul_hw_input_global_wrapper_stencil_5_279_280.in1","const_p4__279.out"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_276_277.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_input_global_wrapper_stencil_4_276_278.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_input_global_wrapper_stencil_5_279_280.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_input_global_wrapper_stencil_6_276_281.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.8","mul_hw_input_global_wrapper_stencil_9_276_282.in0"]
        ]
      },
      "hcompute_conv2_stencil":{
        "type":["Record",[
          ["out_conv2_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv2_stencil","const_p0__323.out"]
        ]
      },
      "hcompute_conv2_stencil_1":{
        "type":["Record",[
          ["out_conv2_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in1_conv2_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_342_353_354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_343_351_352":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_345_350_351":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_346_349_350":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_2_355_356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_4_352_353":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_8_348_349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_9_347_348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv2_stencil_1_354_355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p2__341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__341$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__341$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__341$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p4__344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_conv1_stencil_10_341_347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_3_341_342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_5_341_343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_6_344_345":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_7_341_346":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_conv1_stencil_3_341_342.out","add_342_353_354.in0"],
          ["add_conv1_stencil_4_352_353.out","add_342_353_354.in1"],
          ["add_conv2_stencil_1_354_355.in1","add_342_353_354.out"],
          ["mul_conv1_stencil_5_341_343.out","add_343_351_352.in0"],
          ["add_345_350_351.out","add_343_351_352.in1"],
          ["add_conv1_stencil_4_352_353.in1","add_343_351_352.out"],
          ["mul_conv1_stencil_6_344_345.out","add_345_350_351.in0"],
          ["add_346_349_350.out","add_345_350_351.in1"],
          ["mul_conv1_stencil_7_341_346.out","add_346_349_350.in0"],
          ["add_conv1_stencil_8_348_349.out","add_346_349_350.in1"],
          ["self.in0_conv1_stencil.1","add_conv1_stencil_2_355_356.in0"],
          ["add_conv2_stencil_1_354_355.out","add_conv1_stencil_2_355_356.in1"],
          ["self.out_conv2_stencil","add_conv1_stencil_2_355_356.out"],
          ["self.in0_conv1_stencil.3","add_conv1_stencil_4_352_353.in0"],
          ["self.in0_conv1_stencil.7","add_conv1_stencil_8_348_349.in0"],
          ["add_conv1_stencil_9_347_348.out","add_conv1_stencil_8_348_349.in1"],
          ["self.in0_conv1_stencil.8","add_conv1_stencil_9_347_348.in0"],
          ["mul_conv1_stencil_10_341_347.out","add_conv1_stencil_9_347_348.in1"],
          ["self.in1_conv2_stencil.0","add_conv2_stencil_1_354_355.in0"],
          ["mul_conv1_stencil_5_341_343.in1","const_p2__341$1.out"],
          ["mul_conv1_stencil_7_341_346.in1","const_p2__341$2.out"],
          ["mul_conv1_stencil_10_341_347.in1","const_p2__341$3.out"],
          ["mul_conv1_stencil_3_341_342.in1","const_p2__341.out"],
          ["mul_conv1_stencil_6_344_345.in1","const_p4__344.out"],
          ["self.in0_conv1_stencil.0","mul_conv1_stencil_10_341_347.in0"],
          ["self.in0_conv1_stencil.2","mul_conv1_stencil_3_341_342.in0"],
          ["self.in0_conv1_stencil.4","mul_conv1_stencil_5_341_343.in0"],
          ["self.in0_conv1_stencil.5","mul_conv1_stencil_6_344_345.in0"],
          ["self.in0_conv1_stencil.6","mul_conv1_stencil_7_341_346.in0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv2_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv2_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv1_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U232":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U238":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U241":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U244":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U247":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "one_cst_U227":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "sr_ito_all__U221":{
            "modref":"global.sr_ito_all__U221_pt__U222"
          },
          "sr_oto__U230":{
            "modref":"global.sr_oto__U230_pt__U231"
          },
          "sr_oto__U233":{
            "modref":"global.sr_oto__U233_pt__U234"
          },
          "sr_oto__U236":{
            "modref":"global.sr_oto__U236_pt__U237"
          },
          "sr_oto__U239":{
            "modref":"global.sr_oto__U239_pt__U240"
          },
          "sr_oto__U242":{
            "modref":"global.sr_oto__U242_pt__U243"
          },
          "sr_oto__U245":{
            "modref":"global.sr_oto__U245_pt__U246"
          },
          "sreg__U225":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","sreg__U228"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"BLOCK_SREG_DELAY":64,"BLOCK_SREG_READS":7688,"BLOCK_SREG_WRITES":4096,"in_port_0":{"extent_0":1,"extent_1":65356,"ii_0":1,"ii_1":1,"sched_offset":1,"stride_0":1,"stride_1":1,"stride_offset":0},"max_addr":65355,"min_addr":0,"num_accesses":196068,"out_port_0":{"extent_0":1,"extent_1":65356,"ii_0":1,"ii_1":1,"sched_offset":64,"stride_0":1,"stride_1":1,"stride_offset":0},"out_port_1":{"extent_0":1,"extent_1":65356,"ii_0":1,"ii_1":1,"sched_offset":128,"stride_0":1,"stride_1":1,"stride_offset":0}}}
          },
          "zero_cst_U226":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","_U223.in"],
          ["_U224.in","_U223.out"],
          ["sr_ito_all__U221.in","_U224.out"],
          ["sreg__U225.chain_data_in","_U229.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_net.out","_U232.in"],
          ["sr_oto__U230.in","_U232.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_net.out","_U235.in"],
          ["sr_oto__U233.in","_U235.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_net.out","_U238.in"],
          ["sr_oto__U236.in","_U238.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_net.out","_U241.in"],
          ["sr_oto__U239.in","_U241.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_net.out","_U244.in"],
          ["sr_oto__U242.in","_U244.out"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_net.out","_U247.in"],
          ["sr_oto__U245.in","_U247.out"],
          ["sr_oto__U230.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_18_net.out"],
          ["sr_oto__U233.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_19_net.out"],
          ["sr_oto__U236.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_20_net.out"],
          ["sr_oto__U239.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_21_net.out"],
          ["sr_oto__U245.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_22_net.out"],
          ["sr_oto__U242.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_23_net.out"],
          ["sreg__U225.data_out_1","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_24_net.out"],
          ["sr_ito_all__U221.out","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_25_net.out"],
          ["sreg__U225.data_out_0","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_net.in"],
          ["self.op_hcompute_conv1_stencil_1_read.8","hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_26_net.out"],
          ["sreg__U225.chain_chain_en","one_cst_U227.out"],
          ["sreg__U225.clk","self.clk"],
          ["sreg__U225.rst_n","self.rst_n"],
          ["sreg__U225.data_in_0","sr_ito_all__U221.out"],
          ["zero_cst_U226.out","sreg__U225.clk_en"]
        ]
      },
      "op_hcompute_conv1_stencil_1_exe_start_control_vars_pt__U67":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_exe_start_pt__U65":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_read_start_control_vars_pt__U64":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_read_start_pt__U63":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_write_start_control_vars_pt__U75":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_1_write_start_pt__U73":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_exe_start_control_vars_pt__U43":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_exe_start_pt__U42":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_read_start_control_vars_pt__U41":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_read_start_pt__U40":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_write_start_control_vars_pt__U45":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv1_stencil_write_start_pt__U44":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_exe_start_control_vars_pt__U125":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_exe_start_pt__U123":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_read_start_control_vars_pt__U122":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_read_start_pt__U121":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_write_start_control_vars_pt__U133":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_1_write_start_pt__U131":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_exe_start_control_vars_pt__U101":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_exe_start_pt__U100":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_read_start_control_vars_pt__U99":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_read_start_pt__U98":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_write_start_control_vars_pt__U103":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv2_stencil_write_start_pt__U102":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U20":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U19":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U18":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U17":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U22":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U21":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U160":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U158":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U157":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U156":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U168":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U166":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U203_pt__U204":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U209_pt__U210":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U215_pt__U216":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_ito_all__U174_pt__U175":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_ito_all__U221_pt__U222":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_oto__U183_pt__U184":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_oto__U186_pt__U187":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_oto__U189_pt__U190":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_oto__U192_pt__U193":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_oto__U195_pt__U196":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_oto__U198_pt__U199":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_oto__U230_pt__U231":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_oto__U233_pt__U234":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_oto__U236_pt__U237":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_oto__U239_pt__U240":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_oto__U242_pt__U243":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_oto__U245_pt__U246":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
