verilog blk_mem_gen_v8_1  "d:/512/Minisys_new/Minisys_new.srcs/sources_1/ip/program/blk_mem_gen_v8_1/simulation/blk_mem_gen_v8_1.v"
verilog work  "d:/512/Minisys_new/Minisys_new.srcs/sources_1/ip/program/sim/program.v"
verilog work  "d:/512/Minisys_new/Minisys_new.srcs/sources_1/ip/ram/sim/ram.v"
verilog work  "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/new/memori.v"
verilog work  "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/new/ioread.v"
verilog work  "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v"
verilog work  "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v"
verilog work  "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v"
verilog work  "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/dmemory32.v"
verilog work  "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/control32.v"
verilog work  "D:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v"
verilog work  "D:/512/Minisys_new/Minisys_new.srcs/sim_1/new/Minisys_new_sim.v"
verilog work "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v"
