
*** Running vivado
    with args -log tx.vds -m64 -mode batch -messageDb vivado.pb -source tx.tcl


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source tx.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language VHDL [current_project]
# set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files -quiet /tp/xph3sle/xph3sle508/project_NI/project_FIFO/project_FIFO.runs/fifo_tx_synth_1/fifo_tx.dcp
# set_property used_in_implementation false [get_files /tp/xph3sle/xph3sle508/project_NI/project_FIFO/project_FIFO.runs/fifo_tx_synth_1/fifo_tx.dcp]
# read_vhdl -library xil_defaultlib /tp/xph3sle/xph3sle508/project_NI/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /tp/xph3sle/xph3sle508/project_NI/project_FIFO/project_FIFO.cache/wt [current_project]
# set_property parent.project_dir /tp/xph3sle/xph3sle508/project_NI/project_FIFO [current_project]
# synth_design -top tx -part xc7z020clg484-1
Command: synth_design -top tx -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 760.574 ; gain = 157.910
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "+" match here [/tp/xph3sle/xph3sle508/project_NI/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd:176]
ERROR: [Synth 8-2029] formal size has no actual or default value [/tp/xph3sle/xph3sle508/project_NI/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd:176]
INFO: [Synth 8-994] size is declared here [../pkgs/syn_arit.vhd:183]
ERROR: [Synth 8-944] 0 definitions of operator "+" match here [/tp/xph3sle/xph3sle508/project_NI/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd:191]
ERROR: [Synth 8-2029] formal size has no actual or default value [/tp/xph3sle/xph3sle508/project_NI/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd:191]
INFO: [Synth 8-994] size is declared here [../pkgs/syn_arit.vhd:183]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [/tp/xph3sle/xph3sle508/project_NI/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 793.434 ; gain = 190.770
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    invoked from within
"if {$rt::useElabCache == false} {
      rt::run_rtlelab -module $rt::top
    }"
    ("uplevel" body line 38)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
ERROR: [Common 17-39] 'source' failed due to earlier errors.

    while executing
"source -notrace ./.Xil/Vivado-12775-cimeld18/realtime/tx.tcl"
    invoked from within
"synth_design -top tx -part xc7z020clg484-1"
    (file "tx.tcl" line 21)
INFO: [Common 17-206] Exiting Vivado at Wed Nov 26 18:04:35 2014...
