// Seed: 1275800431
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_5;
  always @(negedge id_3) SystemTFIdentifier(id_5, id_2 - 1, id_5);
  assign id_2 = 1 ? 1'b0 == id_5 : 1;
endmodule
