$date
	Sat Oct 22 20:01:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#245107
b1000 !
1"
#245110
b1000 &
b1000 %
1$
#245111
0"
#245114
b100 &
b100 %
#245118
b10 &
b10 %
#245122
b1 &
b1 %
1#
#245126
b0 &
0#
b0 %
0$
#1195883
b10001 !
1"
#1195886
b10001 &
b10001 %
1$
#1195887
0"
#1195890
b110100 &
b110100 %
#1195894
b11010 &
b11010 %
#1195898
b1101 &
b1101 %
#1195902
b101000 &
b101000 %
#1195906
b10100 &
b10100 %
#1195910
b1010 &
b1010 %
#1195914
b101 &
b101 %
#1195918
b10000 &
b10000 %
#1195922
b1000 &
b1000 %
#1195926
b100 &
b100 %
#1195930
b10 &
b10 %
#1195934
b1 &
1#
b1 %
#1195938
b0 &
b0 %
0#
0$
#2206586
b1011 &
b1011 %
1$
b1011 !
1"
#2206587
0"
#2206590
b100010 &
b100010 %
#2206594
b10001 &
b10001 %
#2206598
b110100 &
b110100 %
#2206602
b11010 &
b11010 %
#2206606
b1101 &
b1101 %
#2206610
b101000 &
b101000 %
#2206614
b10100 &
b10100 %
#2206618
b1010 &
b1010 %
#2206622
b101 &
b101 %
#2206626
b10000 &
b10000 %
#2206630
b1000 &
b1000 %
#2206634
b100 &
b100 %
#2206638
b10 &
b10 %
#2206642
b1 &
b1 %
1#
#2206646
b0 &
0#
b0 %
0$
#4500012
