# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 1.0 [s].
# Waveform file 'E:/rpm-dev/Poli/OrgArq/Projetos/projeto_mips/sistema_mips/src/sim_IF.awc' connected to 'E:/rpm-dev/Poli/OrgArq/Projetos/projeto_mips/sistema_mips/src/wave.asdb'.
acom -reorder -O3 -e 100 -work sistema_mips -2002  $dsn/src/IF_ID_REG.vhd $dsn/src/Mux.vhd $dsn/src/PC.vhd $dsn/src/testbench_mips.vhd $dsn/src/instruction_memory.vhd $dsn/src/Adder.vhd $dsn/src/instruction_decode.bde $dsn/src/instruction_fetch.bde $dsn/src/mips.bde $dsn/src/sistema_mips.bde $dsn/src/ID_EX_REG.vhd $dsn/src/control_unit.vhd
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_decode.bde'.
# DRC: Warning: instruction_decode.bde - 0 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\compile\instruction_decode.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_decode.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\IF_ID_REG.vhd
# Compile Entity "IF_ID_REG"
# Compile Architecture "IF_ID_REG" of Entity "IF_ID_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Mux.vhd
# Compile Entity "Mux"
# Compile Architecture "Mux" of Entity "Mux"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\PC.vhd
# Compile Entity "PC"
# Compile Architecture "PC" of Entity "PC"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\testbench_mips.vhd
# Compile Entity "testbench_mips"
# Compile Architecture "testbench_mips" of Entity "testbench_mips"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "instruction_memory" of Entity "instruction_memory"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Adder.vhd
# Compile Entity "Adder"
# Compile Architecture "Adder" of Entity "Adder"
# File: .\..\compile\instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# File: .\..\compile\instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "instruction_fetch" of Entity "instruction_fetch"
# File: .\..\compile\mips.vhd
# Compile Entity "mips"
# Compile Architecture "mips" of Entity "mips"
# File: .\..\compile\sistema_mips.vhd
# Compile Entity "sistema_mips"
# Compile Architecture "sistema_mips" of Entity "sistema_mips"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => sistema_mips
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Error: COMP96_0019: control_unit.vhd : (43, 2): Keyword 'end' expected.
# Error: COMP96_0016: control_unit.vhd : (43, 9): Design unit declaration expected.
# File: .\..\compile\instruction_decode.vhd
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (177, 0): There is no default binding for component "ID_EX_REG". (Port "Instruction_2" is not on the entity).
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (311, 0): There is no default binding for component "register_file". (No entity named "register_file" was found).
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (332, 0): There is no default binding for component "signal_extend". (No entity named "signal_extend" was found).
# Compile failure 2 Errors 3 Warnings  Analysis time :  0.5 [s]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0019: control_unit.vhd : (43, 2): Keyword 'end' expected.
# Error: COMP96_0016: control_unit.vhd : (43, 9): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0019: control_unit.vhd : (44, 2): Keyword 'end' expected.
# Error: COMP96_0016: control_unit.vhd : (44, 9): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0019: control_unit.vhd : (44, 2): Keyword 'end' expected.
# Error: COMP96_0016: control_unit.vhd : (44, 3): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0019: control_unit.vhd : (44, 2): Keyword 'end' expected.
# Error: COMP96_0016: control_unit.vhd : (44, 9): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (69, 30): Unknown identifier "LUI".
# Error: COMP96_0133: control_unit.vhd : (69, 30): Cannot find object declaration.
# Error: COMP96_0077: control_unit.vhd : (69, 14): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0078: control_unit.vhd : (71, 2): Unknown identifier "Brach".
# Error: COMP96_0133: control_unit.vhd : (71, 2): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (72, 20): Unknown identifier "LUI".
# Error: COMP96_0133: control_unit.vhd : (72, 20): Cannot find object declaration.
# Error: COMP96_0077: control_unit.vhd : (72, 14): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0078: control_unit.vhd : (75, 2): Unknown identifier "ALUSrc".
# Error: COMP96_0133: control_unit.vhd : (75, 2): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (75, 25): Unknown identifier "LUI".
# Error: COMP96_0078: control_unit.vhd : (76, 2): Unknown identifier "ALUOp0".
# Error: COMP96_0133: control_unit.vhd : (76, 2): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (77, 2): Unknown identifier "ALUOp1".
# Error: COMP96_0133: control_unit.vhd : (77, 2): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (78, 2): Unknown identifier "ALUOp2".
# Error: COMP96_0133: control_unit.vhd : (78, 2): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (78, 13): Unknown identifier "LUI".
# Compile failure 18 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (71, 2): Unknown identifier "Brach".
# Error: COMP96_0133: control_unit.vhd : (71, 2): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (76, 2): Unknown identifier "ULAOp0".
# Error: COMP96_0133: control_unit.vhd : (76, 2): Cannot find object declaration.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -reorder -O3 -e 100 -work sistema_mips -2002  $dsn/src/IF_ID_REG.vhd $dsn/src/Mux.vhd $dsn/src/PC.vhd $dsn/src/testbench_mips.vhd $dsn/src/instruction_memory.vhd $dsn/src/Adder.vhd $dsn/src/instruction_decode.bde $dsn/src/instruction_fetch.bde $dsn/src/mips.bde $dsn/src/sistema_mips.bde $dsn/src/ID_EX_REG.vhd $dsn/src/control_unit.vhd
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_decode.bde'.
# DRC: Warning: instruction_decode.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\compile\instruction_decode.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_decode.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\IF_ID_REG.vhd
# Compile Entity "IF_ID_REG"
# Compile Architecture "IF_ID_REG" of Entity "IF_ID_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Mux.vhd
# Compile Entity "Mux"
# Compile Architecture "Mux" of Entity "Mux"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\PC.vhd
# Compile Entity "PC"
# Compile Architecture "PC" of Entity "PC"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\testbench_mips.vhd
# Compile Entity "testbench_mips"
# Compile Architecture "testbench_mips" of Entity "testbench_mips"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "instruction_memory" of Entity "instruction_memory"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Adder.vhd
# Compile Entity "Adder"
# Compile Architecture "Adder" of Entity "Adder"
# File: .\..\compile\instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# File: .\..\compile\instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "instruction_fetch" of Entity "instruction_fetch"
# File: .\..\compile\mips.vhd
# Compile Entity "mips"
# Compile Architecture "mips" of Entity "mips"
# File: .\..\compile\sistema_mips.vhd
# Compile Entity "sistema_mips"
# Compile Architecture "sistema_mips" of Entity "sistema_mips"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => sistema_mips
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Error: COMP96_0078: ID_EX_REG.vhd : (59, 64): Unknown identifier "Instruction_1".
# Error: COMP96_0078: ID_EX_REG.vhd : (59, 157): Unknown identifier "rd_bus".
# Error: COMP96_0348: ID_EX_REG.vhd : (59, 64): Name on sensitivity list must denote a signal.
# Error: COMP96_0348: ID_EX_REG.vhd : (59, 157): Name on sensitivity list must denote a signal.
# Error: COMP96_0664: ID_EX_REG.vhd : (76, 30): Value 20 out of range 25 downto 21.
# Error: COMP96_0664: ID_EX_REG.vhd : (77, 32): Value 15 out of range 20 downto 16.
# File: .\..\compile\instruction_decode.vhd
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (171, 0): There is no default binding for component "ID_EX_REG". (Port "rd_bus" is not on the entity).
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (278, 0): There is no default binding for component "register_file". (No entity named "register_file" was found).
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (299, 0): There is no default binding for component "signal_extend". (No entity named "signal_extend" was found).
# Compile failure 6 Errors 3 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Error: COMP96_0078: ID_EX_REG.vhd : (59, 64): Unknown identifier "Instruction_1".
# Error: COMP96_0078: ID_EX_REG.vhd : (59, 157): Unknown identifier "rd_bus".
# Error: COMP96_0348: ID_EX_REG.vhd : (59, 64): Name on sensitivity list must denote a signal.
# Error: COMP96_0348: ID_EX_REG.vhd : (59, 157): Name on sensitivity list must denote a signal.
# Error: COMP96_0664: ID_EX_REG.vhd : (76, 30): Value 20 out of range 25 downto 21.
# Error: COMP96_0664: ID_EX_REG.vhd : (77, 32): Value 15 out of range 20 downto 16.
# Compile failure 6 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Error: COMP96_0078: ID_EX_REG.vhd : (59, 157): Unknown identifier "rd_bus".
# Error: COMP96_0348: ID_EX_REG.vhd : (59, 157): Name on sensitivity list must denote a signal.
# Error: COMP96_0664: ID_EX_REG.vhd : (76, 30): Value 20 out of range 25 downto 21.
# Error: COMP96_0664: ID_EX_REG.vhd : (77, 32): Value 15 out of range 20 downto 16.
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Error: COMP96_0664: ID_EX_REG.vhd : (76, 30): Value 20 out of range 25 downto 21.
# Error: COMP96_0664: ID_EX_REG.vhd : (77, 32): Value 15 out of range 20 downto 16.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -reorder -O3 -e 100 -work sistema_mips -2002  $dsn/src/IF_ID_REG.vhd $dsn/src/Mux.vhd $dsn/src/PC.vhd $dsn/src/testbench_mips.vhd $dsn/src/instruction_memory.vhd $dsn/src/Adder.vhd $dsn/src/instruction_decode.bde $dsn/src/instruction_fetch.bde $dsn/src/mips.bde $dsn/src/sistema_mips.bde $dsn/src/ID_EX_REG.vhd $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\IF_ID_REG.vhd
# Compile Entity "IF_ID_REG"
# Compile Architecture "IF_ID_REG" of Entity "IF_ID_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Mux.vhd
# Compile Entity "Mux"
# Compile Architecture "Mux" of Entity "Mux"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\PC.vhd
# Compile Entity "PC"
# Compile Architecture "PC" of Entity "PC"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\testbench_mips.vhd
# Compile Entity "testbench_mips"
# Compile Architecture "testbench_mips" of Entity "testbench_mips"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "instruction_memory" of Entity "instruction_memory"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Adder.vhd
# Compile Entity "Adder"
# Compile Architecture "Adder" of Entity "Adder"
# File: .\..\compile\instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# File: .\..\compile\instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "instruction_fetch" of Entity "instruction_fetch"
# File: .\..\compile\mips.vhd
# Compile Entity "mips"
# Compile Architecture "mips" of Entity "mips"
# File: .\..\compile\sistema_mips.vhd
# Compile Entity "sistema_mips"
# Compile Architecture "sistema_mips" of Entity "sistema_mips"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => sistema_mips
# File: .\..\compile\instruction_decode.vhd
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (171, 0): There is no default binding for component "ID_EX_REG". (Port "rd_bus" is not on the entity).
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (278, 0): There is no default binding for component "register_file". (No entity named "register_file" was found).
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (299, 0): There is no default binding for component "signal_extend". (No entity named "signal_extend" was found).
# Compile success 0 Errors 3 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/instruction_decode.bde
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_decode.bde'.
# DRC: Warning: instruction_decode.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\compile\instruction_decode.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_decode.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (171, 0): There is no default binding for component "ID_EX_REG". (Port "rd" is not on the entity).
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (278, 0): There is no default binding for component "register_file". (No entity named "register_file" was found).
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (299, 0): There is no default binding for component "signal_extend". (No entity named "signal_extend" was found).
# Compile success 0 Errors 3 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
# Error: Could not find file: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_decode.bde'.
# DRC: Warning: instruction_decode.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\compile\instruction_decode.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_decode.bde ...
# Generation successful
# Error: Could not find file: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Error: COMP96_0367: ID_EX_REG.vhd : (66, 18): Improper array length (5). Expected length is 32.
# Error: COMP96_0367: ID_EX_REG.vhd : (67, 18): Improper array length (5). Expected length is 32.
# Error: COMP96_0367: ID_EX_REG.vhd : (76, 18): Improper array length (5). Expected length is 32.
# Error: COMP96_0367: ID_EX_REG.vhd : (77, 18): Improper array length (5). Expected length is 32.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Error: COMP96_0367: ID_EX_REG.vhd : (66, 18): Improper array length (5). Expected length is 32.
# Error: COMP96_0367: ID_EX_REG.vhd : (67, 18): Improper array length (5). Expected length is 32.
# Error: COMP96_0367: ID_EX_REG.vhd : (76, 18): Improper array length (5). Expected length is 32.
# Error: COMP96_0367: ID_EX_REG.vhd : (77, 18): Improper array length (5). Expected length is 32.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
# Error: Could not find file: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/ID_EX_REG.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/instruction_decode.bde
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_decode.bde'.
# DRC: Warning: instruction_decode.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\compile\instruction_decode.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_decode.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (160, 0): There is no default binding for component "register_file". (No entity named "register_file" was found).
# Warning: ELAB1_0026: instruction_decode.bde(instruction_decode.vhd) : (181, 0): There is no default binding for component "signal_extend". (No entity named "signal_extend" was found).
# Compile success 0 Errors 2 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/signal_extend.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\signal_extend.vhd
# Compile Entity "signal_extend"
# Compile Architecture "signal_extend" of Entity "signal_extend"
# Error: COMP96_0019: signal_extend.vhd : (42, 1): Keyword 'when' expected.
# Error: COMP96_0015: signal_extend.vhd : (42, 1): ';' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/signal_extend.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\signal_extend.vhd
# Compile Entity "signal_extend"
# Compile Architecture "signal_extend" of Entity "signal_extend"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/register_file.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "register_file" of Entity "register_file"
# Error: COMP96_0019: register_file.vhd : (48, 2): Keyword 'end' expected.
# Error: COMP96_0016: register_file.vhd : (48, 7): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/register_file.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "register_file" of Entity "register_file"
# Error: COMP96_0078: register_file.vhd : (59, 19): Unknown identifier "to_integer".
# Error: COMP96_0078: register_file.vhd : (59, 30): Unknown identifier "unsigned".
# Error: COMP96_0133: register_file.vhd : (59, 30): Cannot find object declaration.
# Error: COMP96_0133: register_file.vhd : (59, 19): Cannot find object declaration.
# Error: COMP96_0289: register_file.vhd : (59, 19): Prefix of index must be an array.
# Error: COMP96_0138: register_file.vhd : (59, 19): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0078: register_file.vhd : (65, 23): Unknown identifier "to_integer".
# Error: COMP96_0078: register_file.vhd : (65, 34): Unknown identifier "unsigned".
# Error: COMP96_0133: register_file.vhd : (65, 34): Cannot find object declaration.
# Error: COMP96_0133: register_file.vhd : (65, 23): Cannot find object declaration.
# Error: COMP96_0289: register_file.vhd : (65, 23): Prefix of index must be an array.
# Error: COMP96_0138: register_file.vhd : (65, 23): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0078: register_file.vhd : (68, 25): Unknown identifier "to_integer".
# Error: COMP96_0078: register_file.vhd : (68, 36): Unknown identifier "unsigned".
# Error: COMP96_0133: register_file.vhd : (68, 36): Cannot find object declaration.
# Error: COMP96_0133: register_file.vhd : (68, 25): Cannot find object declaration.
# Error: COMP96_0289: register_file.vhd : (68, 25): Prefix of index must be an array.
# Error: COMP96_0138: register_file.vhd : (68, 25): The index types in the reference to the array object are incompatible with its range type.
# Compile failure 18 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/register_file.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "register_file" of Entity "register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -reorder -O3 -e 100 -work sistema_mips -2002  $dsn/src/Adder.vhd $dsn/src/Mux.vhd $dsn/src/PC.vhd $dsn/src/testbench_mips.vhd $dsn/src/IF_ID_REG.vhd $dsn/src/instruction_memory.vhd $dsn/src/control_unit.vhd $dsn/src/instruction_decode.bde $dsn/src/instruction_fetch.bde $dsn/src/mips.bde $dsn/src/sistema_mips.bde $dsn/src/ID_EX_REG.vhd $dsn/src/signal_extend.vhd $dsn/src/register_file.vhd
# DRC: Checking file 'E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_decode.bde'.
# DRC: instruction_decode.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\compile\instruction_decode.vhd from E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_decode.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Adder.vhd
# Compile Entity "Adder"
# Compile Architecture "Adder" of Entity "Adder"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Mux.vhd
# Compile Entity "Mux"
# Compile Architecture "Mux" of Entity "Mux"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\PC.vhd
# Compile Entity "PC"
# Compile Architecture "PC" of Entity "PC"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\testbench_mips.vhd