#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_000002156dbc4480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002156dbc1910 .scope module, "alu_tb" "alu_tb" 3 3;
 .timescale -9 -12;
P_000002156dbec5e0 .param/l "ALI_OP" 1 3 37, C4<0010011>;
P_000002156dbec618 .param/l "AL_OP" 1 3 38, C4<0110011>;
P_000002156dbec650 .param/l "BR_OP" 1 3 41, C4<1100011>;
P_000002156dbec688 .param/l "JALR" 1 3 42, C4<1100111>;
P_000002156dbec6c0 .param/l "LUI" 1 3 43, C4<0110111>;
P_000002156dbec6f8 .param/l "MEM_RD_OP" 1 3 40, C4<0000011>;
P_000002156dbec730 .param/l "MEM_WR_OP" 1 3 39, C4<0100011>;
P_000002156dbec768 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
v000002156dc3e4d0_0 .net "alu_result", 31 0, v000002156dbec1d0_0;  1 drivers
v000002156dc3e070_0 .net "branch_taken", 0 0, v000002156dbc15c0_0;  1 drivers
v000002156dc3dcb0_0 .var/i "error_count", 31 0;
v000002156dc3dc10_0 .var "func3", 2 0;
v000002156dc3e570_0 .var "func7", 6 0;
v000002156dc3dd50_0 .net "jump_target", 31 0, v000002156dbc0260_0;  1 drivers
v000002156dc3e930_0 .var "opcode", 6 0;
v000002156dc3e250_0 .var "pc", 31 0;
v000002156dc3ddf0_0 .net "pc_plus_4", 31 0, v000002156dca6680_0;  1 drivers
v000002156dc3e110_0 .var "rs1", 31 0;
v000002156dc3e1b0_0 .var "rs2", 31 0;
v000002156dc3e890_0 .net "zero", 0 0, L_000002156dc3e430;  1 drivers
S_000002156dbec7b0 .scope task, "check_result" "check_result" 3 47, 3 47 0, S_000002156dbc1910;
 .timescale -9 -12;
v000002156dca6ad0_0 .var "actual", 31 0;
v000002156dcabe50_0 .var "expected", 31 0;
v000002156dca6f20_0 .var/str "test_name";
TD_alu_tb.check_result ;
    %load/vec4 v000002156dca6ad0_0;
    %load/vec4 v000002156dcabe50_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 53 "$display", "[ERROR] %s: Expected 0x%h, Got 0x%h", v000002156dca6f20_0, v000002156dcabe50_0, v000002156dca6ad0_0 {0 0 0};
    %load/vec4 v000002156dc3dcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002156dc3dcb0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 57 "$display", "[PASS] %s: 0x%h", v000002156dca6f20_0, v000002156dca6ad0_0 {0 0 0};
T_0.1 ;
    %end;
S_000002156dbd3600 .scope module, "dut" "alu" 3 22, 4 1 0, S_000002156dbc1910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "rs2";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 3 "func3";
    .port_info 4 /INPUT 7 "func7";
    .port_info 5 /INPUT 7 "opcode";
    .port_info 6 /OUTPUT 32 "alu_result";
    .port_info 7 /OUTPUT 32 "pc_plus_4";
    .port_info 8 /OUTPUT 32 "jump_target";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 1 "branch_taken";
P_000002156dbd3790 .param/l "ALI_OP" 1 4 17, C4<0010011>;
P_000002156dbd37c8 .param/l "AL_OP" 1 4 18, C4<0110011>;
P_000002156dbd3800 .param/l "BR_OP" 1 4 21, C4<1100011>;
P_000002156dbd3838 .param/l "JALR" 1 4 22, C4<1100111>;
P_000002156dbd3870 .param/l "LUI" 1 4 23, C4<0110111>;
P_000002156dbd38a8 .param/l "MEM_RD_OP" 1 4 20, C4<0000011>;
P_000002156dbd38e0 .param/l "MEM_WR_OP" 1 4 19, C4<0100011>;
P_000002156dbd3918 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
L_000002156dcb0088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002156dbbc920_0 .net/2u *"_ivl_0", 31 0, L_000002156dcb0088;  1 drivers
v000002156dbec1d0_0 .var "alu_result", 31 0;
v000002156dbc15c0_0 .var "branch_taken", 0 0;
v000002156dbd3960_0 .net "func3", 2 0, v000002156dc3dc10_0;  1 drivers
v000002156dbc01c0_0 .net "func7", 6 0, v000002156dc3e570_0;  1 drivers
v000002156dbc0260_0 .var "jump_target", 31 0;
v000002156dca6540_0 .net "opcode", 6 0, v000002156dc3e930_0;  1 drivers
v000002156dca65e0_0 .net "pc", 31 0, v000002156dc3e250_0;  1 drivers
v000002156dca6680_0 .var "pc_plus_4", 31 0;
v000002156dca6720_0 .net "rs1", 31 0, v000002156dc3e110_0;  1 drivers
v000002156dca67c0_0 .net "rs2", 31 0, v000002156dc3e1b0_0;  1 drivers
v000002156dca6860_0 .net "zero", 0 0, L_000002156dc3e430;  alias, 1 drivers
E_000002156dbb8c40/0 .event anyedge, v000002156dca65e0_0, v000002156dca6540_0, v000002156dbd3960_0, v000002156dca6720_0;
E_000002156dbb8c40/1 .event anyedge, v000002156dca67c0_0, v000002156dca67c0_0, v000002156dbc01c0_0;
E_000002156dbb8c40 .event/or E_000002156dbb8c40/0, E_000002156dbb8c40/1;
L_000002156dc3e430 .cmp/eq 32, v000002156dbec1d0_0, L_000002156dcb0088;
    .scope S_000002156dbd3600;
T_1 ;
Ewait_0 .event/or E_000002156dbb8c40, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %load/vec4 v000002156dca65e0_0;
    %addi 4, 0, 32;
    %store/vec4 v000002156dca6680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002156dbc0260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002156dbc15c0_0, 0, 1;
    %load/vec4 v000002156dca6540_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v000002156dbd3960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.8 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %add;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.16;
T_1.9 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.16;
T_1.10 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.16;
T_1.11 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.16;
T_1.12 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %xor;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.16;
T_1.13 ;
    %load/vec4 v000002156dbc01c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
T_1.18 ;
    %jmp T_1.16;
T_1.14 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %or;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %and;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v000002156dbd3960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %jmp T_1.27;
T_1.19 ;
    %load/vec4 v000002156dbc01c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %sub;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.29;
T_1.28 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %add;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
T_1.29 ;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %xor;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v000002156dbc01c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.31;
T_1.30 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
T_1.31 ;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %or;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.27;
T_1.26 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %and;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %add;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %add;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v000002156dca65e0_0;
    %load/vec4 v000002156dca67c0_0;
    %add;
    %store/vec4 v000002156dbc0260_0, 0, 32;
    %load/vec4 v000002156dbd3960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %jmp T_1.38;
T_1.32 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002156dbc15c0_0, 0, 1;
    %jmp T_1.38;
T_1.33 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v000002156dbc15c0_0, 0, 1;
    %jmp T_1.38;
T_1.34 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v000002156dbc15c0_0, 0, 1;
    %jmp T_1.38;
T_1.35 ;
    %load/vec4 v000002156dca67c0_0;
    %load/vec4 v000002156dca6720_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002156dbc15c0_0, 0, 1;
    %jmp T_1.38;
T_1.36 ;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000002156dbc15c0_0, 0, 1;
    %jmp T_1.38;
T_1.37 ;
    %load/vec4 v000002156dca67c0_0;
    %load/vec4 v000002156dca6720_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002156dbc15c0_0, 0, 1;
    %jmp T_1.38;
T_1.38 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v000002156dca65e0_0;
    %addi 4, 0, 32;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %load/vec4 v000002156dca6720_0;
    %load/vec4 v000002156dca67c0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v000002156dbc0260_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000002156dca67c0_0;
    %store/vec4 v000002156dbec1d0_0, 0, 32;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002156dbc1910;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002156dc3dcb0_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_000002156dbc1910;
T_3 ;
    %vpi_call/w 3 63 "$display", "Starting ALU testbench..." {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v000002156dc3e250_0, 0, 32;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000002156dc3e930_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002156dc3dc10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002156dc3e570_0, 0, 7;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002156dc3e110_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002156dc3e1b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000002156dcabe50_0, 0, 32;
    %load/vec4 v000002156dc3e4d0_0;
    %store/vec4 v000002156dca6ad0_0, 0, 32;
    %pushi/str "ADD 5+3";
    %store/str v000002156dca6f20_0;
    %fork TD_alu_tb.check_result, S_000002156dbec7b0;
    %join;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000002156dc3e570_0, 0, 7;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002156dc3e110_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002156dc3e1b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000002156dcabe50_0, 0, 32;
    %load/vec4 v000002156dc3e4d0_0;
    %store/vec4 v000002156dca6ad0_0, 0, 32;
    %pushi/str "SUB 10-4";
    %store/str v000002156dca6f20_0;
    %fork TD_alu_tb.check_result, S_000002156dbec7b0;
    %join;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000002156dc3e930_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002156dc3dc10_0, 0, 3;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002156dc3e110_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002156dc3e1b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002156dcabe50_0, 0, 32;
    %load/vec4 v000002156dc3e4d0_0;
    %store/vec4 v000002156dca6ad0_0, 0, 32;
    %pushi/str "ADDI 5+5";
    %store/str v000002156dca6f20_0;
    %fork TD_alu_tb.check_result, S_000002156dbec7b0;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002156dc3dc10_0, 0, 3;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v000002156dc3e110_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002156dc3e1b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002156dcabe50_0, 0, 32;
    %load/vec4 v000002156dc3e4d0_0;
    %store/vec4 v000002156dca6ad0_0, 0, 32;
    %pushi/str "SLTI -16<5";
    %store/str v000002156dca6f20_0;
    %fork TD_alu_tb.check_result, S_000002156dbec7b0;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002156dc3dc10_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000002156dc3e570_0, 0, 7;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000002156dc3e110_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002156dc3e1b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4160749568, 0, 32;
    %store/vec4 v000002156dcabe50_0, 0, 32;
    %load/vec4 v000002156dc3e4d0_0;
    %store/vec4 v000002156dca6ad0_0, 0, 32;
    %pushi/str "SRAI 0x80000000>>4";
    %store/str v000002156dca6f20_0;
    %fork TD_alu_tb.check_result, S_000002156dbec7b0;
    %join;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v000002156dc3e930_0, 0, 7;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v000002156dc3e250_0, 0, 32;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v000002156dc3e110_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000002156dc3e1b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v000002156dcabe50_0, 0, 32;
    %load/vec4 v000002156dc3e4d0_0;
    %store/vec4 v000002156dca6ad0_0, 0, 32;
    %pushi/str "JALR return address";
    %store/str v000002156dca6f20_0;
    %fork TD_alu_tb.check_result, S_000002156dbec7b0;
    %join;
    %pushi/vec4 8200, 0, 32;
    %store/vec4 v000002156dcabe50_0, 0, 32;
    %load/vec4 v000002156dc3dd50_0;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v000002156dca6ad0_0, 0, 32;
    %pushi/str "JALR target address";
    %store/str v000002156dca6f20_0;
    %fork TD_alu_tb.check_result, S_000002156dbec7b0;
    %join;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000002156dc3e930_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002156dc3dc10_0, 0, 3;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v000002156dc3e250_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002156dc3e110_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002156dc3e1b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002156dcabe50_0, 0, 32;
    %load/vec4 v000002156dc3e070_0;
    %pad/u 32;
    %store/vec4 v000002156dca6ad0_0, 0, 32;
    %pushi/str "BEQ 10==10";
    %store/str v000002156dca6f20_0;
    %fork TD_alu_tb.check_result, S_000002156dbec7b0;
    %join;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v000002156dc3e930_0, 0, 7;
    %pushi/vec4 305418240, 0, 32;
    %store/vec4 v000002156dc3e1b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 305418240, 0, 32;
    %store/vec4 v000002156dcabe50_0, 0, 32;
    %load/vec4 v000002156dc3e4d0_0;
    %store/vec4 v000002156dca6ad0_0, 0, 32;
    %pushi/str "LUI";
    %store/str v000002156dca6f20_0;
    %fork TD_alu_tb.check_result, S_000002156dbec7b0;
    %join;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000002156dc3e930_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002156dc3dc10_0, 0, 3;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v000002156dc3e110_0, 0, 32;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v000002156dc3e1b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002156dcabe50_0, 0, 32;
    %load/vec4 v000002156dc3e4d0_0;
    %store/vec4 v000002156dca6ad0_0, 0, 32;
    %pushi/str "XOR";
    %store/str v000002156dca6f20_0;
    %fork TD_alu_tb.check_result, S_000002156dbec7b0;
    %join;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000002156dc3e930_0, 0, 7;
    %pushi/vec4 268439552, 0, 32;
    %store/vec4 v000002156dc3e110_0, 0, 32;
    %pushi/vec4 4095, 0, 32;
    %store/vec4 v000002156dc3e1b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 268443647, 0, 32;
    %store/vec4 v000002156dcabe50_0, 0, 32;
    %load/vec4 v000002156dc3e4d0_0;
    %store/vec4 v000002156dca6ad0_0, 0, 32;
    %pushi/str "Load address calculation";
    %store/str v000002156dca6f20_0;
    %fork TD_alu_tb.check_result, S_000002156dbec7b0;
    %join;
    %load/vec4 v000002156dc3dcb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call/w 3 147 "$display", "ALU TESTBENCH PASSED ALL TESTS!" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call/w 3 150 "$display", "ALU TESTBENCH FAILED %d TESTS!", v000002156dc3dcb0_0 {0 0 0};
T_3.1 ;
    %vpi_call/w 3 153 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002156dbc1910;
T_4 ;
    %vpi_call/w 3 157 "$dumpfile", "alu_waveform.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002156dbc1910 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "alu_tb.sv";
    "alu.sv";
