library ieee;

use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee. std_logic_unsigned.all;

entity cuenta is
Port( divi: in std_logic;
		reset : in std_logic;
		reset: in std_logic;
		habilitador : in std_logic;
		salida : out std_logic_vector;
end cuenta;
architecture arqcuenta of cuenta is 
begin 
process(reset, divi)
variable cuenta: std_logic_vector( 1 downto 0):= "00";
begin 
if rising_edge (divi) then
if cuenta ="11" then
cuenta: = cuenta+1;
end if;
end if;
if reset='1' then 
cuenta:="00";
end if;
SALIDA <= cuenta;
end arqcuenta; 