// Generated by CIRCT unknown git version
module cb(	// file.cleaned.mlir:2:3
  input  [3:0] a,	// file.cleaned.mlir:2:20
               b,	// file.cleaned.mlir:2:32
               c,	// file.cleaned.mlir:2:44
               d,	// file.cleaned.mlir:2:56
  output [3:0] Arithmetic,	// file.cleaned.mlir:2:69
               Shift,	// file.cleaned.mlir:2:90
               Relational,	// file.cleaned.mlir:2:106
               Equality,	// file.cleaned.mlir:2:127
               Bitwise,	// file.cleaned.mlir:2:146
               Reduction,	// file.cleaned.mlir:2:164
               Logical,	// file.cleaned.mlir:2:184
               Concatenation,	// file.cleaned.mlir:2:202
               Conditional	// file.cleaned.mlir:2:226
);

  wire _GEN = a > b;	// file.cleaned.mlir:7:10
  assign Arithmetic = b + c;	// file.cleaned.mlir:5:10, :21:5
  assign Shift = b >> c;	// file.cleaned.mlir:6:10, :21:5
  assign Relational = {3'h0, _GEN};	// file.cleaned.mlir:4:14, :7:10, :8:10, :21:5
  assign Equality = {3'h0, a == b};	// file.cleaned.mlir:4:14, :9:10, :10:10, :21:5
  assign Bitwise = b & c;	// file.cleaned.mlir:11:10, :21:5
  assign Reduction = {3'h0, &b};	// file.cleaned.mlir:4:14, :12:10, :13:10, :21:5
  assign Logical = {3'h0, _GEN | a > d};	// file.cleaned.mlir:4:14, :7:10, :14:10, :15:11, :16:11, :21:5
  assign Concatenation = {c[1:0], d[3:2]};	// file.cleaned.mlir:17:11, :18:11, :19:11, :21:5
  assign Conditional = _GEN ? a : b;	// file.cleaned.mlir:7:10, :20:11, :21:5
endmodule

