/*

Vivado v2016.2 (64-bit)
SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
Process ID: 4920

Current time: 	3/22/17 7:54:32 AM EDT
Time zone: 	Eastern Standard Time (America/New_York)

OS: Windows 8.1
Version: 6.3
Architecture: amd64
Available processors (cores): 4

Screen size: 1280x720
Screen resolution (DPI): 96
Available screens: 1
Default font: family=Tahoma,name=Tahoma,style=plain,size=11

Java version: 	1.8.0_66 64-bit
Java home: 	C:/Xilinx/Vivado/2016.2/tps/win64/jre

User name: 	yy
User home directory: C:/Users/yy
User working directory: C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1
User country: 	CA
User language: 	en
User locale: 	en_CA

RDI Base root directory: C:/Xilinx/Vivado
RDI Data directory: C:/Xilinx/Vivado/2016.2/data
RDI Bin directory: C:/Xilinx/Vivado/2016.2/bin

Vivado preferences path: C:/Users/yy/AppData/Roaming/Xilinx/Vivado/2016.2/vivado.ini
Vivado layouts directory: C:/Users/yy/AppData/Roaming/Xilinx/Vivado/2016.2/layouts

GUI allocated memory:	213 MB
GUI max memory:		3,052 MB
Engine allocated memory: 431 MB

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// bL:g (cv:JFrame):  Open Project : addNotify
// Opening Vivado Project: C:\Users\yy\Desktop\ece532_debug\tr3\yy\project_1\project_1.xpr. Version: Vivado v2016.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// [GUI Memory]: 36 MB (+35398kb) [00:00:05]
// [Engine Memory]: 385 MB (+252439kb) [00:00:05]
// Tcl Message: open_project C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_CURRENT
// HMemoryUtils.trashcanNow. Engine heap size: 440 MB. GUI used memory: 25 MB. Current time: 3/22/17 7:54:34 AM EDT
// [Engine Memory]: 449 MB (+46694kb) [00:00:10]
// TclEventType: IP_LOCK_CHANGE
// [Engine Memory]: 537 MB (+69108kb) [00:00:15]
// [Engine Memory]: 576 MB (+12647kb) [00:00:20]
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 116 MB (+81920kb) [00:00:24]
// [Engine Memory]: 770 MB (+172733kb) [00:00:24]
// [GUI Memory]: 123 MB (+653kb) [00:00:24]
// [GUI Memory]: 133 MB (+4384kb) [00:00:26]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: open_project C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/img_proc_full'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/vivado-library-master/if/pmod_v1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'. 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'. 
// HMemoryUtils.trashcanNow. Engine heap size: 809 MB. GUI used memory: 54 MB. Current time: 3/22/17 7:54:53 AM EDT
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [Engine Memory]: 809 MB (+63kb) [00:00:28]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Project name: project_1; location: C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1; part: xc7a100tcsg324-1
// Tcl Message: open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 988.176 ; gain = 346.234 
dismissDialog("Open Project"); // bL:g (cv:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Generate Block Design]", 8, false); // x:Y (w:G, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_GENERATE_RSB_DESIGN
// aD:x (cv:JFrame): Generate Output Products: addNotify
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, aD:x)
// bL:g (cv:JFrame):  Managing Output Products : addNotify
// TclEventType: LOAD_FEATURE
// Tcl Message: generate_target all [get_files  C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] 
// Tcl Message: Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0 
// Tcl Message: Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1 Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0 
// HMemoryUtils.trashcanNow. Engine heap size: 843 MB. GUI used memory: 54 MB. Current time: 3/22/17 7:55:19 AM EDT
// Tcl Message: Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1 
// [Engine Memory]: 970 MB (+126908kb) [00:00:58]
// Tcl Message: Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M Adding cell -- digilentinc.com:IP:PmodWIFI:1.0 - PmodWIFI_0 Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0 
// Tcl Message: ERROR: [IP_Flow 19-479] 'UARTLITE_BOARD_INTERFACE--> UARTLITE_BOARD_INTERFACE' cyclic dependency found while setting value 'usb_uart' on parameter 'UARTLITE_BOARD_INTERFACE'. 
// Tcl Message: ERROR: [Common 17-39] 'set_property' failed due to earlier errors. 
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: Adding cell -- user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 - stream_jpg_yy_nv_mn_v1_0_wed2_0 Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar 
// [Engine Memory]: 1,023 MB (+4397kb) [00:01:03]
// Tcl Message: Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram 
// Tcl Message: INFO: [Device 21-403] Loading part xc7a100tcsg324-1 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Successfully read diagram <design_1> from BD file <C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// [Engine Memory]: 1,092 MB (+19246kb) [00:01:07]
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,092 MB. GUI used memory: 53 MB. Current time: 3/22/17 7:55:34 AM EDT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: INFO: [IP_Flow 19-3438] Customization errors found on 'axi_uartlite_0'. Restoring to previous valid configuration. 
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: INFO: [IP_Flow 19-3447] Customization errors found during restoring IP 'axi_uartlite_0' to previous valid configuration. 
// Tcl Message: ERROR: [IP_Flow 19-3439] Failed to restore IP 'axi_uartlite_0' customization to its previous valid configuration. 
// Tcl Message: ERROR: [Common 17-39] 'set_property' failed due to earlier errors. 
// Tcl Message: ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.     ::xilinx.com_ip_axi_uartlite_2.0::post_propagate Line 13 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ERROR: [BD 41-241] Message from IP propagation TCL of /axi_uartlite_0: set_property error: Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart Customization errors found on 'axi_uartlite_0'. Restoring to previous valid configuration. Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart Customization errors found during restoring IP 'axi_uartlite_0' to previous valid configuration. Failed to restore IP 'axi_uartlite_0' customization to its previous valid configuration.  
// Tcl Message: INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks. 
// Tcl Message: ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd  
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,137 MB. GUI used memory: 53 MB. Current time: 3/22/17 7:55:49 AM EDT
// Tcl Message: generate_target: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1279.125 ; gain = 286.508 
// Tcl Message: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors. 
// a:a (cv:JFrame): Critical Messages: addNotify
// 'aC' command handler elapsed time: 37 seconds
// Elapsed time: 32 seconds
dismissDialog("Managing Output Products"); // bL:g (cv:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 39 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, a:a)
dismissDialog("Critical Messages"); // a:a (cv:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // x:Y (w:G, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// bL:g (cv:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: open_bd_design {C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd} 
// Tcl Message: Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0 Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1 Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0 
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1 Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M Adding cell -- digilentinc.com:IP:PmodWIFI:1.0 - PmodWIFI_0 Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0 
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: Adding cell -- user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 - stream_jpg_yy_nv_mn_v1_0_wed2_0 Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc 
// Tcl Message: INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_cc_0  
// Tcl Message: Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc 
// Tcl Message: INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_0  
// Tcl Message: Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds 
// Tcl Message: INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_ds_5  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds 
// Tcl Message: INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_ds_4  
// Tcl Message: Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds 
// Tcl Message: INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_ds_3  
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us 
// Tcl Message: INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_us_1  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10 Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10 Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram 
// HMemoryUtils.trashcanNow. Engine heap size: 1,180 MB. GUI used memory: 55 MB. Current time: 3/22/17 7:56:39 AM EDT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 1,181 MB (+35975kb) [00:02:15]
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: Successfully read diagram <design_1> from BD file <C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// Tcl Message: INFO: [BD 41-433]  Design successfully migrated to use XCI files... 
// Tcl Message: open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1399.422 ; gain = 95.660 
// Tcl Message: ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors. 
// a:a (cv:JFrame): Critical Messages: addNotify
// 'bs' command handler elapsed time: 13 seconds
// Elapsed time: 14 seconds
dismissDialog("Open Block Design"); // bL:g (cv:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, a:a)
dismissDialog("Critical Messages"); // a:a (cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// p:g (cv:JFrame): Re-customize IP: addNotify
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart ERROR: [IP_Flow 19-479] 'UARTLITE_BOARD_INTERFACE--> UARTLITE_BOARD_INTERFACE' cyclic dependency found while setting value 'usb_uart' on parameter 'UARTLITE_BOARD_INTERFACE'. 
// Tcl Message: ERROR: [Common 17-39] 'set_property' failed due to earlier errors. 
// Elapsed time: 14 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, p:g)
dismissDialog("Re-customize IP"); // p:g (cv:JFrame)
// Tcl Command: 'set_property -dict [list CONFIG.UARTLITE_BOARD_INTERFACE {USB_Uart} CONFIG.UARTLITE_BOARD_INTERFACE {USB_Uart}] [get_bd_cells axi_uartlite_0]'
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: startgroup 
// Tcl Message: set_property -dict [list CONFIG.UARTLITE_BOARD_INTERFACE {USB_Uart} CONFIG.UARTLITE_BOARD_INTERFACE {USB_Uart}] [get_bd_cells axi_uartlite_0] 
// Tcl Message: ERROR: [IP_Flow 19-479] 'UARTLITE_BOARD_INTERFACE--> UARTLITE_BOARD_INTERFACE' cyclic dependency found while setting value 'usb_uart' on parameter 'UARTLITE_BOARD_INTERFACE'. 
// Tcl Message: ERROR: [Common 17-39] 'set_property' failed due to earlier errors. 
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: INFO: [IP_Flow 19-3438] Customization errors found on 'axi_uartlite_0'. Restoring to previous valid configuration. 
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: INFO: [IP_Flow 19-3447] Customization errors found during restoring IP 'axi_uartlite_0' to previous valid configuration. 
// Tcl Message: INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.UARTLITE_BOARD_INTERFACE {USB_Uart} CONFIG.UARTLITE_BOARD_INTERFACE {USB_Uart}] [get_bd_cells axi_uartlite_0]' 
// Tcl Message: ERROR: [Common 17-39] 'set_property' failed due to earlier errors. 
// Tcl Message: endgroup 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 210, 53, 605, 293, false, false, false, true, false); // ew:aK (TdiGroup:JideTabbedPane, cv:JFrame) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // ab:JMenu (am:JPopupMenu, cv:JFrame)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // ab:JMenu (am:JPopupMenu, cv:JFrame)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // ab:JMenu (am:JPopupMenu, cv:JFrame)
selectMenuItem(PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN, "Validate Design"); // af:JMenuItem (am:JPopupMenu, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN
// Tcl Command: 'validate_bd_design'
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: validate_bd_design 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// bL:g (cv:JFrame):  Validate Design : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
selectButton(RDIResource.ProgressDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, bL:g)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: INFO: [Common 17-365] Interrupt caught but 'validate_bd_design' cannot be canceled. Please wait for command to finish. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: INFO: [IP_Flow 19-3438] Customization errors found on 'axi_uartlite_0'. Restoring to previous valid configuration. 
// Tcl Message: ERROR: [IP_Flow 19-3461] Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart 
// Tcl Message: INFO: [IP_Flow 19-3447] Customization errors found during restoring IP 'axi_uartlite_0' to previous valid configuration. 
// Tcl Message: ERROR: [IP_Flow 19-3439] Failed to restore IP 'axi_uartlite_0' customization to its previous valid configuration. 
// Tcl Message: ERROR: [Common 17-39] 'set_property' failed due to earlier errors. 
// Tcl Message: ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.     ::xilinx.com_ip_axi_uartlite_2.0::post_propagate Line 13 
// TclEventType: RSB_SCRIPT_TASK
// [Engine Memory]: 1,246 MB (+5572kb) [00:02:56]
// Tcl Message: ERROR: [BD 41-241] Message from IP propagation TCL of /axi_uartlite_0: set_property error: Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart Customization errors found on 'axi_uartlite_0'. Restoring to previous valid configuration. Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom, USB_Uart Customization errors found during restoring IP 'axi_uartlite_0' to previous valid configuration. Failed to restore IP 'axi_uartlite_0' customization to its previous valid configuration.  
// Tcl Message: INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks. 
// Tcl Message: validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1399.422 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-681] Processing pending cancel. 
// TclEventType: DG_UPDATE_GRAPH
// dC:a (cv:JFrame): Critical Messages: addNotify
dismissDialog("Validate Design"); // bL:g (cv:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, dC:a)
dismissDialog("Critical Messages"); // dC:a (cv:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 1,246 MB. GUI used memory: 61 MB. Current time: 3/22/17 7:57:25 AM EDT
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_cells axi_uartlite_0] 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 293, 71, 605, 293, false, false, false, true, false); // ew:aK (TdiGroup:JideTabbedPane, cv:JFrame) - Popup Trigger
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_ADD_IP, "Add IP..."); // af:JMenuItem (am:JPopupMenu, cv:JFrame)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "uart"); // OverlayTextField:JTextField (DefaultOverlayable:JPanel, ResizableWindow:JWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Uartlite", 1, "AXI Uartlite", 0, false); // O:as (JViewport:JComponent, ResizableWindow:JWindow)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Uartlite", 1); // O:as (JViewport:JComponent, ResizableWindow:JWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Uartlite", 1, "AXI Uartlite", 0, false, false, false, false, false, true); // O:as (JViewport:JComponent, ResizableWindow:JWindow) - Double Click
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// bL:g (cv:JFrame):  Add IP : addNotify
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: endgroup 
dismissDialog("Add IP"); // bL:g (cv:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // i:l (JPanel:JComponent, cv:JFrame)
// s:x (cv:JFrame): Run Connection Automation: addNotify
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (1 out of 2 selected), axi_uartlite_0, S_AXI]", 2, false, true, ui.utils.TriState.True); // G:a (JViewport:JComponent, s:x)
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (2 out of 2 selected), axi_uartlite_0, UART]", 3, false, true, ui.utils.TriState.True); // G:a (JViewport:JComponent, s:x)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:x)
dismissDialog("Run Connection Automation"); // s:x (cv:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// bL:g (cv:JFrame):  Run Connection Automation : addNotify
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI] 
// Tcl Message: </axi_uartlite_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40600000 [ 64K ]> </axi_uartlite_0/S_AXI/Reg> is being mapped into </microblaze_0/Instruction> at <0x40600000 [ 64K ]> 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "USB_Uart" }  [get_bd_intf_pins axi_uartlite_0/UART] 
// Tcl Message: INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_uartlite_0] INFO: [board_rule 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE USB_Uart [get_bd_cells /axi_uartlite_0] INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 USB_Uart_0 INFO: [board_rule 100-100] connect_bd_intf_net /USB_Uart_0 /axi_uartlite_0/UART 
// Tcl Message: endgroup 
dismissDialog("Run Connection Automation"); // bL:g (cv:JFrame)
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In1] 
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// bL:g (cv:JFrame):  Save Design : addNotify
// Tcl Message: save_bd_design 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Wrote  : <C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>  
// Elapsed time: 24 seconds
dismissDialog("Save Design"); // bL:g (cv:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 202, 61, 605, 293, false, false, false, true, false); // ew:aK (TdiGroup:JideTabbedPane, cv:JFrame) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // ab:JMenu (am:JPopupMenu, cv:JFrame)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // ab:JMenu (am:JPopupMenu, cv:JFrame)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // ab:JMenu (am:JPopupMenu, cv:JFrame)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // ab:JMenu (am:JPopupMenu, cv:JFrame)
selectMenuItem(PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN, "Validate Design"); // af:JMenuItem (am:JPopupMenu, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN
// Tcl Command: 'validate_bd_design'
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// bL:g (cv:JFrame):  Validate Design : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// Tcl Message: validate_bd_design 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks. 
// Tcl Message: validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1404.871 ; gain = 0.000 
// dC:a (cv:JFrame): Critical Messages: addNotify
dismissDialog("Validate Design"); // bL:g (cv:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, dC:a)
dismissDialog("Critical Messages"); // dC:a (cv:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// P:bL (cv:JFrame):  Re-customize IP : addNotify
// p:g (cv:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // P:bL (cv:JFrame)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 2); // cR:g (F:JPanel, p:g)
dismissDialog("Re-customize IP"); // p:g (cv:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Generate Block Design]", 8, false); // x:Y (w:G, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_GENERATE_RSB_DESIGN
// aD:x (cv:JFrame): Generate Output Products: addNotify
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, aD:x)
// bL:g (cv:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: generate_target all [get_files  C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] 
// Tcl Message: INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Verilog Output written to : C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v Verilog Output written to : C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: Wrote  : <C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>  
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc . INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat . INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 . 
// HMemoryUtils.trashcanNow. Engine heap size: 1,267 MB. GUI used memory: 74 MB. Current time: 3/22/17 7:58:55 AM EDT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 . INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M . INFO: [BD 41-1029] Generation completed for the IP Integrator block stream_jpg_yy_nv_mn_v1_0_wed2_0 . 
// Tcl Message: ERROR: [Common 17-55] 'get_property' expects at least one object. Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-911] XIT detected an open writer channel for file 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_2/design_1_PmodWIFI_0_2_board.xdc'. Please use 'close_ipfile' command to close channels before exit. ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'design_1_PmodWIFI_0_2'. Failed to generate 'Implementation' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'design_1_PmodWIFI_0_2'. Failed to generate 'Implementation' outputs:  ERROR: [BD 41-1030] Generation failed for the IP Integrator block PmodWIFI_0  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar . INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds . INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds . INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_ds . INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_cc . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc . INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Exporting to file C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh 
// HMemoryUtils.trashcanNow. Engine heap size: 1,302 MB. GUI used memory: 74 MB. Current time: 3/22/17 8:00:15 AM EDT
// Tcl Message: Generated Block Design Tcl file C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Generated Hardware Definition File C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:01:27 . Memory (MB): peak = 1442.855 ; gain = 37.984 
// Tcl Message: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors. 
// a:a (cv:JFrame): Critical Messages: addNotify
// 'bf' command handler elapsed time: 89 seconds
// Elapsed time: 87 seconds
dismissDialog("Managing Output Products"); // bL:g (cv:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 18 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 365, 113); // dI:N (JPanel:JComponent, cv:JFrame)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Common 17-55] 'get_property' expects at least one object.. Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.", 0); // d:a (JViewport:JComponent, a:a)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[IP_Flow 19-167] Failed to deliver one or more file(s).", 1); // d:a (JViewport:JComponent, a:a)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[IP_Flow 19-911] XIT detected an open writer channel for file 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_2/design_1_PmodWIFI_0_2_board.xdc'. Please use 'close_ipfile' command to close channels before exit.", 2); // d:a (JViewport:JComponent, a:a)
// Elapsed time: 20 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, a:a)
dismissDialog("Critical Messages"); // a:a (cv:JFrame)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_nets PmodWIFI_0_WF_INTERRUPT] [get_bd_intf_nets PmodWIFI_0_Pmod_out] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_intf_nets microblaze_0_axi_periph_M04_AXI] [get_bd_intf_nets microblaze_0_axi_periph_M05_AXI] [get_bd_cells PmodWIFI_0] 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 11 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 151, 66, 605, 293, false, false, false, true, false); // ew:aK (TdiGroup:JideTabbedPane, cv:JFrame) - Popup Trigger
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_ADD_IP, "Add IP..."); // af:JMenuItem (am:JPopupMenu, cv:JFrame)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "WiF"); // OverlayTextField:JTextField (DefaultOverlayable:JPanel, ResizableWindow:JWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "PmodWIFI_v1_0", 0, "PmodWIFI_v1_0", 0, false); // O:as (JViewport:JComponent, ResizableWindow:JWindow)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "PmodWIFI_v1_0", 0); // O:as (JViewport:JComponent, ResizableWindow:JWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "PmodWIFI_v1_0", 0, "PmodWIFI_v1_0", 0, false, false, false, false, false, true); // O:as (JViewport:JComponent, ResizableWindow:JWindow) - Double Click
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodWIFI:1.0 PmodWIFI_0 
// Tcl Message: endgroup 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 250, 60, 605, 293, false, false, false, true, false); // ew:aK (TdiGroup:JideTabbedPane, cv:JFrame) - Popup Trigger
selectTab((HResource) null, (HResource) null, "Board", 3); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cv:JFrame)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 245, 53, 605, 293, false, false, false, true, false); // ew:aK (TdiGroup:JideTabbedPane, cv:JFrame) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS, "Make External"); // af:JMenuItem (am:JPopupMenu, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_PORTS
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: startgroup 
// Tcl Message: create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 Pmod_out 
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins PmodWIFI_0/Pmod_out] [get_bd_intf_ports Pmod_out] 
// Tcl Message: endgroup 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins PmodWIFI_0/WF_INTERRUPT] [get_bd_pins microblaze_0_xlconcat/In0] 
// Elapsed time: 17 seconds
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // i:l (JPanel:JComponent, cv:JFrame)
// s:x (cv:JFrame): Run Connection Automation: addNotify
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (4 out of 4 selected), PmodWIFI_0]", 1, true, true, ui.utils.TriState.True); // G:a (JViewport:JComponent, s:x) - Node
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:x)
dismissDialog("Run Connection Automation"); // s:x (cv:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// bL:g (cv:JFrame):  Run Connection Automation : addNotify
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: startgroup 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins PmodWIFI_0/AXI_LITE_SPI] 
// Tcl Message: </PmodWIFI_0/AXI_LITE_SPI/Reg0> is being mapped into </microblaze_0/Data> at <0x44A00000 [ 64K ]> </PmodWIFI_0/AXI_LITE_SPI/Reg0> is being mapped into </microblaze_0/Instruction> at <0x44A00000 [ 64K ]> 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins PmodWIFI_0/S_AXI_TIMER] 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: </PmodWIFI_0/S_AXI_TIMER/Reg0> is being mapped into </microblaze_0/Data> at <0x44A10000 [ 64K ]> </PmodWIFI_0/S_AXI_TIMER/Reg0> is being mapped into </microblaze_0/Instruction> at <0x44A10000 [ 64K ]> 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins PmodWIFI_0/AXI_LITE_WFCS] 
// Tcl Message: </PmodWIFI_0/AXI_LITE_GPIO_WFCS/Reg0> is being mapped into </microblaze_0/Data> at <0x44A20000 [ 64K ]> </PmodWIFI_0/AXI_LITE_GPIO_WFCS/Reg0> is being mapped into </microblaze_0/Instruction> at <0x44A20000 [ 64K ]> 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins PmodWIFI_0/AXI_LITE_WFGPIO] 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: </PmodWIFI_0/AXI_LITE_WFGPIO/Reg0> is being mapped into </microblaze_0/Data> at <0x44A30000 [ 64K ]> </PmodWIFI_0/AXI_LITE_WFGPIO/Reg0> is being mapped into </microblaze_0/Instruction> at <0x44A30000 [ 64K ]> 
// Tcl Message: endgroup 
dismissDialog("Run Connection Automation"); // bL:g (cv:JFrame)
selectTab((HResource) null, (HResource) null, "Sources", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cv:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 23); // z:k (G:JPanel, cv:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 24, true); // z:k (G:JPanel, cv:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, img_proc_full.xdc]", 26, false, false, false, false, false, true); // z:k (G:JPanel, cv:JFrame) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, const.xdc]", 25, false); // z:k (G:JPanel, cv:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, const.xdc]", 25, false, false, false, false, false, true); // z:k (G:JPanel, cv:JFrame) - Double Click
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cv:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "const.xdc", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cv:JFrame)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, cv:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Generate Block Design]", 8, false); // x:Y (w:G, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_GENERATE_RSB_DESIGN
// aD:x (cv:JFrame): Generate Output Products: addNotify
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, aD:x)
// bL:g (cv:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Verilog Output written to : C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v Verilog Output written to : C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// [Engine Memory]: 1,322 MB (+15275kb) [00:08:48]
// Tcl Message: Wrote  : <C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,322 MB. GUI used memory: 78 MB. Current time: 3/22/17 8:03:15 AM EDT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3420] Updated PmodWIFI_pmod_bridge_0_0 to use current project options INFO: [IP_Flow 19-3420] Updated PmodWIFI_axi_quad_spi_0_0 to use current project options 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3420] Updated PmodWIFI_axi_gpio_0_0 to use current project options INFO: [IP_Flow 19-3420] Updated PmodWIFI_axi_gpio_1_0 to use current project options 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3420] Updated PmodWIFI_axi_timer_0_0 to use current project options 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds . INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds . INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_ds . 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_cc . INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us . INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Exporting to file C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh 
// Tcl Message: Generated Block Design Tcl file C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Generated Hardware Definition File C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:01:33 . Memory (MB): peak = 1483.469 ; gain = 18.172 
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet 
// HMemoryUtils.trashcanNow. Engine heap size: 1,345 MB. GUI used memory: 79 MB. Current time: 3/22/17 8:04:35 AM EDT
// Tcl Message: export_simulation -of_objects [get_files C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.ip_user_files/ipstatic -force -quiet 
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// a:a (cv:JFrame): Critical Messages: addNotify
// 'bf' command handler elapsed time: 249 seconds
// Elapsed time: 247 seconds
dismissDialog("Managing Output Products"); // bL:g (cv:JFrame)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, a:a)
dismissDialog("Critical Messages"); // a:a (cv:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 14, true); // x:Y (w:G, cv:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// G:be (cv:JFrame): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, G:be)
// bL:g (cv:JFrame):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // G:be (cv:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: generate_target all [get_files C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] 
// Tcl Message: INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Verilog Output written to : C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v Verilog Output written to : C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v Wrote  : <C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>  
// Tcl Message: Exporting to file C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh 
// Tcl Message: Generated Block Design Tcl file C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Generated Hardware Definition File C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1510.871 ; gain = 27.402 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: design_1_wrapper 
// HMemoryUtils.trashcanNow. Engine heap size: 1,373 MB. GUI used memory: 79 MB. Current time: 3/22/17 8:07:30 AM EDT
// [Engine Memory]: 1,432 MB (+45032kb) [00:13:29]
// HMemoryUtils.trashcanNow. Engine heap size: 1,433 MB. GUI used memory: 80 MB. Current time: 3/22/17 8:07:55 AM EDT
// [Engine Memory]: 1,514 MB (+11751kb) [00:13:39]
// HMemoryUtils.trashcanNow. Engine heap size: 1,589 MB. GUI used memory: 80 MB. Current time: 3/22/17 8:08:10 AM EDT
// [Engine Memory]: 1,647 MB (+59789kb) [00:13:49]
// HMemoryUtils.trashcanNow. Engine heap size: 1,686 MB. GUI used memory: 81 MB. Current time: 3/22/17 8:08:30 AM EDT
// HMemoryUtils.trashcanNow. Engine heap size: 1,719 MB. GUI used memory: 81 MB. Current time: 3/22/17 8:12:20 AM EDT
// [Engine Memory]: 1,752 MB (+23177kb) [00:18:00]
// HMemoryUtils.trashcanNow. Engine heap size: 1,831 MB. GUI used memory: 81 MB. Current time: 3/22/17 8:12:35 AM EDT
// [Engine Memory]: 1,849 MB (+10482kb) [00:18:20]
// HMemoryUtils.trashcanNow. Engine heap size: 1,857 MB. GUI used memory: 81 MB. Current time: 3/22/17 8:12:55 AM EDT
// HMemoryUtils.trashcanNow. Engine heap size: 1,882 MB. GUI used memory: 81 MB. Current time: 3/22/17 8:13:15 AM EDT
// HMemoryUtils.trashcanNow. Engine heap size: 1,980 MB. GUI used memory: 81 MB. Current time: 3/22/17 8:14:05 AM EDT
// [Engine Memory]: 1,984 MB (+44363kb) [00:19:41]
// HMemoryUtils.trashcanNow. Engine heap size: 2,036 MB. GUI used memory: 81 MB. Current time: 3/22/17 8:14:25 AM EDT
// HMemoryUtils.trashcanNow. Engine heap size: 2,080 MB. GUI used memory: 80 MB. Current time: 3/22/17 8:14:45 AM EDT
// [Engine Memory]: 2,088 MB (+4901kb) [00:20:21]
// Elapsed time: 445 seconds
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a:JButton (JPanel:JComponent, bL:g)
// 'dG' command handler elapsed time: 448 seconds
selectTab((HResource) null, (HResource) null, "Log", 2); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cv:JFrame)
selectTab((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cv:JFrame)
// Elapsed time: 10 seconds
selectTab((HResource) null, (HResource) null, "Log", 2); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cv:JFrame)
selectTab((HResource) null, (HResource) null, "Reports", 3); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cv:JFrame)
selectTab((HResource) null, (HResource) null, "Design Runs", 4); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cv:JFrame)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cv:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 2,144 MB. GUI used memory: 81 MB. Current time: 3/22/17 8:15:50 AM EDT
// HMemoryUtils.trashcanNow. Engine heap size: 2,170 MB. GUI used memory: 80 MB. Current time: 3/22/17 8:20:44 AM EDT
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,186 MB. GUI used memory: 87 MB. Current time: 3/22/17 8:26:07 AM EDT
// Xgd.load filename: C:/Xilinx/Vivado/2016.2/data/parts/xilinx/artix7/devint/artix7/xc7a100t/xc7a100t.xgd; ZipEntry: xc7a100t_floorplan.xgd elapsed time: 2.6s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 13.3s
// Xgd.load filename: C:/Xilinx/Vivado/2016.2/data/parts/xilinx/artix7/devint/artix7/xc7a100t/xc7a100t.xgd; ZipEntry: xc7a100t_detail.xgd elapsed time: 36s
// TclEventType: DESIGN_NEW
// [GUI Memory]: 144 MB (+5001kb) [00:32:42]
// [GUI Memory]: 154 MB (+2679kb) [00:32:47]
// Schematic: addNotify
// [Engine Memory]: 2,198 MB (+5732kb) [00:32:52]
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/src/PmodWIFI_axi_gpio_0_0/synth/PmodWIFI_axi_gpio_0_0.vhd:166] INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282] 
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:219] INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:220] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111  	Parameter C_USE_WSTRB bound to: 0 - type: integer  	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer  	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239] 
// Tcl Message: 	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100  	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer  	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer  	Parameter C_USE_WSTRB bound to: 0 - type: integer  	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190] 
// Tcl Message: 	Parameter C_BUS_AWIDTH bound to: 9 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer  	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b00  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (1#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b01  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (1#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b10  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (1#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b11  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: 	Parameter C_DW bound to: 32 - type: integer  	Parameter C_AW bound to: 9 - type: integer  	Parameter C_GPIO_WIDTH bound to: 1 - type: integer  	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer  	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer  	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer  	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer  	Parameter C_TRI_DEFAULT bound to: -1 - type: integer  	Parameter C_IS_DUAL bound to: 0 - type: integer  	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer  	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346] INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 0 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/src/PmodWIFI_axi_gpio_1_0/synth/PmodWIFI_axi_gpio_1_0.vhd:168] INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190] 
// Tcl Message: 	Parameter C_BUS_AWIDTH bound to: 9 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer  	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 5 - type: integer  	Parameter C_AW bound to: 9 - type: integer  	Parameter C_BAR bound to: 9'b000000000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b01  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b10  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b11  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 1 - type: integer  	Parameter C_AW bound to: 9 - type: integer  	Parameter C_BAR bound to: 9'b100000000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0001  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0010  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0011  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0101  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0110  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0111  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1001  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1010  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1011  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1101  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1110  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (8#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1111  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: 	Parameter C_NUM_CE bound to: 16 - type: integer  	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer  	Parameter C_IP_INTR_MODE_ARRAY bound to: 32'b00000000000000000000000000000101  	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool  	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool  	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (9#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259] INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173] 
// Tcl Message: 	Parameter C_DW bound to: 32 - type: integer  	Parameter C_AW bound to: 9 - type: integer  	Parameter C_GPIO_WIDTH bound to: 4 - type: integer  	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer  	Parameter C_MAX_GPIO_WIDTH bound to: 4 - type: integer  	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer  	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer  	Parameter C_TRI_DEFAULT bound to: -1 - type: integer  	Parameter C_IS_DUAL bound to: 0 - type: integer  	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer  	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346] INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 0 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-3491] module 'axi_quad_spi' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/axi_quad_spi.vhd:104' bound to instance 'U0' of component 'axi_quad_spi' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/src/PmodWIFI_axi_quad_spi_0_0/synth/PmodWIFI_axi_quad_spi_0_0.vhd:262] INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/axi_quad_spi.vhd:328] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'IO0_I_REG' to cell 'FD' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/axi_quad_spi.vhd:796] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'IO1_I_REG' to cell 'FD' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/axi_quad_spi.vhd:807] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'IO2_I_REG' to cell 'FD' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/axi_quad_spi.vhd:818] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'IO3_I_REG' to cell 'FD' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/axi_quad_spi.vhd:830] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 1 - type: integer  	Parameter C_AW bound to: 7 - type: integer  	Parameter C_BAR bound to: 7'b0000000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0001  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0010  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0011  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0101  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0110  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0111  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1001  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1010  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1011  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized37' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized37' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized38' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1101  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized38' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized39' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1110  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized39' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized40' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1111  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized40' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized41' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 7 - type: integer  	Parameter C_BAR bound to: 7'b1000000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized41' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized42' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized42' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized43' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b001  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized43' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized44' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b010  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized44' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized45' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b011  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized45' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized46' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized46' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized47' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b101  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized47' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized48' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b110  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized48' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized49' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b111  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized49' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized50' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 7 - type: integer  	Parameter C_BAR bound to: 7'b1100000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized50' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized51' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized51' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized52' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b001  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized52' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized53' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b010  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized53' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized54' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b011  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized54' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized55' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized55' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized56' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b101  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized56' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized57' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b110  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized57' (10#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized58' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b111  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/reset_sync_module.vhd:107] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_1' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/reset_sync_module.vhd:135] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter Async_Clk bound to: 0 - type: integer  	Parameter C_FIFO_DEPTH bound to: 16 - type: integer  	Parameter C_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer  	Parameter C_NUM_SS_BITS bound to: 1 - type: integer  
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:490] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:498] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:509] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:517] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:543] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:551] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_3' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:559] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:572] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:580] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:605] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:613] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_3' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:621] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:646] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:654] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_3' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:662] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:675] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:683] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:695] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:703] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:715] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:723] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:734] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:742] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:753] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:761] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:786] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:794] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:808] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:816] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:839] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:847] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_3' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:855] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:865] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:873] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:883] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:891] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_1_SPE_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:902] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_1_SPE_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:910] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_2_MST_N_SLV_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:921] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_2_MST_N_SLV_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:929] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_3_CPOL_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:940] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_3_CPOL_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:948] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_4_CPHA_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:959] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_4_CPHA_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:967] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_5_TXFIFO_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:978] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_5_TXFIFO_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:986] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_6_RXFIFO_RST_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:997] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_6_RXFIFO_RST_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1005] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_7_SS_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1016] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_7_SS_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1024] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_8_TR_INHIBIT_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1035] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_8_TR_INHIBIT_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1043] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_9_LSB_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1054] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_9_LSB_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1062] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1078] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1086] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1078] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1086] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SR_3_MODF_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1099] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SR_3_MODF_AX2S_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1107] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1124] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1132] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_1_CDC' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1157] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_2' to cell 'FDR' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:1165] INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (12#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd:207] INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd:253] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (36#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd:253] INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 1 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer  	Parameter C_MTBF_STAGES bound to: 2 - type: integer  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (36#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 1 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer  	Parameter C_MTBF_STAGES bound to: 2 - type: integer  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (36#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_v3_2_8_counter_f' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/counter_f.vhd:135] 
// Tcl Message: 	Parameter C_NUM_BITS bound to: 4 - type: integer  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_v3_2_8_counter_f' (37#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/counter_f.vhd:135] INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_fifo_ifmodule.vhd:182] 
// Tcl Message: 	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (38#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_fifo_ifmodule.vhd:182] INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_occupancy_reg.vhd:114] 
// Tcl Message: 	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (39#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_occupancy_reg.vhd:114] INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_mode_0_module.vhd:240] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer  	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer  	Parameter C_SPI_MODE bound to: 0 - type: integer  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (41#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_cntrl_reg.vhd:174] INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_status_slave_sel_reg.vhd:181] 
// Tcl Message: 	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer  	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_NUM_SS_BITS bound to: 1 - type: integer  	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (42#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_status_slave_sel_reg.vhd:181] INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/soft_reset.vhd:123] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'soft_reset' (43#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/soft_reset.vhd:123] INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized0' (43#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (44#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_core_interface.vhd:227] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (45#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/axi_quad_spi.vhd:328] INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_v3_2_8_PmodWIFI_axi_quad_spi_0_0' (46#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/src/PmodWIFI_axi_quad_spi_0_0/synth/PmodWIFI_axi_quad_spi_0_0.vhd:97] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PmodWIFI_axi_timer_0_0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/src/PmodWIFI_axi_timer_0_0/synth/PmodWIFI_axi_timer_0_0.vhd:87] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_COUNT_WIDTH bound to: 32 - type: integer  	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer  	Parameter C_TRIG0_ASSERT bound to: 1'b1  	Parameter C_TRIG1_ASSERT bound to: 1'b1  	Parameter C_GEN0_ASSERT bound to: 1'b1  	Parameter C_GEN1_ASSERT bound to: 1'b1  	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/axi_timer.vhd:163' bound to instance 'U0' of component 'axi_timer' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/src/PmodWIFI_axi_timer_0_0/synth/PmodWIFI_axi_timer_0_0.vhd:159] INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/axi_timer.vhd:222] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_COUNT_WIDTH bound to: 32 - type: integer  	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer  	Parameter C_TRIG0_ASSERT bound to: 1'b1  	Parameter C_TRIG1_ASSERT bound to: 1'b1  	Parameter C_GEN0_ASSERT bound to: 1'b1  	Parameter C_GEN1_ASSERT bound to: 1'b1  	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/axi_timer.vhd:187] INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/axi_timer.vhd:188] INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/tc_core.vhd:191] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_COUNT_WIDTH bound to: 32 - type: integer  	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer  	Parameter C_DWIDTH bound to: 32 - type: integer  	Parameter C_AWIDTH bound to: 5 - type: integer  	Parameter C_TRIG0_ASSERT bound to: 1'b1  	Parameter C_TRIG1_ASSERT bound to: 1'b1  	Parameter C_GEN0_ASSERT bound to: 1'b1  	Parameter C_GEN1_ASSERT bound to: 1'b1  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/mux_onehot_f.vhd:166] 
// Tcl Message: 	Parameter C_DW bound to: 32 - type: integer  	Parameter C_NB bound to: 6 - type: integer  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_timer_v2_0_11_counter_f' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/counter_f.vhd:148] 
// Tcl Message: 	Parameter C_NUM_BITS bound to: 32 - type: integer  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 1 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (50#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 1 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (50#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 1 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (50#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] INFO: [Synth 8-256] done synthesizing module 'timer_control' (51#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/timer_control.vhd:199] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  	Parameter IS_S_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'tc_core' (52#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_timer_v2_0/hdl/src/vhdl/tc_core.vhd:191] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111  	Parameter C_USE_WSTRB bound to: 0 - type: integer  	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer  	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239] 
// Tcl Message: 	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000  	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer  	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer  	Parameter C_USE_WSTRB bound to: 0 - type: integer  	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190] 
// Tcl Message: 	Parameter C_BUS_AWIDTH bound to: 5 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer  	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized59' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized59' (52#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized60' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b001  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized60' (52#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized61' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b010  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized61' (52#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized62' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b011  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized62' (52#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized63' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized63' (52#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized64' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b101  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized64' (52#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized65' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b110  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized65' (52#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized66' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 3 - type: integer  	Parameter C_BAR bound to: 3'b111  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PmodWIFI_pmod_bridge_0_0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/src/PmodWIFI_pmod_bridge_0_0/synth/PmodWIFI_pmod_bridge_0_0.v:56] INFO: [Synth 8-638] synthesizing module 'pmod_concat' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/digilentinc.com/pmod_bridge_v1_0/src/pmod_concat.v:12] 
// Tcl Message: 	Parameter Top_Row_Interface bound to: SPI - type: string  	Parameter Bottom_Row_Interface bound to: GPIO - type: string  
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 50000000 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_BAUDRATE bound to: 9600 - type: integer  	Parameter C_DATA_BITS bound to: 8 - type: integer  	Parameter C_USE_PARITY bound to: 0 - type: integer  	Parameter C_ODD_PARITY bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:150' bound to instance 'U0' of component 'axi_uartlite' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/synth/design_1_axi_uartlite_0_1.vhd:155] INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:220] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 50000000 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_BAUDRATE bound to: 9600 - type: integer  	Parameter C_DATA_BITS bound to: 8 - type: integer  	Parameter C_USE_PARITY bound to: 0 - type: integer  	Parameter C_ODD_PARITY bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:169] INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd:170] INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_core.vhd:162] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 50000000 - type: integer  	Parameter C_BAUDRATE bound to: 9600 - type: integer  	Parameter C_DATA_BITS bound to: 8 - type: integer  	Parameter C_USE_PARITY bound to: 0 - type: integer  	Parameter C_ODD_PARITY bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/baudrate.vhd:124] 
// Tcl Message: 	Parameter C_RATIO bound to: 326 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'baudrate' (59#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/baudrate.vhd:124] INFO: [Synth 8-3919] null assignment ignored [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_core.vhd:428] INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_rx.vhd:161] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_DATA_BITS bound to: 8 - type: integer  	Parameter C_USE_PARITY bound to: 0 - type: integer  	Parameter C_ODD_PARITY bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 1 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (59#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd:168] 
// Tcl Message: 	Parameter C_DEPTH bound to: 16 - type: integer  	Parameter C_DWIDTH bound to: 1 - type: integer  	Parameter C_INIT_VALUE bound to: 1'b0  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (60#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd:168] INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161] 
// Tcl Message: 	Parameter C_DWIDTH bound to: 8 - type: integer  	Parameter C_DEPTH bound to: 16 - type: integer  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192] 
// Tcl Message: 	Parameter C_DWIDTH bound to: 8 - type: integer  	Parameter C_DEPTH bound to: 16 - type: integer  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143] 
// Tcl Message: 	Parameter C_SIZE bound to: 5 - type: integer  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (61#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143] INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153] 
// Tcl Message: 	Parameter C_DEPTH bound to: 16 - type: integer  	Parameter C_DWIDTH bound to: 8 - type: integer  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_DATA_BITS bound to: 8 - type: integer  	Parameter C_USE_PARITY bound to: 0 - type: integer  	Parameter C_ODD_PARITY bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd:168] 
// Tcl Message: 	Parameter C_DEPTH bound to: 16 - type: integer  	Parameter C_DWIDTH bound to: 1 - type: integer  	Parameter C_INIT_VALUE bound to: 16'b1000000000000000  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111  	Parameter C_USE_WSTRB bound to: 0 - type: integer  	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer  	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized3' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239] 
// Tcl Message: 	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100  	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer  	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer  	Parameter C_USE_WSTRB bound to: 0 - type: integer  	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer  	Parameter C_FAMILY bound to: artix7 - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized3' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190] 
// Tcl Message: 	Parameter C_BUS_AWIDTH bound to: 4 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer  	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized67' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b01  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized67' (67#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized68' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b10  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized68' (67#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-5827' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized69' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b11  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (70#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396] 
// Tcl Message: INFO: [Synth 8-3491] module 'MDM' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:104' bound to instance 'U0' of component 'MDM' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:1094] INFO: [Synth 8-638] synthesizing module 'MDM' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:1198] 
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:2046] 
// Tcl Message: INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm_core.vhd:95' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm.vhd:2251] INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm_core.vhd:784] 
// Tcl Message: INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:94' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/mdm_core.vhd:2945] INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:351] 
// Tcl Message: 	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer  	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer  	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer  	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer  	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer  	Parameter C_USE_UART bound to: 0 - type: integer  	Parameter C_UART_WIDTH bound to: 8 - type: integer  	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer  	Parameter C_EN_WIDTH bound to: 1 - type: integer  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mdm_v3_2/hdl/vhdl/jtag_control.vhd:612] 
// Tcl Message: 	Parameter INIT bound to: 16'b0000000000000010  	Parameter INIT bound to: 16'b0000000000000010  	Parameter INIT bound to: 16'b0000000000000010  	Parameter INIT bound to: 16'b0000000000000010  	Parameter INIT bound to: 16'b0000000000000010  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 16'b0000000101100111  	Parameter IS_CLK_INVERTED bound to: 1'b0  	Parameter INIT bound to: 16'b0100001010000111  	Parameter IS_CLK_INVERTED bound to: 1'b0  	Parameter INIT bound to: 16'b0100010001000011  	Parameter IS_CLK_INVERTED bound to: 1'b0  	Parameter INIT bound to: 16'b0101100001001101  	Parameter IS_CLK_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/microblaze_v9_6/hdl/microblaze_v9_6_vh_rfs.vhd:151684' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:823] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (145#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:142] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:89] 
// Tcl Message: INFO: [Synth 8-3491] module 'axi_intc' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:217' bound to instance 'U0' of component 'axi_intc' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:185] INFO: [Synth 8-638] synthesizing module 'axi_intc' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:335] 
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:262] INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd:263] INFO: [Synth 8-638] synthesizing module 'intc_core' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd:256] 
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd:226] INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_intc_v4_1/hdl/src/vhdl/shared_ram_ivar.vhd:165] 
// Tcl Message: 	Parameter C_WIDTH bound to: 32 - type: integer  	Parameter C_DPRAM_DEPTH bound to: 16 - type: integer  	Parameter C_ADDR_LINES bound to: 4 - type: integer  	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized4' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized4' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190] 
// Tcl Message: 	Parameter C_BUS_AWIDTH bound to: 9 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer  	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized70' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 3 - type: integer  	Parameter C_AW bound to: 9 - type: integer  	Parameter C_BAR bound to: 9'b000000000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized70' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized71' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized71' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized72' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0001  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized72' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized73' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0010  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized73' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized74' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0011  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized74' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized75' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized75' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized76' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0101  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized76' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized77' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0110  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized77' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized78' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b0111  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized78' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized79' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized79' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized80' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1001  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized80' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized81' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1010  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized81' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized82' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1011  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized82' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized83' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized83' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized84' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1101  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized84' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized85' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1110  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized85' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized86' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 4 - type: integer  	Parameter C_AW bound to: 4 - type: integer  	Parameter C_BAR bound to: 4'b1111  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized86' (147#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized87' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 9 - type: integer  	Parameter C_BAR bound to: 9'b100000000  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_9_axi4lite_downsizer' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v:64] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer  	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_9_axi4lite_downsizer__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v:64] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer  	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer  	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_9_axi4lite_downsizer__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v:64] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer  	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer  	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_9_axi4lite_downsizer__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v:64] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer  	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer  	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (166#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62] INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (167#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_9_axi4lite_upsizer' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_upsizer.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer  	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_9_axi4lite_upsizer__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_upsizer.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer  	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000010010000000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000000110000000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (175#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010001001010000000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (175#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010001001010000100000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (175#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010001001010001000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (175#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010001001010001100000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (175#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b100000000000000000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_RATIO bound to: 2 - type: integer  	Parameter C_SEL_WIDTH bound to: 1 - type: integer  	Parameter C_DATA_WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (177#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_RATIO bound to: 2 - type: integer  	Parameter C_SEL_WIDTH bound to: 1 - type: integer  	Parameter C_DATA_WIDTH bound to: 75 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (177#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64] 
// Tcl Message: 	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer  	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer  	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer  	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer  	Parameter C_RESP bound to: 3 - type: integer  	Parameter P_WRITE_IDLE bound to: 2'b00  	Parameter P_WRITE_DATA bound to: 2'b01  	Parameter P_WRITE_RESP bound to: 2'b10  	Parameter P_READ_IDLE bound to: 1'b0  	Parameter P_READ_DATA bound to: 1'b1  	Parameter P_AXI4 bound to: 0 - type: integer  	Parameter P_AXI3 bound to: 1 - type: integer  	Parameter P_AXILITE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' (178#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64] INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_NUM_S bound to: 2 - type: integer  	Parameter C_NUM_S_LOG bound to: 1 - type: integer  	Parameter C_AMESG_WIDTH bound to: 64 - type: integer  	Parameter C_GRANT_ENC bound to: 1 - type: integer  	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000  	Parameter P_PRIO_MASK bound to: 2'b00  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_RATIO bound to: 2 - type: integer  	Parameter C_SEL_WIDTH bound to: 1 - type: integer  	Parameter C_DATA_WIDTH bound to: 64 - type: integer  
// Tcl Message: 	Parameter C_NUM_M bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter' (180#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72] INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72] 
// Tcl Message: 	Parameter C_NUM_M bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' (180#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_RATIO bound to: 8 - type: integer  	Parameter C_SEL_WIDTH bound to: 3 - type: integer  	Parameter C_DATA_WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (180#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_RATIO bound to: 8 - type: integer  	Parameter C_SEL_WIDTH bound to: 3 - type: integer  	Parameter C_DATA_WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (180#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_RATIO bound to: 8 - type: integer  	Parameter C_SEL_WIDTH bound to: 3 - type: integer  	Parameter C_DATA_WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (180#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_RATIO bound to: 8 - type: integer  	Parameter C_SEL_WIDTH bound to: 3 - type: integer  	Parameter C_DATA_WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (180#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_RATIO bound to: 8 - type: integer  	Parameter C_SEL_WIDTH bound to: 3 - type: integer  	Parameter C_DATA_WIDTH bound to: 68 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (180#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_DATA_WIDTH bound to: 68 - type: integer  	Parameter C_REG_CONFIG bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (181#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_RATIO bound to: 8 - type: integer  	Parameter C_SEL_WIDTH bound to: 3 - type: integer  	Parameter C_DATA_WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (181#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_RATIO bound to: 8 - type: integer  	Parameter C_SEL_WIDTH bound to: 3 - type: integer  	Parameter C_DATA_WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (185#1) [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:957] INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3804] INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84] 
// Tcl Message: INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:93' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:220] INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:217] 
// Tcl Message: INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:88' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:433] INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170] 
// Tcl Message: INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:222] INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102] 
// Tcl Message: 	Parameter C_AW bound to: 32 - type: integer  	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000  	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000  
// Tcl Message: 	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer  	Parameter C_LMB_DWIDTH bound to: 32 - type: integer  	Parameter C_LMB_AWIDTH bound to: 32 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:160] INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140] 
// Tcl Message: 	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer  	Parameter C_LMB_DWIDTH bound to: 32 - type: integer  	Parameter C_LMB_AWIDTH bound to: 32 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4088' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:169] INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4088] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'FDS' (190#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4088] INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (191#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140] INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (192#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84] 
// Tcl Message: 	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer  	Parameter C_LMB_DWIDTH bound to: 32 - type: integer  	Parameter C_LMB_AWIDTH bound to: 32 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:160] INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (194#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:78] 
// Tcl Message: INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_3' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_3' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:248] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string  	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer  	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'XADC' (209#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44683] INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (210#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter IODELAY_GRP0 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string  	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string  	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string  	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string  	Parameter SYS_RST_PORT bound to: FALSE - type: string  	Parameter RST_ACT_LOW bound to: 1 - type: integer  	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string  	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer  	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string  	Parameter RST_SYNC_NUM bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16181] 
// Tcl Message: 	Parameter SIM_DEVICE bound to: 7SERIES - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (211#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16181] INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (212#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68] 
// Tcl Message: 	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string  	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (213#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396] INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (214#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656] INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806] INFO: [Synth 8-256] done synthesizing module 'BUFH' (215#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (216#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_ui_top_axi' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:72] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mem_intfc' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mc' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:73] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_mach' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v:71] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_cntrl' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43460] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000000000000000000000000  	Parameter IS_CLK_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (217#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43460] INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_cntrl' (218#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_common' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:72] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter ONE bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb' (219#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_compare' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:74] 
// Tcl Message: 	Parameter BANK_WIDTH bound to: 3 - type: integer  	Parameter TCQ bound to: 100 - type: integer  	Parameter BURST_MODE bound to: 8 - type: string  	Parameter COL_WIDTH bound to: 10 - type: integer  	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer  	Parameter ECC bound to: OFF - type: string  	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter RANKS bound to: 1 - type: integer  	Parameter ROW_WIDTH bound to: 13 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_compare' (222#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:74] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state' (223#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter BM_CNT_WIDTH bound to: 2 - type: integer  	Parameter nBANK_MACHS bound to: 4 - type: integer  	Parameter ORDERING bound to: NORM - type: string  	Parameter ID bound to: 0 - type: integer  	Parameter ZERO bound to: 0 - type: integer  	Parameter ONE bound to: 1 - type: integer  	Parameter BM_CNT_ZERO bound to: 2'b00  	Parameter BM_CNT_ONE bound to: 2'b01  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' (225#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter BM_CNT_WIDTH bound to: 2 - type: integer  	Parameter nBANK_MACHS bound to: 4 - type: integer  	Parameter ORDERING bound to: NORM - type: string  	Parameter ID bound to: 1 - type: integer  	Parameter ZERO bound to: 0 - type: integer  	Parameter ONE bound to: 1 - type: integer  	Parameter BM_CNT_ZERO bound to: 2'b00  	Parameter BM_CNT_ONE bound to: 2'b01  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' (225#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter BM_CNT_WIDTH bound to: 2 - type: integer  	Parameter nBANK_MACHS bound to: 4 - type: integer  	Parameter ORDERING bound to: NORM - type: string  	Parameter ID bound to: 2 - type: integer  	Parameter ZERO bound to: 0 - type: integer  	Parameter ONE bound to: 1 - type: integer  	Parameter BM_CNT_ZERO bound to: 2'b00  	Parameter BM_CNT_ONE bound to: 2'b01  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' (225#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter BM_CNT_WIDTH bound to: 2 - type: integer  	Parameter nBANK_MACHS bound to: 4 - type: integer  	Parameter ORDERING bound to: NORM - type: string  	Parameter ID bound to: 3 - type: integer  	Parameter ZERO bound to: 0 - type: integer  	Parameter ONE bound to: 1 - type: integer  	Parameter BM_CNT_ZERO bound to: 2'b00  	Parameter BM_CNT_ONE bound to: 2'b01  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_common' (226#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:73] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_mux' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v:69] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_row_col' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:83] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter ADDR_CMD_MODE bound to: 1T - type: string  	Parameter CWL bound to: 4 - type: integer  	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string  	Parameter nBANK_MACHS bound to: 4 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter nRAS bound to: 13 - type: integer  	Parameter nRCD bound to: 5 - type: integer  	Parameter nWR bound to: 5 - type: integer  	Parameter RNK2RNK_DLY bound to: 12 - type: integer  	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter WIDTH bound to: 4 - type: integer  	Parameter ONE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' (226#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter WIDTH bound to: 4 - type: integer  	Parameter ONE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' (226#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter WIDTH bound to: 4 - type: integer  	Parameter ONE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' (226#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter WIDTH bound to: 4 - type: integer  	Parameter ONE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_col_mach' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:88] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:36731] 
// Tcl Message: 	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000  	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000  	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000  	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000  	Parameter IS_WCLK_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'RAM32M' (231#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:36731] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71] 
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:595] INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21909] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUF' (234#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21909] INFO: [Synth 8-638] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:22125] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUFT' (235#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:22125] INFO: [Synth 8-638] synthesizing module 'IOBUF_INTERMDISABLE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17929] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: FALSE - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SIM_DEVICE bound to: 7SERIES - type: string  	Parameter SLEW bound to: SLOW - type: string  	Parameter USE_IBUFDISABLE bound to: TRUE - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IOBUF_INTERMDISABLE' (236#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17929] INFO: [Synth 8-638] synthesizing module 'IOBUFDS_INTERMDISABLE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17524] 
// Tcl Message: 	Parameter DIFF_TERM bound to: FALSE - type: string  	Parameter DQS_BIAS bound to: TRUE - type: string  	Parameter IBUF_LOW_PWR bound to: FALSE - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SIM_DEVICE bound to: 7SERIES - type: string  	Parameter SLEW bound to: SLOW - type: string  	Parameter USE_IBUFDISABLE bound to: TRUE - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_INTERMDISABLE' (237#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17524] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76] 
// Tcl Message: 	Parameter TCQ bound to: 25 - type: integer  	Parameter DEPTH bound to: 8 - type: integer  	Parameter WIDTH bound to: 32 - type: integer  	Parameter PTR_BITS bound to: 3 - type: integer  	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76] 
// Tcl Message: 	Parameter TCQ bound to: 25 - type: integer  	Parameter DEPTH bound to: 8 - type: integer  	Parameter WIDTH bound to: 6 - type: integer  	Parameter PTR_BITS bound to: 3 - type: integer  	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' (238#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76] 
// Tcl Message: 	Parameter TCQ bound to: 25 - type: integer  	Parameter DEPTH bound to: 8 - type: integer  	Parameter WIDTH bound to: 6 - type: integer  	Parameter PTR_BITS bound to: 3 - type: integer  	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' (238#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68] 
// Tcl Message: 	Parameter TCQ bound to: 25 - type: integer  	Parameter DEPTH bound to: 4 - type: integer  	Parameter WIDTH bound to: 80 - type: integer  	Parameter PTR_BITS bound to: 2 - type: integer  
// Tcl Message: 	Parameter TCQ bound to: 25 - type: integer  	Parameter DEPTH bound to: 9 - type: integer  	Parameter WIDTH bound to: 80 - type: integer  	Parameter PTR_BITS bound to: 4 - type: integer  	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' (239#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76] INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32342] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (240#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32342] INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17265] 
// Tcl Message: 	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer  	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer  	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string  	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (241#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17265] INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (242#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479] INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975] 
// Tcl Message: 	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer  	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer  	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string  	Parameter OUTPUT_DISABLE bound to: FALSE - type: string  	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (243#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16194] 
// Tcl Message: 	Parameter CINVCTRL_SEL bound to: FALSE - type: string  	Parameter DELAY_SRC bound to: IDATAIN - type: string  	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string  	Parameter IDELAY_TYPE bound to: VARIABLE - type: string  	Parameter IDELAY_VALUE bound to: 0 - type: integer  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_DATAIN_INVERTED bound to: 1'b0  	Parameter IS_IDATAIN_INVERTED bound to: 1'b0  	Parameter PIPE_SEL bound to: FALSE - type: string  	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float  	Parameter SIGNAL_PATTERN bound to: DATA - type: string  	Parameter SIM_DELAY_D bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (244#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16194] INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:19667] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (245#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:19667] INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (246#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (246#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (246#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized2' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized2' (246#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized3' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized3' (246#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized4' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized4' (246#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized5' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized5' (246#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized6' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized6' (246#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized7' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized7' (246#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized8' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized8' (246#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25287] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ODDR' (247#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25287] INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' (248#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane' (249#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76] 
// Tcl Message: 	Parameter TCQ bound to: 25 - type: integer  	Parameter DEPTH bound to: 9 - type: integer  	Parameter WIDTH bound to: 80 - type: integer  	Parameter PTR_BITS bound to: 4 - type: integer  	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' (249#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76] INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479] INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975] 
// Tcl Message: 	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer  	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer  	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string  	Parameter OUTPUT_DISABLE bound to: FALSE - type: string  	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized9' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized9' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized10' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized10' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized11' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized11' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized12' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized12' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized13' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized13' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized14' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized14' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized15' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized15' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized16' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized16' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized17' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized17' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized18' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized18' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized19' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized19' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized20' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized20' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' (249#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' (249#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76] 
// Tcl Message: 	Parameter TCQ bound to: 25 - type: integer  	Parameter DEPTH bound to: 9 - type: integer  	Parameter WIDTH bound to: 80 - type: integer  	Parameter PTR_BITS bound to: 4 - type: integer  	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' (249#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized21' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized21' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized22' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized22' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized23' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized23' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized24' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized24' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized25' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized25' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized26' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized26' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized27' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized27' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized28' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized28' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized29' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized29' (249#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' (249#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' (249#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76] 
// Tcl Message: 	Parameter TCQ bound to: 25 - type: integer  	Parameter DEPTH bound to: 9 - type: integer  	Parameter WIDTH bound to: 80 - type: integer  	Parameter PTR_BITS bound to: 4 - type: integer  	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' (249#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76] INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21923] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21923] INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized1' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized1' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479] INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized1' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975] 
// Tcl Message: 	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer  	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer  	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string  	Parameter OUTPUT_DISABLE bound to: FALSE - type: string  	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized1' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized30' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized30' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized31' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized31' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized32' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized32' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized33' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized33' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized34' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized34' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized35' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized35' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized36' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized36' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized37' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized37' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized38' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized38' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized39' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized39' (250#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' (250#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' (250#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70] INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:831] INFO: [Synth 8-256] done synthesizing module 'BUFIO' (251#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:831] INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32570] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (252#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32570] INFO: [Synth 8-226] default block is never used [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557] INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32554] 
// Tcl Message: 	Parameter IS_PWRDWN_INVERTED bound to: 1'b0  	Parameter IS_RST_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy' (255#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' (256#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_calib_top' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 3077 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter CLK_PERIOD bound to: 12308 - type: integer  	Parameter PO_INITIAL_DLY bound to: 60 - type: integer  	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer  	Parameter DQS_WIDTH bound to: 2 - type: integer  	Parameter N_CTL_LANES bound to: 2 - type: integer  	Parameter TAP_LIMIT bound to: 63 - type: integer  	Parameter TDQSS_DLY bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' (257#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' (258#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter PRBS_WIDTH bound to: 64 - type: integer  	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 16 - type: integer  	Parameter VCCO_PAT_EN bound to: 1 - type: integer  	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer  	Parameter ISI_PAT_EN bound to: 1 - type: integer  	Parameter FIXED_VICTIM bound to: FALSE - type: string  	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer  	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer  	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer  	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer  	Parameter BRAM_DEPTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_init' (261#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:1115] INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:423] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' (262#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_calib_top' (264#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_cmd' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:70] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter ADDR_WIDTH bound to: 27 - type: integer  	Parameter BANK_WIDTH bound to: 3 - type: integer  	Parameter COL_WIDTH bound to: 10 - type: integer  	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer  	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter ROW_WIDTH bound to: 13 - type: integer  	Parameter RANKS bound to: 1 - type: integer  	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_cmd' (267#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:70] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_wr_data' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter APP_DATA_WIDTH bound to: 128 - type: integer  	Parameter APP_MASK_WIDTH bound to: 16 - type: integer  	Parameter ECC bound to: OFF - type: string  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter ECC_TEST bound to: OFF - type: string  	Parameter CWL bound to: 6 - type: integer  	Parameter PNTR_RAM_CNT bound to: 2 - type: integer  	Parameter WR_BUF_WIDTH bound to: 144 - type: integer  	Parameter FULL_RAM_CNT bound to: 24 - type: integer  	Parameter REMAINDER bound to: 0 - type: integer  	Parameter RAM_CNT bound to: 24 - type: integer  	Parameter RAM_WIDTH bound to: 144 - type: integer  
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter APP_DATA_WIDTH bound to: 128 - type: integer  	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer  	Parameter ECC bound to: OFF - type: string  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter ORDERING bound to: NORM - type: string  	Parameter RD_BUF_WIDTH bound to: 128 - type: integer  	Parameter FULL_RAM_CNT bound to: 21 - type: integer  	Parameter REMAINDER bound to: 2 - type: integer  	Parameter RAM_CNT bound to: 22 - type: integer  	Parameter RAM_WIDTH bound to: 132 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_upsizer' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v:71] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_a_upsizer' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v:62] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873] INFO: [Synth 8-256] done synthesizing module 'XORCY' (271#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_carry_latch_and' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AND2B1L' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:36] 
// Tcl Message: 	Parameter IS_SRI_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'AND2B1L' (272#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:36] INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_carry_latch_and' (273#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_carry_and' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_carry_and' (274#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_command_fifo' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer  	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer  	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer  	Parameter C_FIFO_WIDTH bound to: 36 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_carry_latch_or' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'OR2L' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25517] 
// Tcl Message: 	Parameter IS_SRI_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OR2L' (275#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25517] INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_carry_latch_or' (276#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v:61] INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_VALUE bound to: 4'b0000  	Parameter C_DATA_WIDTH bound to: 4 - type: integer  	Parameter C_BITS_PER_LUT bound to: 2 - type: integer  	Parameter C_NUM_LUT bound to: 2 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static' (280#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_carry_or' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_carry_or' (281#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v:61] INFO: [Synth 8-638] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0101101001011010010110100110011011110000111100001111000011001100  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2' (282#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized0' (282#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227] 
// Tcl Message: 	Parameter INIT bound to: 16'b1100110011001010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4' (283#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized1' (283#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized2' (283#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (283#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (283#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized5' (283#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized6' (283#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized7' (283#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1010101010101100101010101010110010101010101011001010101010101100  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6' (284#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4101] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_S_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'FDSE' (285#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4101] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_VALUE bound to: 8'b00000000  	Parameter C_DATA_WIDTH bound to: 8 - type: integer  	Parameter C_BITS_PER_LUT bound to: 2 - type: integer  	Parameter C_NUM_LUT bound to: 4 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static__parameterized0' (285#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_comparator_sel' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v:60] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 4 - type: integer  	Parameter C_BITS_PER_LUT bound to: 1 - type: integer  	Parameter C_NUM_LUT bound to: 4 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_comparator_sel' (286#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v:60] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized12' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized13' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized14' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized17' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized18' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized19' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized20' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized21' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized22' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized23' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized24' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized25' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized25' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized26' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized26' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized27' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized27' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized28' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized28' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized29' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized29' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized30' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized30' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized31' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized31' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized32' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized32' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized33' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized33' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized34' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized34' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized35' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized35' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized36' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized36' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized37' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized37' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized38' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized38' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized39' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized39' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized40' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized40' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized41' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized41' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized42' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// HMemoryUtils.trashcanNow. Engine heap size: 2,201 MB. GUI used memory: 133 MB. Current time: 3/22/17 8:27:54 AM EDT
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized42' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized43' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized43' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized44' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized44' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized45' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized45' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized46' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized46' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized47' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized47' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized48' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized48' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized49' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized49' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized50' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized50' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized51' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized51' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized52' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized52' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized53' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized53' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized54' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized54' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized55' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized55' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized56' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized56' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized57' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized57' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized58' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized58' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized59' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized59' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized60' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized60' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized61' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized61' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized62' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized62' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized63' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized63' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized64' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized64' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized65' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized65' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized66' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized66' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized67' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized67' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized68' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized68' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized69' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized69' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized70' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized70' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized71' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized71' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized72' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized72' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized73' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized73' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized74' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized74' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized75' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized75' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized76' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized76' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized77' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized77' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized78' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized78' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized79' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized79' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized80' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized80' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized81' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized81' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized82' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized82' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized83' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized83' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized84' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized84' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized85' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized85' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized86' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized86' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized87' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized87' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized88' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized88' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized89' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized89' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized90' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized90' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized91' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized91' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized92' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized92' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized93' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized93' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized94' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized94' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized95' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized95' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized96' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized96' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized97' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized97' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized98' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized98' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized99' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized99' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized100' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized100' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized101' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized101' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized102' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized102' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized103' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized103' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized104' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized104' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized105' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized105' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized106' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized106' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized107' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized107' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized108' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized108' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized109' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized109' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized110' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized110' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized111' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized111' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized112' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized112' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized113' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized113' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized114' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized114' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized115' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized115' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized116' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized116' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized117' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized117' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized118' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized118' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized119' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized119' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized120' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized120' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized121' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized121' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized122' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized122' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized123' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized123' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized124' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized124' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized125' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized125' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized126' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized126' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized127' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized127' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized128' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized128' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized129' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized129' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized130' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized130' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized131' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized131' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized132' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized132' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized133' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized133' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized134' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized134' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized135' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized135' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized136' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized136' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized137' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized137' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized138' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized138' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized139' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized139' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized140' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized140' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized141' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized141' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized142' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized142' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized143' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized143' (286#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316] INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_w_upsizer' (287#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v:63] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_a_upsizer__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v:62] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_a_upsizer__parameterized0' (287#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v:62] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_r_upsizer' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v:61] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized8' (287#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized9' (287#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized10' (287#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized11' (287#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized12' (287#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized13' (287#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized14' (287#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized15' (287#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20332] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_VALUE bound to: 8'b00000000  	Parameter C_DATA_WIDTH bound to: 8 - type: integer  	Parameter C_BITS_PER_LUT bound to: 2 - type: integer  	Parameter C_NUM_LUT bound to: 4 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:206] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 63 - type: integer  	Parameter C_REG_CONFIG bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice' (289#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 74 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized0' (289#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 3 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized1' (289#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized2' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 68 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized3' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 63 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized3' (290#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized4' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 146 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized4' (290#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized5' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 3 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized5' (290#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized6' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 63 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized6' (290#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized7' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 132 - type: integer  	Parameter C_REG_CONFIG bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized8' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 63 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized8' (291#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized9' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 74 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized9' (291#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized10' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 3 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized10' (291#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized11' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 63 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized11' (291#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized12' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 68 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized13' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 63 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized13' (291#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized14' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 146 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized14' (291#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized15' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 3 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized15' (291#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized16' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 63 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized16' (291#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized17' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex7 - type: string  	Parameter C_DATA_WIDTH bound to: 132 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: 	Parameter C_ID_WIDTH bound to: 1 - type: integer  	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer  	Parameter C_DATA_WIDTH bound to: 128 - type: integer  	Parameter C_MC_BURST_LEN bound to: 1 - type: integer  	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer  	Parameter C_AXSIZE bound to: 4 - type: integer  	Parameter C_ECC bound to: OFF - type: string  	Parameter P_CMD_WRITE bound to: 3'b000  	Parameter P_CMD_READ bound to: 3'b001  	Parameter P_CMD_WRITE_BYTES bound to: 3'b011  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62] 
// Tcl Message: 	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer  	Parameter C_DATA_WIDTH bound to: 128 - type: integer  	Parameter C_MC_BURST_LEN bound to: 1 - type: integer  	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer  	Parameter C_AXSIZE bound to: 4 - type: integer  	Parameter C_MC_RD_INST bound to: 0 - type: integer  	Parameter P_MC_BURST_MASK bound to: 27'b111111111111111111111111000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64] 
// Tcl Message: 	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer  	Parameter C_MC_BURST_LEN bound to: 1 - type: integer  	Parameter C_DATA_WIDTH bound to: 128 - type: integer  	Parameter C_AXSIZE bound to: 4 - type: integer  	Parameter C_MC_RD_INST bound to: 0 - type: integer  	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer  
// Tcl Message: 	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer  	Parameter C_MC_BURST_LEN bound to: 1 - type: integer  	Parameter C_DATA_WIDTH bound to: 128 - type: integer  	Parameter C_AXSIZE bound to: 4 - type: integer  	Parameter C_MC_RD_INST bound to: 0 - type: integer  	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer  
// Tcl Message: 	Parameter C_MC_BURST_LEN bound to: 1 - type: integer  	Parameter C_MC_RD_INST bound to: 0 - type: integer  
// Tcl Message: 	Parameter C_DATA_WIDTH bound to: 128 - type: integer  	Parameter C_MC_BURST_LEN bound to: 1 - type: integer  	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_ECC bound to: OFF - type: string  	Parameter SM_FIRST_DATA bound to: 1'b0  	Parameter SM_SECOND_DATA bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_w_channel' (297#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:64] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_b_channel' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v:83] 
// Tcl Message: 	Parameter C_ID_WIDTH bound to: 1 - type: integer  	Parameter P_WIDTH bound to: 1 - type: integer  	Parameter P_DEPTH bound to: 8 - type: integer  	Parameter P_AWIDTH bound to: 3 - type: integer  	Parameter P_OKAY bound to: 2'b00  	Parameter P_EXOKAY bound to: 2'b01  	Parameter P_SLVERR bound to: 2'b10  	Parameter P_DECERR bound to: 2'b11  	Parameter B_RESP_PERF bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70] 
// Tcl Message: 	Parameter C_WIDTH bound to: 1 - type: integer  	Parameter C_AWIDTH bound to: 3 - type: integer  	Parameter C_DEPTH bound to: 8 - type: integer  	Parameter C_EMPTY bound to: 4'b1111  	Parameter C_EMPTY_PRE bound to: 3'b000  	Parameter C_FULL bound to: 3'b111  	Parameter C_FULL_PRE bound to: 3'b110  
// Tcl Message: 	Parameter C_ID_WIDTH bound to: 1 - type: integer  	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer  	Parameter C_DATA_WIDTH bound to: 128 - type: integer  	Parameter C_MC_BURST_LEN bound to: 1 - type: integer  	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer  	Parameter C_AXSIZE bound to: 4 - type: integer  	Parameter P_CMD_WRITE bound to: 3'b000  	Parameter P_CMD_READ bound to: 3'b001  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62] 
// Tcl Message: 	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer  	Parameter C_DATA_WIDTH bound to: 128 - type: integer  	Parameter C_MC_BURST_LEN bound to: 1 - type: integer  	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer  	Parameter C_AXSIZE bound to: 4 - type: integer  	Parameter C_MC_RD_INST bound to: 1 - type: integer  	Parameter P_MC_BURST_MASK bound to: 27'b111111111111111111111111000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64] 
// Tcl Message: 	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer  	Parameter C_MC_BURST_LEN bound to: 1 - type: integer  	Parameter C_DATA_WIDTH bound to: 128 - type: integer  	Parameter C_AXSIZE bound to: 4 - type: integer  	Parameter C_MC_RD_INST bound to: 1 - type: integer  	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd__parameterized0' (299#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97] 
// Tcl Message: 	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer  	Parameter C_MC_BURST_LEN bound to: 1 - type: integer  	Parameter C_DATA_WIDTH bound to: 128 - type: integer  	Parameter C_AXSIZE bound to: 4 - type: integer  	Parameter C_MC_RD_INST bound to: 1 - type: integer  	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer  
// Tcl Message: 	Parameter C_MC_BURST_LEN bound to: 1 - type: integer  	Parameter C_MC_RD_INST bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70] 
// Tcl Message: 	Parameter C_WIDTH bound to: 129 - type: integer  	Parameter C_AWIDTH bound to: 5 - type: integer  	Parameter C_DEPTH bound to: 32 - type: integer  	Parameter C_EMPTY bound to: 6'b111111  	Parameter C_EMPTY_PRE bound to: 5'b00000  	Parameter C_FULL bound to: 5'b11111  	Parameter C_FULL_PRE bound to: 5'b11110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized0' (301#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70] INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70] 
// Tcl Message: 	Parameter C_WIDTH bound to: 4 - type: integer  	Parameter C_AWIDTH bound to: 5 - type: integer  	Parameter C_DEPTH bound to: 30 - type: integer  	Parameter C_EMPTY bound to: 6'b111111  	Parameter C_EMPTY_PRE bound to: 5'b00000  	Parameter C_FULL bound to: 5'b11101  	Parameter C_FULL_PRE bound to: 5'b11100  
// Tcl Message: 	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer  	Parameter C_MC_BURST_LEN bound to: 1 - type: integer  	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer  	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer  	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_arbiter' (303#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v:61] INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc' (304#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v:90] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_ui_top_axi' (305#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:72] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'design_1_mig_7series_0_0_mig' (306#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:74] INFO: [Synth 8-256] done synthesizing module 'design_1_mig_7series_0_0' (307#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v:71] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:71] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer  	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1'b0  	Parameter C_AUX_RESET_HIGH bound to: 1'b0  	Parameter C_NUM_BUS_RST bound to: 1 - type: integer  	Parameter C_NUM_PERP_RST bound to: 1 - type: integer  	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer  	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:116] INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer  	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1'b0  	Parameter C_AUX_RESET_HIGH bound to: 1'b0  	Parameter C_NUM_BUS_RST bound to: 1 - type: integer  	Parameter C_NUM_PERP_RST bound to: 1 - type: integer  	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer  	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138] 
// Tcl Message: 	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer  	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1'b0  	Parameter C_AUX_RESET_HIGH bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190] INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294] 
// Tcl Message: 	Parameter INIT bound to: 16'b0000000000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'SRL16' (308#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294] INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 1 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (308#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 1 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  
// Tcl Message: 	Parameter C_SIZE bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_81M_0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd:71] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer  	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1'b1  	Parameter C_AUX_RESET_HIGH bound to: 1'b0  	Parameter C_NUM_BUS_RST bound to: 1 - type: integer  	Parameter C_NUM_PERP_RST bound to: 1 - type: integer  	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer  	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd:116] INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199] 
// Tcl Message: 	Parameter C_FAMILY bound to: artix7 - type: string  	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer  	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1'b1  	Parameter C_AUX_RESET_HIGH bound to: 1'b0  	Parameter C_NUM_BUS_RST bound to: 1 - type: integer  	Parameter C_NUM_PERP_RST bound to: 1 - type: integer  	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer  	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138] 
// Tcl Message: 	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer  	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1'b1  	Parameter C_AUX_RESET_HIGH bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190] INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized9' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 1 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized9' (313#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized10' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 1 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0/synth/design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0.v:56] INFO: [Synth 8-638] synthesizing module 'stream_jpg_yy_nv_mn_v1_0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0/jpeg.srcs/sources_1/stream_jpg_yy_nv_mn_v1_0.v:4] 
// Tcl Message: 	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer  	Parameter WAITING_FOR_DATA bound to: 0 - type: integer  	Parameter SENDING_DATA bound to: 1 - type: integer  	Parameter WAITING_FOR_READY bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'fifo_generator_v13_1_1' declared at 'c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1.vhd:75' bound to instance 'U0' of component 'fifo_generator_v13_1_1' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0/jpeg.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:539] 
// Tcl Message: 	Parameter WAITING bound to: 0 - type: integer  	Parameter ACCEPTING bound to: 1 - type: integer  	Parameter SEEN_FF bound to: 2 - type: integer  	Parameter DECODING bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'jpeg_huffman' (324#1) [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/imports/src/jpeg_huffman.vhd:55] INFO: [Synth 8-3491] module 'jpeg_dequantize' declared at 'C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/imports/src/jpeg_dequantize.vhd:7' bound to instance 'jpeg_dequantize_p' of component 'jpeg_dequantize' [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/imports/src/jpeg.vhd:625] INFO: [Synth 8-638] synthesizing module 'jpeg_dequantize' [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/imports/src/jpeg_dequantize.vhd:45] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'jpeg' (335#1) [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/imports/src/jpeg.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0/jpeg.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (336#1) [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0/jpeg.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71] INFO: [Synth 8-638] synthesizing module 'edge_detector' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0/jpeg.srcs/sources_1/edge_detector.v:23] 
// Tcl Message: 	Parameter error_threshold bound to: 5000 - type: integer  	Parameter K bound to: 4 - type: integer  	Parameter LOW bound to: 0.444000 - type: float  	Parameter HIGH bound to: 0.545000 - type: float  	Parameter sz bound to: 12 - type: integer  	Parameter min_sum bound to: 36 - type: integer  	Parameter max_sum bound to: 44 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_3' [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/user/stream_jpg_yy_nv_mn_v1_0_wed2_v1_0/jpeg.srcs/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:71] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'design_1' (345#1) [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13] INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IOBUF' (346#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333] INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (347#1) [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: INFO: [Synth 8-3295] tying undriven pin FIFO_EXISTS.CLK_CROSS_I:SPISR_0_CMD_Error_cdc_from_spi to constant 0 [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_core_interface.vhd:1656] INFO: [Synth 8-3295] tying undriven pin FIFO_EXISTS.CLK_CROSS_I:Mst_N_Slv_mode_cdc_from_spi to constant 0 [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/ipshared/xilinx.com/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_core_interface.vhd:1656] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5818 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20160526 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0' Finished Parsing XDC File [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/constrs_1/imports/const.xdc] Finished Parsing XDC File [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/constrs_1/imports/const.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/constrs_1/imports/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/constrs_1/imports/img_proc_full.xdc] Finished Parsing XDC File [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/constrs_1/imports/img_proc_full.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/constrs_1/imports/img_proc_full.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// [GUI Memory]: 171 MB (+9240kb) [00:33:35]
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:24:32 ; elapsed = 00:33:20 . Memory (MB): peak = 2386.027 ; gain = 2180.004 
// Tcl Message: 1661 Infos, 469 Warnings, 6 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:18:32 ; elapsed = 00:20:13 . Memory (MB): peak = 2386.027 ; gain = 875.156 
// OpenDesignTask elapsed time: 1246.9s
// N:a (cv:JFrame): Critical Messages: addNotify
// Elapsed time: 772 seconds
dismissDialog("Open Elaborated Design"); // bL:g (cv:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [GUI Memory]: 180 MB (+478kb) [00:34:10]
// [GUI Memory]: 189 MB (+711kb) [00:42:30]
// Elapsed time: 530 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, N:a)
dismissDialog("Critical Messages"); // N:a (cv:JFrame)
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "74 I/O Ports"); // i:l (JPanel:JComponent, cv:JFrame)
selectTableHeader(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "I/O Std", 9); // z:v (JViewport:JComponent, cv:JFrame)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "calibrate ; IN ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, "default (LVCMOS18)", 9); // z:v (JViewport:JComponent, cv:JFrame)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list calibrate]] 
// Elapsed time: 13 seconds
applyEscape(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, (String) null); // z:v (JViewport:JComponent, cv:JFrame)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "calibrate ; IN ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, 6); // z:v (JViewport:JComponent, cv:JFrame)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports calibrate J15 
// Elapsed time: 15 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "error_o ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 1, "default (LVCMOS18)", 9); // z:v (JViewport:JComponent, cv:JFrame)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list error_o]] 
// Elapsed time: 11 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "error_o ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 1, (String) null, 6); // z:v (JViewport:JComponent, cv:JFrame)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports error_o H17 
// Run Command: PAResourceCommand.PACommandNames_SAVE_DESIGN
// bL:g (cv:JFrame):  Save Constraints : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
// Tcl Message: save_constraints 
// 'h' command handler elapsed time: 3 seconds
selectButton("PAResourceAtoD.ConstraintUtils_ALL_NEW_CONSTRAINTS_SAVED_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, T:JDialog)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 29, false); // x:Y (w:G, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// G:be (cv:JFrame): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, G:be)
// bL:g (cv:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // G:be (cv:JFrame)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// 'ck' command handler elapsed time: 3 seconds
dismissDialog("Resetting Runs"); // bL:g (cv:JFrame)
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// bL:g (cv:JFrame):  Generate Bitstream : addNotify
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Mar 22 08:38:33 2017] Launched synth_1... Run output will be captured here: C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.runs/synth_1/runme.log [Wed Mar 22 08:38:33 2017] Launched impl_1... Run output will be captured here: C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.runs/impl_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2386.027 ; gain = 0.000 
// Elapsed time: 15 seconds
dismissDialog("Generate Bitstream"); // bL:g (cv:JFrame)
// [GUI Memory]: 200 MB (+818kb) [00:50:59]
// [GUI Memory]: 212 MB (+2073kb) [01:02:08]
// HMemoryUtils.trashcanNow. Engine heap size: 2,256 MB. GUI used memory: 127 MB. Current time: 3/22/17 8:56:40 AM EDT
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ap:G (cv:JFrame): Bitstream Generation Completed: addNotify
// Elapsed time: 2153 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, ap:G)
dismissDialog("Bitstream Generation Completed"); // ap:G (cv:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V:JideMenu (CommandMenuBar:CommandBar, cv:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent Project"); // ab:JMenu (JPopupMenu:JComponent, Popup:JWindow)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_FILE, "Open Recent File"); // ab:JMenu (JPopupMenu:JComponent, Popup:JWindow)
selectMenu(PAResourceItoN.MainMenuMgr_IMPORT, "Import"); // ab:JMenu (JPopupMenu:JComponent, Popup:JWindow)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // ab:JMenu (JPopupMenu:JComponent, Popup:JWindow)
selectMenuItem(PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware..."); // af:JMenuItem (JPopupMenu:JComponent, Popup:JWindow)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V:JideMenu (CommandMenuBar:CommandBar, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_EXPORT_HARDWARE
// af:x (cv:JFrame): Export Hardware: addNotify
selectCheckBox(PAResourceItoN.NewExportHardwareDialog_INCLUDE_BITSTREAM, "Include bitstream", true); // h:JCheckBox (JPanel:JComponent, af:x): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, af:x)
// 'n' command handler elapsed time: 4 seconds
selectButton("PAResourceItoN.NewExportHardwareDialog_EXPORTED_FILE_FOR_THIS_MODULE_WAS_Yes", "Yes"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, U:JDialog)
dismissDialog("Export Hardware"); // af:x (cv:JFrame)
// Tcl Message: file copy -force C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.sdk/design_1_wrapper.hdf  
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V:JideMenu (CommandMenuBar:CommandBar, cv:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent Project"); // ab:JMenu (JPopupMenu:JComponent, Popup:JWindow)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_FILE, "Open Recent File"); // ab:JMenu (JPopupMenu:JComponent, Popup:JWindow)
selectMenu(PAResourceItoN.MainMenuMgr_IMPORT, "Import"); // ab:JMenu (JPopupMenu:JComponent, Popup:JWindow)
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // ab:JMenu (JPopupMenu:JComponent, Popup:JWindow)
selectMenuItem(PAResourceCommand.PACommandNames_LAUNCH_HARDWARE, "Launch SDK"); // af:JMenuItem (JPopupMenu:JComponent, Popup:JWindow)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V:JideMenu (CommandMenuBar:CommandBar, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_LAUNCH_HARDWARE
// ai:x (cv:JFrame): Launch SDK: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, ai:x)
// 'p' command handler elapsed time: 6 seconds
dismissDialog("Launch SDK"); // ai:x (cv:JFrame)
// Tcl Message: launch_sdk -workspace C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.sdk -hwspec C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.sdk/design_1_wrapper.hdf 
// Tcl Message: INFO: [Vivado 12-393] Launching SDK... INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.sdk -hwspec C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.sdk/design_1_wrapper.hdf INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages. 
// HMemoryUtils.trashcanNow. Engine heap size: 2,273 MB. GUI used memory: 134 MB. Current time: 3/22/17 10:10:24 AM EDT
// Elapsed time: 3457 seconds
selectTab((HResource) null, (HResource) null, "Design Runs", 4); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cv:JFrame)
selectTab((HResource) null, (HResource) null, "Find Results", 5); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, cv:JFrame)
// Elapsed time: 28 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 30, true); // x:Y (w:G, cv:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Tcl Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
selectButton(PAResourceOtoP.ProgramDebugTab_OPEN_TARGET, "Open target"); // i:l (JPanel:JComponent, cv:JFrame)
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // af:JMenuItem (am:JPopupMenu, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// bL:g (cv:JFrame):  Auto Connect : addNotify
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2016.2   **** Build date : Jun  2 2016-16:57:03     ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646030A 
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0] 
// Tcl Message: current_hw_device [lindex [get_hw_devices] 0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Auto Connect"); // bL:g (cv:JFrame)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // i:l (JPanel:JComponent, cv:JFrame)
selectMenuItem((HResource) null, "xc7a100t_0"); // af:JMenuItem (am:JPopupMenu, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// aW:ak (cv:JFrame): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a:JButton (JPanel:JComponent, aW:ak)
// bL:g (cv:JFrame):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // aW:ak (cv:JFrame)
// Tcl Message: set_property PROBES.FILE {C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0] 
// Tcl Message: program_hw_devices [lindex [get_hw_devices] 0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_ILA_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices] 0] 
// TclEventType: HW_ILA_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s). 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: DEBUG_PROBE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: HW_ILA_CHANGE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_TITLE
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_TITLE
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Tcl Message: display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]] 
// TclEventType: WAVEFORM_UPDATE_TITLE
// 'A' command handler elapsed time: 8 seconds
dismissDialog("Program Device"); // bL:g (cv:JFrame)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Waveform: addNotify
maximizeFrame(RDIResource.WorkspaceDockingHolder_DOCKABLE_FRAME, "Waveform - hw_ila_1"); // af:ao (FrameContainer:JideTabbedPane, cv:JFrame)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,274 MB. GUI used memory: 140 MB. Current time: 3/22/17 10:13:25 AM EDT
selectButton(PAResourceEtoH.HardwareIlaWaveformView_RUN_TRIGGER_IMMEDIATE_FOR_THIS_ILA_CORE, "Waveform Viewer_trigger_immediate"); // y:JideButton (CommandBar:DockableBar, cv:JFrame)
// Run Command: PAResourceCommand.PACommandNames_TRIGGER_IMMEDIATE
// TclEventType: HW_ILA_CHANGE
// Tcl Message: run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now 
// Tcl Message: INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Mar-22 10:13:26 
// Tcl Message: wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] 
// TclEventType: HW_ILA_CHANGE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(PAResourceEtoH.HardwareIlaWaveformView_TOGGLE_AUTO_RE_TRIGGER_MODE, "Waveform Viewer_auto_retrigger"); // s:JideToggleButton (CommandBar:DockableBar, cv:JFrame): TRUE
// HMemoryUtils.trashcanNow. Engine heap size: 2,274 MB. GUI used memory: 141 MB. Current time: 3/22/17 10:13:28 AM EDT
// Tcl Message: display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]] 
// Tcl Message: INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Mar-22 10:13:26 
