INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC-28/Desktop/Abbas Khan/SIPO_Register/SIPO_Register.srcs/sources_1/new/SIPO_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_shift_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC-28/Desktop/Abbas Khan/SIPO_Register/SIPO_Register.srcs/sim_1/new/SIPO_Register_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sipo_shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC-28/Desktop/Abbas Khan/SIPO_Register/SIPO_Register.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
