#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55e1d7810270 .scope module, "tb" "tb" 2 10;
 .timescale -9 -12;
v0x55e1d7855c30_0 .var "clk", 0 0;
v0x55e1d7855cf0_0 .net "inputs", 7 0, L_0x55e1d7856000;  1 drivers
v0x55e1d7855db0_0 .var "instr", 5 0;
v0x55e1d7855e50_0 .net "outputs", 7 0, L_0x55e1d7856f00;  1 drivers
v0x55e1d7855f10_0 .var "reset", 0 0;
L_0x55e1d7856000 .concat [ 1 1 6 0], v0x55e1d7855c30_0, v0x55e1d7855f10_0, v0x55e1d7855db0_0;
S_0x55e1d7801040 .scope module, "McCoy" "aidan_McCoy" 2 23, 3 9 0, S_0x55e1d7810270;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "io_in";
    .port_info 1 /OUTPUT 8 "io_out";
L_0x7ff30a6ff0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e1d7854290_0 .net/2u *"_ivl_12", 1 0, L_0x7ff30a6ff0f0;  1 drivers
v0x55e1d7854390_0 .net *"_ivl_14", 7 0, L_0x55e1d7856d20;  1 drivers
L_0x7ff30a6ff138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e1d7854470_0 .net/2u *"_ivl_16", 1 0, L_0x7ff30a6ff138;  1 drivers
v0x55e1d7854530_0 .net *"_ivl_18", 7 0, L_0x55e1d7856dc0;  1 drivers
v0x55e1d7854610_0 .net "aluFun", 0 0, v0x55e1d784fdb0_0;  1 drivers
v0x55e1d7854750_0 .net "aluOut", 5 0, v0x55e1d784efd0_0;  1 drivers
v0x55e1d7854810_0 .net "bez", 0 0, v0x55e1d784fe70_0;  1 drivers
v0x55e1d7854900_0 .net "clk", 0 0, L_0x55e1d78560f0;  1 drivers
v0x55e1d78549a0_0 .net "imm", 5 0, L_0x55e1d7856750;  1 drivers
v0x55e1d7854a60_0 .net "instr", 5 0, L_0x55e1d78563e0;  1 drivers
v0x55e1d7854b40_0 .net "io_in", 7 0, L_0x55e1d7856000;  alias, 1 drivers
v0x55e1d7854c20_0 .net "io_out", 7 0, L_0x55e1d7856f00;  alias, 1 drivers
v0x55e1d7854d00_0 .net "ja", 0 0, v0x55e1d784ff40_0;  1 drivers
v0x55e1d7854df0_0 .net "newx8", 5 0, v0x55e1d7854050_0;  1 drivers
v0x55e1d7854f00_0 .net "nextPC", 5 0, v0x55e1d7851e50_0;  1 drivers
v0x55e1d7855010_0 .net "op1", 5 0, v0x55e1d78509d0_0;  1 drivers
v0x55e1d7855120_0 .net "op1Sel", 0 0, v0x55e1d7850040_0;  1 drivers
v0x55e1d7855210_0 .net "op2", 5 0, v0x55e1d78510a0_0;  1 drivers
v0x55e1d7855320_0 .net "op2Sel", 0 0, v0x55e1d78500e0_0;  1 drivers
v0x55e1d7855410_0 .net "pc", 5 0, v0x55e1d7851590_0;  1 drivers
v0x55e1d78554d0_0 .net "pc1", 5 0, L_0x55e1d7856a10;  1 drivers
v0x55e1d78555e0_0 .net "pcSel", 0 0, v0x55e1d784f700_0;  1 drivers
v0x55e1d78556d0_0 .net "regOut", 5 0, v0x55e1d78524a0_0;  1 drivers
v0x55e1d7855790_0 .net "reset", 0 0, L_0x55e1d7856220;  1 drivers
v0x55e1d7855830_0 .net "writeReg", 0 0, v0x55e1d7850270_0;  1 drivers
v0x55e1d78558d0_0 .net "writex8", 0 0, v0x55e1d7850330_0;  1 drivers
v0x55e1d78559c0_0 .net "x8", 5 0, v0x55e1d7853940_0;  1 drivers
v0x55e1d7855b10_0 .net "x8Sel", 1 0, v0x55e1d78503f0_0;  1 drivers
L_0x55e1d78560f0 .part L_0x55e1d7856000, 0, 1;
L_0x55e1d7856220 .part L_0x55e1d7856000, 1, 1;
L_0x55e1d78563e0 .part L_0x55e1d7856000, 2, 6;
L_0x55e1d7856480 .part L_0x55e1d78563e0, 0, 3;
L_0x55e1d78568e0 .part L_0x55e1d78563e0, 3, 3;
L_0x55e1d7856bb0 .part L_0x55e1d78563e0, 3, 3;
L_0x55e1d7856d20 .concat [ 6 2 0 0], v0x55e1d7851590_0, L_0x7ff30a6ff0f0;
L_0x55e1d7856dc0 .concat [ 6 2 0 0], v0x55e1d7853940_0, L_0x7ff30a6ff138;
L_0x55e1d7856f00 .functor MUXZ 8, L_0x55e1d7856dc0, L_0x55e1d7856d20, L_0x55e1d78560f0, C4<>;
S_0x55e1d78011d0 .scope module, "adder" "add1" 3 56, 4 7 0, S_0x55e1d7801040;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in";
    .port_info 1 /OUTPUT 6 "out";
L_0x7ff30a6ff0a8 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x55e1d7801830_0 .net/2u *"_ivl_0", 5 0, L_0x7ff30a6ff0a8;  1 drivers
v0x55e1d77ed1e0_0 .net "in", 5 0, v0x55e1d7851590_0;  alias, 1 drivers
v0x55e1d7830a50_0 .net "out", 5 0, L_0x55e1d7856a10;  alias, 1 drivers
L_0x55e1d7856a10 .arith/sum 6, v0x55e1d7851590_0, L_0x7ff30a6ff0a8;
S_0x55e1d784ed90 .scope module, "aluBlock" "alu" 3 66, 5 7 0, S_0x55e1d7801040;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op1";
    .port_info 1 /INPUT 6 "op2";
    .port_info 2 /INPUT 1 "aluFun";
    .port_info 3 /OUTPUT 6 "aluOut";
v0x55e1d782f790_0 .net "aluFun", 0 0, v0x55e1d784fdb0_0;  alias, 1 drivers
v0x55e1d784efd0_0 .var "aluOut", 5 0;
v0x55e1d784f0b0_0 .net "op1", 5 0, v0x55e1d78509d0_0;  alias, 1 drivers
v0x55e1d784f170_0 .net "op2", 5 0, v0x55e1d78510a0_0;  alias, 1 drivers
E_0x55e1d77e7b90 .event edge, v0x55e1d782f790_0, v0x55e1d784f0b0_0, v0x55e1d784f170_0;
S_0x55e1d784f2d0 .scope module, "branchBlock" "branch" 3 58, 6 7 0, S_0x55e1d7801040;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "x8";
    .port_info 1 /INPUT 1 "bez";
    .port_info 2 /INPUT 1 "ja";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "pcSel";
v0x55e1d784f560_0 .net "bez", 0 0, v0x55e1d784fe70_0;  alias, 1 drivers
v0x55e1d784f640_0 .net "ja", 0 0, v0x55e1d784ff40_0;  alias, 1 drivers
v0x55e1d784f700_0 .var "pcSel", 0 0;
v0x55e1d784f7d0_0 .net "reset", 0 0, L_0x55e1d7856220;  alias, 1 drivers
v0x55e1d784f890_0 .net "x8", 5 0, v0x55e1d7853940_0;  alias, 1 drivers
E_0x55e1d78330a0 .event edge, v0x55e1d784f7d0_0, v0x55e1d784f640_0, v0x55e1d784f560_0, v0x55e1d784f890_0;
S_0x55e1d784fa60 .scope module, "decoderBlock" "decoder" 3 45, 7 7 0, S_0x55e1d7801040;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "bez";
    .port_info 2 /OUTPUT 1 "ja";
    .port_info 3 /OUTPUT 1 "aluFun";
    .port_info 4 /OUTPUT 1 "op1";
    .port_info 5 /OUTPUT 1 "op2";
    .port_info 6 /OUTPUT 1 "writeReg";
    .port_info 7 /OUTPUT 1 "writex8";
    .port_info 8 /OUTPUT 2 "x8Sel";
v0x55e1d784fdb0_0 .var "aluFun", 0 0;
v0x55e1d784fe70_0 .var "bez", 0 0;
v0x55e1d784ff40_0 .var "ja", 0 0;
v0x55e1d7850040_0 .var "op1", 0 0;
v0x55e1d78500e0_0 .var "op2", 0 0;
v0x55e1d78501d0_0 .net "opcode", 2 0, L_0x55e1d7856480;  1 drivers
v0x55e1d7850270_0 .var "writeReg", 0 0;
v0x55e1d7850330_0 .var "writex8", 0 0;
v0x55e1d78503f0_0 .var "x8Sel", 1 0;
E_0x55e1d7833f50 .event edge, v0x55e1d78501d0_0;
S_0x55e1d78505f0 .scope module, "op1Mux" "mux2" 3 62, 8 7 0, S_0x55e1d7801040;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 6 "out";
v0x55e1d7850810_0 .net "in0", 5 0, v0x55e1d78524a0_0;  alias, 1 drivers
v0x55e1d7850910_0 .net "in1", 5 0, v0x55e1d7853940_0;  alias, 1 drivers
v0x55e1d78509d0_0 .var "out", 5 0;
v0x55e1d7850ad0_0 .net "sel", 0 0, v0x55e1d7850040_0;  alias, 1 drivers
E_0x55e1d7834710 .event edge, v0x55e1d7850040_0, v0x55e1d7850810_0, v0x55e1d784f890_0;
S_0x55e1d7850bf0 .scope module, "op2Mux" "mux2" 3 64, 8 7 0, S_0x55e1d7801040;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 6 "out";
v0x55e1d7850ec0_0 .net "in0", 5 0, v0x55e1d78524a0_0;  alias, 1 drivers
v0x55e1d7850fd0_0 .net "in1", 5 0, v0x55e1d7851590_0;  alias, 1 drivers
v0x55e1d78510a0_0 .var "out", 5 0;
v0x55e1d78511a0_0 .net "sel", 0 0, v0x55e1d78500e0_0;  alias, 1 drivers
E_0x55e1d7850e40 .event edge, v0x55e1d78500e0_0, v0x55e1d7850810_0, v0x55e1d77ed1e0_0;
S_0x55e1d78512c0 .scope module, "pcBlock" "pc" 3 54, 9 7 0, S_0x55e1d7801040;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "nextPC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 6 "PC";
v0x55e1d7851590_0 .var "PC", 5 0;
v0x55e1d78516c0_0 .net "clk", 0 0, L_0x55e1d78560f0;  alias, 1 drivers
v0x55e1d7851780_0 .net "nextPC", 5 0, v0x55e1d7851e50_0;  alias, 1 drivers
v0x55e1d7851840_0 .net "reset", 0 0, L_0x55e1d7856220;  alias, 1 drivers
E_0x55e1d7851510 .event negedge, v0x55e1d78516c0_0;
S_0x55e1d78519a0 .scope module, "pcMux" "mux2" 3 52, 8 7 0, S_0x55e1d7801040;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 6 "out";
v0x55e1d7851c70_0 .net "in0", 5 0, v0x55e1d784efd0_0;  alias, 1 drivers
v0x55e1d7851d80_0 .net "in1", 5 0, L_0x55e1d7856a10;  alias, 1 drivers
v0x55e1d7851e50_0 .var "out", 5 0;
v0x55e1d7851f50_0 .net "sel", 0 0, v0x55e1d784f700_0;  alias, 1 drivers
E_0x55e1d7851bf0 .event edge, v0x55e1d784f700_0, v0x55e1d784efd0_0, v0x55e1d7830a50_0;
S_0x55e1d7852070 .scope module, "regBlock" "register" 3 70, 10 7 0, S_0x55e1d7801040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "regAddr";
    .port_info 3 /INPUT 6 "x8";
    .port_info 4 /INPUT 1 "writeReg";
    .port_info 5 /OUTPUT 6 "out";
v0x55e1d78523e0_0 .net "clk", 0 0, L_0x55e1d78560f0;  alias, 1 drivers
v0x55e1d78524a0_0 .var "out", 5 0;
v0x55e1d7852540_0 .net "regAddr", 2 0, L_0x55e1d7856bb0;  1 drivers
v0x55e1d7852600 .array "registers", 0 6, 5 0;
v0x55e1d78527e0_0 .net "reset", 0 0, L_0x55e1d7856220;  alias, 1 drivers
v0x55e1d7852920_0 .net "writeReg", 0 0, v0x55e1d7850270_0;  alias, 1 drivers
v0x55e1d78529c0_0 .net "x8", 5 0, v0x55e1d7853940_0;  alias, 1 drivers
v0x55e1d7852600_0 .array/port v0x55e1d7852600, 0;
v0x55e1d7852600_1 .array/port v0x55e1d7852600, 1;
v0x55e1d7852600_2 .array/port v0x55e1d7852600, 2;
E_0x55e1d7852330/0 .event edge, v0x55e1d7852540_0, v0x55e1d7852600_0, v0x55e1d7852600_1, v0x55e1d7852600_2;
v0x55e1d7852600_3 .array/port v0x55e1d7852600, 3;
v0x55e1d7852600_4 .array/port v0x55e1d7852600, 4;
v0x55e1d7852600_5 .array/port v0x55e1d7852600, 5;
v0x55e1d7852600_6 .array/port v0x55e1d7852600, 6;
E_0x55e1d7852330/1 .event edge, v0x55e1d7852600_3, v0x55e1d7852600_4, v0x55e1d7852600_5, v0x55e1d7852600_6;
E_0x55e1d7852330 .event/or E_0x55e1d7852330/0, E_0x55e1d7852330/1;
S_0x55e1d7852bb0 .scope module, "signBlock" "iSign" 3 48, 11 8 0, S_0x55e1d7801040;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "imm";
    .port_info 1 /OUTPUT 6 "out";
v0x55e1d7852db0_0 .net *"_ivl_1", 0 0, L_0x55e1d7856520;  1 drivers
L_0x7ff30a6ff018 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55e1d7852eb0_0 .net/2u *"_ivl_2", 2 0, L_0x7ff30a6ff018;  1 drivers
v0x55e1d7852f90_0 .net *"_ivl_4", 5 0, L_0x55e1d78565c0;  1 drivers
L_0x7ff30a6ff060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55e1d7853050_0 .net/2u *"_ivl_6", 2 0, L_0x7ff30a6ff060;  1 drivers
v0x55e1d7853130_0 .net *"_ivl_8", 5 0, L_0x55e1d7856660;  1 drivers
v0x55e1d7853260_0 .net "imm", 2 0, L_0x55e1d78568e0;  1 drivers
v0x55e1d7853340_0 .net "out", 5 0, L_0x55e1d7856750;  alias, 1 drivers
L_0x55e1d7856520 .part L_0x55e1d78568e0, 2, 1;
L_0x55e1d78565c0 .concat [ 3 3 0 0], L_0x55e1d78568e0, L_0x7ff30a6ff018;
L_0x55e1d7856660 .concat [ 3 3 0 0], L_0x55e1d78568e0, L_0x7ff30a6ff060;
L_0x55e1d7856750 .functor MUXZ 6, L_0x55e1d7856660, L_0x55e1d78565c0, L_0x55e1d7856520, C4<>;
S_0x55e1d7853480 .scope module, "x8Block" "x8" 3 73, 12 7 0, S_0x55e1d7801040;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "newx8";
    .port_info 1 /INPUT 1 "writex8";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 6 "x8";
v0x55e1d78536d0_0 .net "clk", 0 0, L_0x55e1d78560f0;  alias, 1 drivers
v0x55e1d78537c0_0 .net "newx8", 5 0, v0x55e1d7854050_0;  alias, 1 drivers
v0x55e1d78538a0_0 .net "writex8", 0 0, v0x55e1d7850330_0;  alias, 1 drivers
v0x55e1d7853940_0 .var "x8", 5 0;
S_0x55e1d7853a70 .scope module, "x8Mux" "mux3" 3 75, 13 7 0, S_0x55e1d7801040;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 6 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 6 "out";
v0x55e1d7853d60_0 .net "in0", 5 0, v0x55e1d78524a0_0;  alias, 1 drivers
v0x55e1d7853e40_0 .net "in1", 5 0, L_0x55e1d7856750;  alias, 1 drivers
v0x55e1d7853f30_0 .net "in2", 5 0, v0x55e1d784efd0_0;  alias, 1 drivers
v0x55e1d7854050_0 .var "out", 5 0;
v0x55e1d78540f0_0 .net "sel", 1 0, v0x55e1d78503f0_0;  alias, 1 drivers
E_0x55e1d7853cd0 .event edge, v0x55e1d78503f0_0, v0x55e1d7850810_0, v0x55e1d7853340_0, v0x55e1d784efd0_0;
    .scope S_0x55e1d784fa60;
T_0 ;
    %wait E_0x55e1d7833f50;
    %load/vec4 v0x55e1d78501d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784ff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d78500e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e1d78503f0_0, 0, 2;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784ff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d78500e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d7850330_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e1d78503f0_0, 0, 2;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fe70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d784ff40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d7850040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d78500e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e1d78503f0_0, 0, 2;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d784fe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784ff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d78500e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e1d78503f0_0, 0, 2;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784ff40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d7850040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d78500e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d7850330_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e1d78503f0_0, 0, 2;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784ff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d78500e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d7850330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e1d78503f0_0, 0, 2;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784ff40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d7850040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d78500e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d784fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d7850330_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e1d78503f0_0, 0, 2;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784ff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d78500e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784fdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d7850270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7850330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e1d78503f0_0, 0, 2;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55e1d78519a0;
T_1 ;
    %wait E_0x55e1d7851bf0;
    %load/vec4 v0x55e1d7851f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x55e1d7851c70_0;
    %store/vec4 v0x55e1d7851e50_0, 0, 6;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x55e1d7851d80_0;
    %store/vec4 v0x55e1d7851e50_0, 0, 6;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55e1d78512c0;
T_2 ;
    %wait E_0x55e1d7851510;
    %load/vec4 v0x55e1d7851840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55e1d7851590_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55e1d7851780_0;
    %assign/vec4 v0x55e1d7851590_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e1d784f2d0;
T_3 ;
    %wait E_0x55e1d78330a0;
    %load/vec4 v0x55e1d784f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d784f700_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55e1d784f640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d784f700_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55e1d784f560_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x55e1d784f890_0;
    %pad/u 8;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %pad/s 1;
    %store/vec4 v0x55e1d784f700_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d784f700_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55e1d78505f0;
T_4 ;
    %wait E_0x55e1d7834710;
    %load/vec4 v0x55e1d7850ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x55e1d7850810_0;
    %store/vec4 v0x55e1d78509d0_0, 0, 6;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x55e1d7850910_0;
    %store/vec4 v0x55e1d78509d0_0, 0, 6;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55e1d7850bf0;
T_5 ;
    %wait E_0x55e1d7850e40;
    %load/vec4 v0x55e1d78511a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x55e1d7850ec0_0;
    %store/vec4 v0x55e1d78510a0_0, 0, 6;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x55e1d7850fd0_0;
    %store/vec4 v0x55e1d78510a0_0, 0, 6;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55e1d784ed90;
T_6 ;
    %wait E_0x55e1d77e7b90;
    %load/vec4 v0x55e1d782f790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x55e1d784f0b0_0;
    %load/vec4 v0x55e1d784f170_0;
    %add;
    %store/vec4 v0x55e1d784efd0_0, 0, 6;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x55e1d784f0b0_0;
    %inv;
    %store/vec4 v0x55e1d784efd0_0, 0, 6;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55e1d7852070;
T_7 ;
    %wait E_0x55e1d7851510;
    %load/vec4 v0x55e1d7852920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55e1d7852540_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x55e1d78529c0_0;
    %load/vec4 v0x55e1d7852540_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e1d7852600, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e1d7852600, 0, 4;
T_7.3 ;
T_7.0 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e1d7852600, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55e1d7852070;
T_8 ;
    %wait E_0x55e1d7852330;
    %load/vec4 v0x55e1d7852540_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55e1d7852600, 4;
    %store/vec4 v0x55e1d78524a0_0, 0, 6;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55e1d7853480;
T_9 ;
    %wait E_0x55e1d7851510;
    %load/vec4 v0x55e1d78538a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55e1d78537c0_0;
    %assign/vec4 v0x55e1d7853940_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55e1d7853940_0;
    %assign/vec4 v0x55e1d7853940_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55e1d7853a70;
T_10 ;
    %wait E_0x55e1d7853cd0;
    %load/vec4 v0x55e1d78540f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x55e1d7853d60_0;
    %store/vec4 v0x55e1d7854050_0, 0, 6;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x55e1d7853e40_0;
    %store/vec4 v0x55e1d7854050_0, 0, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55e1d7853f30_0;
    %store/vec4 v0x55e1d7854050_0, 0, 6;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x55e1d7853f30_0;
    %store/vec4 v0x55e1d7854050_0, 0, 6;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55e1d7810270;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7855c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7855f10_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55e1d7855db0_0, 0, 6;
    %end;
    .thread T_11;
    .scope S_0x55e1d7810270;
T_12 ;
    %delay 1000, 0;
    %load/vec4 v0x55e1d7855c30_0;
    %inv;
    %store/vec4 v0x55e1d7855c30_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55e1d7810270;
T_13 ;
    %vpi_call 2 29 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e1d7810270 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e1d7855f10_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1d7855f10_0, 0, 1;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x55e1d7855db0_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x55e1d7855db0_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x55e1d7855db0_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x55e1d7855db0_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x55e1d7855db0_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x55e1d7855db0_0, 0, 6;
    %delay 1000, 0;
    %vpi_call 2 47 "$display", "Expected value: 2 + 3 = 5. Output: %d", &PV<v0x55e1d7855e50_0, 0, 6> {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x55e1d7855db0_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x55e1d7855db0_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x55e1d7855e50_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 53 "$display", "Expected value: 2 + -4 = -2. Output: %d", S<0,vec4,s6> {1 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "add_sub_tb.v";
    "mccoy.v";
    "./add1.v";
    "./alu.v";
    "./branch.v";
    "./decoder.v";
    "./mux2.v";
    "./pc.v";
    "./register.v";
    "./iSign.v";
    "./x8.v";
    "./mux3.v";
