{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 20:19:16 2016 " "Info: Processing started: Tue Apr 26 20:19:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off seg7_1 -c seg7_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off seg7_1 -c seg7_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "seg7_1 EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"seg7_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "pin a\[3\] pin b\[6\] -8.132 ns " "Info: Slack time is -8.132 ns between source pin \"a\[3\]\" and destination pin \"b\[6\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.000 ns + Largest pin pin " "Info: + Largest pin to pin requirement is 1.000 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.132 ns - Longest pin pin " "Info: - Longest pin to pin delay is 9.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns a\[3\] 1 PIN Unassigned 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 7; PIN Node = 'a\[3\]'" {  } { { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.108 ns) + CELL(0.200 ns) 4.440 ns Mux0~0 2 COMB Unassigned 1 " "Info: 2: + IC(3.108 ns) + CELL(0.200 ns) = 4.440 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { a[3] Mux0~0 } "NODE_NAME" } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.370 ns) + CELL(2.322 ns) 9.132 ns b\[6\] 3 PIN Unassigned 0 " "Info: 3: + IC(2.370 ns) + CELL(2.322 ns) = 9.132 ns; Loc. = Unassigned; Fanout = 0; PIN Node = 'b\[6\]'" {  } { { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { Mux0~0 b[6] } "NODE_NAME" } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 40.01 % ) " "Info: Total cell delay = 3.654 ns ( 40.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.478 ns ( 59.99 % ) " "Info: Total interconnect delay = 5.478 ns ( 59.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.132 ns" { a[3] Mux0~0 b[6] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.132 ns" { a[3] Mux0~0 b[6] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.132 ns pin pin " "Info: Estimated most critical path is pin to pin delay of 9.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns a\[3\] 1 PIN PIN_125 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 7; PIN Node = 'a\[3\]'" {  } { { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.108 ns) + CELL(0.200 ns) 4.440 ns Mux0~0 2 COMB LAB_X8_Y4 1 " "Info: 2: + IC(3.108 ns) + CELL(0.200 ns) = 4.440 ns; Loc. = LAB_X8_Y4; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { a[3] Mux0~0 } "NODE_NAME" } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.370 ns) + CELL(2.322 ns) 9.132 ns b\[6\] 3 PIN PIN_62 0 " "Info: 3: + IC(2.370 ns) + CELL(2.322 ns) = 9.132 ns; Loc. = PIN_62; Fanout = 0; PIN Node = 'b\[6\]'" {  } { { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { Mux0~0 b[6] } "NODE_NAME" } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 40.01 % ) " "Info: Total cell delay = 3.654 ns ( 40.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.478 ns ( 59.99 % ) " "Info: Total interconnect delay = 5.478 ns ( 59.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.132 ns" { a[3] Mux0~0 b[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[0\] VCC " "Info: Pin c\[0\] has VCC driving its datain port" {  } { { "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { c[0] } } } { "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[0\]" } } } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 9 -1 0 } } { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[1\] VCC " "Info: Pin c\[1\] has VCC driving its datain port" {  } { { "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { c[1] } } } { "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[1\]" } } } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 9 -1 0 } } { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[2\] VCC " "Info: Pin c\[2\] has VCC driving its datain port" {  } { { "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { c[2] } } } { "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[2\]" } } } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 9 -1 0 } } { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[3\] VCC " "Info: Pin c\[3\] has VCC driving its datain port" {  } { { "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { c[3] } } } { "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[3\]" } } } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 9 -1 0 } } { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[4\] VCC " "Info: Pin c\[4\] has VCC driving its datain port" {  } { { "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { c[4] } } } { "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[4\]" } } } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 9 -1 0 } } { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[5\] GND " "Info: Pin c\[5\] has GND driving its datain port" {  } { { "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { c[5] } } } { "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[5\]" } } } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 9 -1 0 } } { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[6\] VCC " "Info: Pin c\[6\] has VCC driving its datain port" {  } { { "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { c[6] } } } { "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[6\]" } } } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 9 -1 0 } } { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "c\[7\] VCC " "Info: Pin c\[7\] has VCC driving its datain port" {  } { { "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { c[7] } } } { "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[7\]" } } } } { "seg7_1.vhd" "" { Text "C:/程潇/seg7_1/seg7_1.vhd" 9 -1 0 } } { "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/程潇/seg7_1/seg7_1.fit.smsg " "Info: Generated suppressed messages file C:/程潇/seg7_1/seg7_1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 20:19:17 2016 " "Info: Processing ended: Tue Apr 26 20:19:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
