Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 28 22:04:07 2019
| Host         : DESKTOP-254I58R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PictureDriver_timing_summary_routed.rpt -pb PictureDriver_timing_summary_routed.pb -rpx PictureDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : PictureDriver
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 247 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.420        0.000                      0                  709        0.045        0.000                      0                  709        2.000        0.000                       0                   253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.420        0.000                      0                  709        0.160        0.000                      0                  709        2.867        0.000                       0                   249  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.423        0.000                      0                  709        0.160        0.000                      0                  709        2.867        0.000                       0                   249  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.420        0.000                      0                  709        0.045        0.000                      0                  709  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.420        0.000                      0                  709        0.045        0.000                      0                  709  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 frameIterator_reg_rep[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/vga_blue_outlue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.698ns (27.955%)  route 4.376ns (72.045%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 5.404 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.655    -0.703    sig_pxl_clk
    SLICE_X22Y56         FDRE                                         r  frameIterator_reg_rep[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  frameIterator_reg_rep[2]_rep__24/Q
                         net (fo=101, routed)         1.697     1.450    frameIterator_reg_rep[2]_rep__24_n_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I1_O)        0.152     1.602 r  g15_b1_1/O
                         net (fo=1, routed)           0.957     2.559    g15_b1_1_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.326     2.885 r  driver_i_1104/O
                         net (fo=1, routed)           0.000     2.885    driver_i_1104_n_0
    SLICE_X17Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     3.102 r  driver_i_401/O
                         net (fo=1, routed)           0.451     3.553    driver_i_401_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I3_O)        0.299     3.852 r  driver_i_125/O
                         net (fo=1, routed)           0.829     4.681    driver_i_125_n_0
    SLICE_X14Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.805 r  driver_i_32/O
                         net (fo=1, routed)           0.442     5.247    driver_i_32_n_0
    SLICE_X17Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.371 r  driver_i_7/O
                         net (fo=1, routed)           0.000     5.371    driver/in_blue[1]
    SLICE_X17Y40         FDRE                                         r  driver/vga_blue_outlue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.501     5.404    driver/pixel_clock
    SLICE_X17Y40         FDRE                                         r  driver/vga_blue_outlue_reg_reg[1]/C
                         clock pessimism              0.473     5.877    
                         clock uncertainty           -0.115     5.762    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.029     5.791    driver/vga_blue_outlue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.791    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[4]_rep__8/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.942ns (36.127%)  route 3.433ns (63.873%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 5.384 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.966     4.680    frameIterator_rep[13]_i_1_n_0
    SLICE_X16Y63         FDRE                                         r  frameIterator_reg_rep[4]_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.482     5.384    sig_pxl_clk
    SLICE_X16Y63         FDRE                                         r  frameIterator_reg_rep[4]_rep__8/C
                         clock pessimism              0.473     5.857    
                         clock uncertainty           -0.115     5.743    
    SLICE_X16Y63         FDRE (Setup_fdre_C_R)       -0.524     5.219    frameIterator_reg_rep[4]_rep__8
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 frameIterator_reg_rep[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/vga_green_outreen_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 1.793ns (29.668%)  route 4.251ns (70.332%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 5.384 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660    -0.698    sig_pxl_clk
    SLICE_X30Y54         FDRE                                         r  frameIterator_reg_rep[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  frameIterator_reg_rep[0]_rep__14/Q
                         net (fo=92, routed)          1.591     1.411    frameIterator_reg_rep[0]_rep__14_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.535 r  g87_b7/O
                         net (fo=1, routed)           0.000     1.535    g87_b7_n_0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     1.752 r  driver_i_1269/O
                         net (fo=1, routed)           0.818     2.570    driver_i_1269_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.299     2.869 r  driver_i_477/O
                         net (fo=1, routed)           0.000     2.869    driver_i_477_n_0
    SLICE_X40Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     3.081 r  driver_i_152/O
                         net (fo=1, routed)           1.032     4.112    driver_i_152_n_0
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299     4.411 r  driver_i_39/O
                         net (fo=1, routed)           0.810     5.221    driver_i_39_n_0
    SLICE_X25Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.345 r  driver_i_9/O
                         net (fo=1, routed)           0.000     5.345    driver/in_green[3]
    SLICE_X25Y55         FDRE                                         r  driver/vga_green_outreen_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.482     5.384    driver/pixel_clock
    SLICE_X25Y55         FDRE                                         r  driver/vga_green_outreen_reg_reg[3]/C
                         clock pessimism              0.588     5.972    
                         clock uncertainty           -0.115     5.857    
    SLICE_X25Y55         FDRE (Setup_fdre_C_D)        0.029     5.886    driver/vga_green_outreen_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.886    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[1]_rep__10/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.942ns (35.529%)  route 3.524ns (64.471%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 5.383 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         2.057     4.771    frameIterator_rep[13]_i_1_n_0
    SLICE_X26Y63         FDRE                                         r  frameIterator_reg_rep[1]_rep__10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.481     5.383    sig_pxl_clk
    SLICE_X26Y63         FDRE                                         r  frameIterator_reg_rep[1]_rep__10/C
                         clock pessimism              0.473     5.856    
                         clock uncertainty           -0.115     5.742    
    SLICE_X26Y63         FDRE (Setup_fdre_C_R)       -0.429     5.313    frameIterator_reg_rep[1]_rep__10
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[2]_rep__22/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.942ns (36.176%)  route 3.426ns (63.824%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 5.394 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.959     4.673    frameIterator_rep[13]_i_1_n_0
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[2]_rep__22/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.492     5.394    sig_pxl_clk
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[2]_rep__22/C
                         clock pessimism              0.473     5.867    
                         clock uncertainty           -0.115     5.753    
    SLICE_X12Y59         FDRE (Setup_fdre_C_R)       -0.524     5.229    frameIterator_reg_rep[2]_rep__22
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[4]_rep__24/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.942ns (36.176%)  route 3.426ns (63.824%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 5.394 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.959     4.673    frameIterator_rep[13]_i_1_n_0
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[4]_rep__24/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.492     5.394    sig_pxl_clk
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[4]_rep__24/C
                         clock pessimism              0.473     5.867    
                         clock uncertainty           -0.115     5.753    
    SLICE_X12Y59         FDRE (Setup_fdre_C_R)       -0.524     5.229    frameIterator_reg_rep[4]_rep__24
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[2]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.942ns (35.947%)  route 3.460ns (64.053%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 5.385 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.993     4.707    frameIterator_rep[13]_i_1_n_0
    SLICE_X15Y64         FDRE                                         r  frameIterator_reg_rep[2]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.483     5.385    sig_pxl_clk
    SLICE_X15Y64         FDRE                                         r  frameIterator_reg_rep[2]_rep__7/C
                         clock pessimism              0.473     5.858    
                         clock uncertainty           -0.115     5.744    
    SLICE_X15Y64         FDRE (Setup_fdre_C_R)       -0.429     5.315    frameIterator_reg_rep[2]_rep__7
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[1]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.942ns (36.030%)  route 3.448ns (63.970%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 5.376 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.981     4.695    frameIterator_rep[13]_i_1_n_0
    SLICE_X22Y67         FDRE                                         r  frameIterator_reg_rep[1]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.474     5.376    sig_pxl_clk
    SLICE_X22Y67         FDRE                                         r  frameIterator_reg_rep[1]_rep__7/C
                         clock pessimism              0.473     5.849    
                         clock uncertainty           -0.115     5.735    
    SLICE_X22Y67         FDRE (Setup_fdre_C_R)       -0.429     5.306    frameIterator_reg_rep[1]_rep__7
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[3]_rep__9/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 1.942ns (36.059%)  route 3.444ns (63.941%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 5.376 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.976     4.690    frameIterator_rep[13]_i_1_n_0
    SLICE_X23Y67         FDRE                                         r  frameIterator_reg_rep[3]_rep__9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.474     5.376    sig_pxl_clk
    SLICE_X23Y67         FDRE                                         r  frameIterator_reg_rep[3]_rep__9/C
                         clock pessimism              0.473     5.849    
                         clock uncertainty           -0.115     5.735    
    SLICE_X23Y67         FDRE (Setup_fdre_C_R)       -0.429     5.306    frameIterator_reg_rep[3]_rep__9
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 frameIterator_reg_rep[3]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/vga_green_outreen_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.936ns (33.031%)  route 3.925ns (66.969%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 5.385 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.661    -0.697    sig_pxl_clk
    SLICE_X16Y52         FDRE                                         r  frameIterator_reg_rep[3]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 f  frameIterator_reg_rep[3]_rep__19/Q
                         net (fo=114, routed)         1.712     1.533    frameIterator_reg_rep[3]_rep__19_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124     1.657 r  g78_b4/O
                         net (fo=1, routed)           0.000     1.657    g78_b4_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I0_O)      0.209     1.866 r  driver_i_1951/O
                         net (fo=1, routed)           0.815     2.681    driver_i_1951_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.297     2.978 r  driver_i_1484/O
                         net (fo=1, routed)           0.000     2.978    driver_i_1484_n_0
    SLICE_X6Y50          MUXF7 (Prop_muxf7_I1_O)      0.247     3.225 r  driver_i_558/O
                         net (fo=1, routed)           0.000     3.225    driver_i_558_n_0
    SLICE_X6Y50          MUXF8 (Prop_muxf8_I0_O)      0.098     3.323 r  driver_i_183/O
                         net (fo=1, routed)           0.793     4.116    driver_i_183_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.319     4.435 r  driver_i_47/O
                         net (fo=1, routed)           0.605     5.040    driver_i_47_n_0
    SLICE_X22Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.164 r  driver_i_12/O
                         net (fo=1, routed)           0.000     5.164    driver/in_green[0]
    SLICE_X22Y50         FDRE                                         r  driver/vga_green_outreen_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.483     5.385    driver/pixel_clock
    SLICE_X22Y50         FDRE                                         r  driver/vga_green_outreen_reg_reg[0]/C
                         clock pessimism              0.487     5.872    
                         clock uncertainty           -0.115     5.758    
    SLICE_X22Y50         FDRE (Setup_fdre_C_D)        0.031     5.789    driver/vga_green_outreen_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.789    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 driver/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.558    -0.502    driver/pixel_clock
    SLICE_X28Y31         FDRE                                         r  driver/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  driver/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.283    driver/v_sync_reg
    SLICE_X28Y31         FDRE                                         r  driver/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.824    -0.739    driver/pixel_clock
    SLICE_X28Y31         FDRE                                         r  driver/v_sync_dly_reg_reg/C
                         clock pessimism              0.236    -0.502    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.060    -0.442    driver/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 frameIterator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y47         FDRE                                         r  frameIterator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[10]/Q
                         net (fo=2, routed)           0.066    -0.290    frameIterator_reg[10]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.179 r  frameIterator_reg_rep[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.179    frameIterator_reg_rep[12]_i_1_n_6
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[10]/C
                         clock pessimism              0.245    -0.484    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134    -0.350    frameIterator_reg_rep[10]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 frameIterator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y45         FDRE                                         r  frameIterator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.291    frameIterator_reg[2]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.180 r  frameIterator_reg_rep[4]_i_1/O[1]
                         net (fo=28, routed)          0.000    -0.180    frameIterator_reg_rep[4]_i_1_n_6
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[2]/C
                         clock pessimism              0.245    -0.485    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.130    -0.355    frameIterator_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 frameIterator_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y46         FDRE                                         r  frameIterator_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[6]/Q
                         net (fo=2, routed)           0.066    -0.291    frameIterator_reg[6]
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.180 r  frameIterator_reg_rep[8]_i_1/O[1]
                         net (fo=12, routed)          0.000    -0.180    frameIterator_reg_rep[8]_i_1_n_6
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[6]/C
                         clock pessimism              0.245    -0.485    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.130    -0.355    frameIterator_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 frameIterator_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y48         FDRE                                         r  frameIterator_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.236    frameIterator_reg[12]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.127 r  frameIterator_reg_rep[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    frameIterator_reg_rep[12]_i_1_n_4
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[12]/C
                         clock pessimism              0.248    -0.481    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134    -0.347    frameIterator_reg_rep[12]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 frameIterator_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y46         FDRE                                         r  frameIterator_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.237    frameIterator_reg[4]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.128 r  frameIterator_reg_rep[4]_i_1/O[3]
                         net (fo=31, routed)          0.000    -0.128    frameIterator_reg_rep[4]_i_1_n_4
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[4]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.130    -0.352    frameIterator_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 frameIterator_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y47         FDRE                                         r  frameIterator_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.236    frameIterator_reg[8]
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.127 r  frameIterator_reg_rep[8]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.127    frameIterator_reg_rep[8]_i_1_n_4
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[8]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.130    -0.352    frameIterator_reg_rep[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 frameIterator_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.251ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y45         FDRE                                         r  frameIterator_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.232    frameIterator_reg[3]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.122 r  frameIterator_reg_rep[4]_i_1/O[2]
                         net (fo=29, routed)          0.000    -0.122    frameIterator_reg_rep[4]_i_1_n_5
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[3]/C
                         clock pessimism              0.245    -0.485    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.130    -0.355    frameIterator_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 frameIterator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[0]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.844%)  route 0.229ns (55.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y45         FDRE                                         r  frameIterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 f  frameIterator_reg[0]/Q
                         net (fo=26, routed)          0.229    -0.129    frameIterator_reg[0]
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.084 r  frameIterator_rep[0]_rep_i_1__20/O
                         net (fo=1, routed)           0.000    -0.084    frameIterator_rep[0]_rep_i_1__20_n_0
    SLICE_X16Y44         FDRE                                         r  frameIterator_reg_rep[0]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X16Y44         FDRE                                         r  frameIterator_reg_rep[0]_rep__20/C
                         clock pessimism              0.269    -0.460    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.121    -0.339    frameIterator_reg_rep[0]_rep__20
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 frameIterator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.337ns (83.560%)  route 0.066ns (16.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y47         FDRE                                         r  frameIterator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[10]/Q
                         net (fo=2, routed)           0.066    -0.290    frameIterator_reg[10]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.196    -0.094 r  frameIterator_reg_rep[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.094    frameIterator_reg_rep[12]_i_1_n_5
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[11]/C
                         clock pessimism              0.245    -0.484    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134    -0.350    frameIterator_reg_rep[11]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   driver/clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X34Y46     frameIterator_reg_rep[4]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X24Y35     frameIterator_reg_rep[4]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X17Y38     frameIterator_reg_rep[4]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X20Y39     frameIterator_reg_rep[4]_rep__10/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X26Y39     frameIterator_reg_rep[4]_rep__11/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X36Y63     frameIterator_reg_rep[4]_rep__12/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X13Y45     frameIterator_reg_rep[4]_rep__13/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X27Y61     frameIterator_reg_rep[4]_rep__14/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X24Y35     frameIterator_reg_rep[4]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X20Y39     frameIterator_reg_rep[4]_rep__10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y63     frameIterator_reg_rep[4]_rep__12/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X27Y61     frameIterator_reg_rep[4]_rep__14/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y55     frameIterator_reg_rep[4]_rep__22/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X12Y55     frameIterator_reg_rep[4]_rep__25/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X21Y51     frameIterator_reg_rep[4]_rep__26/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X21Y51     frameIterator_reg_rep[4]_rep__26/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X29Y33     driver/h_sync_dly_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X29Y33     driver/h_sync_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y46     frameIterator_reg_rep[4]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X24Y35     frameIterator_reg_rep[4]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y38     frameIterator_reg_rep[4]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X20Y39     frameIterator_reg_rep[4]_rep__10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X26Y39     frameIterator_reg_rep[4]_rep__11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y63     frameIterator_reg_rep[4]_rep__12/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y45     frameIterator_reg_rep[4]_rep__13/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X27Y61     frameIterator_reg_rep[4]_rep__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y59     frameIterator_reg_rep[4]_rep__15/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y59     frameIterator_reg_rep[4]_rep__15/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { driver/clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   driver/clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 frameIterator_reg_rep[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/vga_blue_outlue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.698ns (27.955%)  route 4.376ns (72.045%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 5.404 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.655    -0.703    sig_pxl_clk
    SLICE_X22Y56         FDRE                                         r  frameIterator_reg_rep[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  frameIterator_reg_rep[2]_rep__24/Q
                         net (fo=101, routed)         1.697     1.450    frameIterator_reg_rep[2]_rep__24_n_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I1_O)        0.152     1.602 r  g15_b1_1/O
                         net (fo=1, routed)           0.957     2.559    g15_b1_1_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.326     2.885 r  driver_i_1104/O
                         net (fo=1, routed)           0.000     2.885    driver_i_1104_n_0
    SLICE_X17Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     3.102 r  driver_i_401/O
                         net (fo=1, routed)           0.451     3.553    driver_i_401_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I3_O)        0.299     3.852 r  driver_i_125/O
                         net (fo=1, routed)           0.829     4.681    driver_i_125_n_0
    SLICE_X14Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.805 r  driver_i_32/O
                         net (fo=1, routed)           0.442     5.247    driver_i_32_n_0
    SLICE_X17Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.371 r  driver_i_7/O
                         net (fo=1, routed)           0.000     5.371    driver/in_blue[1]
    SLICE_X17Y40         FDRE                                         r  driver/vga_blue_outlue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.501     5.404    driver/pixel_clock
    SLICE_X17Y40         FDRE                                         r  driver/vga_blue_outlue_reg_reg[1]/C
                         clock pessimism              0.473     5.877    
                         clock uncertainty           -0.113     5.765    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.029     5.794    driver/vga_blue_outlue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.794    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[4]_rep__8/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.942ns (36.127%)  route 3.433ns (63.873%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 5.384 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.966     4.680    frameIterator_rep[13]_i_1_n_0
    SLICE_X16Y63         FDRE                                         r  frameIterator_reg_rep[4]_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.482     5.384    sig_pxl_clk
    SLICE_X16Y63         FDRE                                         r  frameIterator_reg_rep[4]_rep__8/C
                         clock pessimism              0.473     5.857    
                         clock uncertainty           -0.113     5.745    
    SLICE_X16Y63         FDRE (Setup_fdre_C_R)       -0.524     5.221    frameIterator_reg_rep[4]_rep__8
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 frameIterator_reg_rep[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/vga_green_outreen_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 1.793ns (29.668%)  route 4.251ns (70.332%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 5.384 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660    -0.698    sig_pxl_clk
    SLICE_X30Y54         FDRE                                         r  frameIterator_reg_rep[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  frameIterator_reg_rep[0]_rep__14/Q
                         net (fo=92, routed)          1.591     1.411    frameIterator_reg_rep[0]_rep__14_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.535 r  g87_b7/O
                         net (fo=1, routed)           0.000     1.535    g87_b7_n_0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     1.752 r  driver_i_1269/O
                         net (fo=1, routed)           0.818     2.570    driver_i_1269_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.299     2.869 r  driver_i_477/O
                         net (fo=1, routed)           0.000     2.869    driver_i_477_n_0
    SLICE_X40Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     3.081 r  driver_i_152/O
                         net (fo=1, routed)           1.032     4.112    driver_i_152_n_0
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299     4.411 r  driver_i_39/O
                         net (fo=1, routed)           0.810     5.221    driver_i_39_n_0
    SLICE_X25Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.345 r  driver_i_9/O
                         net (fo=1, routed)           0.000     5.345    driver/in_green[3]
    SLICE_X25Y55         FDRE                                         r  driver/vga_green_outreen_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.482     5.384    driver/pixel_clock
    SLICE_X25Y55         FDRE                                         r  driver/vga_green_outreen_reg_reg[3]/C
                         clock pessimism              0.588     5.972    
                         clock uncertainty           -0.113     5.859    
    SLICE_X25Y55         FDRE (Setup_fdre_C_D)        0.029     5.888    driver/vga_green_outreen_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[1]_rep__10/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.942ns (35.529%)  route 3.524ns (64.471%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 5.383 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         2.057     4.771    frameIterator_rep[13]_i_1_n_0
    SLICE_X26Y63         FDRE                                         r  frameIterator_reg_rep[1]_rep__10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.481     5.383    sig_pxl_clk
    SLICE_X26Y63         FDRE                                         r  frameIterator_reg_rep[1]_rep__10/C
                         clock pessimism              0.473     5.856    
                         clock uncertainty           -0.113     5.744    
    SLICE_X26Y63         FDRE (Setup_fdre_C_R)       -0.429     5.315    frameIterator_reg_rep[1]_rep__10
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[2]_rep__22/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.942ns (36.176%)  route 3.426ns (63.824%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 5.394 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.959     4.673    frameIterator_rep[13]_i_1_n_0
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[2]_rep__22/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.492     5.394    sig_pxl_clk
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[2]_rep__22/C
                         clock pessimism              0.473     5.867    
                         clock uncertainty           -0.113     5.755    
    SLICE_X12Y59         FDRE (Setup_fdre_C_R)       -0.524     5.231    frameIterator_reg_rep[2]_rep__22
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[4]_rep__24/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.942ns (36.176%)  route 3.426ns (63.824%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 5.394 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.959     4.673    frameIterator_rep[13]_i_1_n_0
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[4]_rep__24/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.492     5.394    sig_pxl_clk
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[4]_rep__24/C
                         clock pessimism              0.473     5.867    
                         clock uncertainty           -0.113     5.755    
    SLICE_X12Y59         FDRE (Setup_fdre_C_R)       -0.524     5.231    frameIterator_reg_rep[4]_rep__24
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[2]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.942ns (35.947%)  route 3.460ns (64.053%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 5.385 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.993     4.707    frameIterator_rep[13]_i_1_n_0
    SLICE_X15Y64         FDRE                                         r  frameIterator_reg_rep[2]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.483     5.385    sig_pxl_clk
    SLICE_X15Y64         FDRE                                         r  frameIterator_reg_rep[2]_rep__7/C
                         clock pessimism              0.473     5.858    
                         clock uncertainty           -0.113     5.746    
    SLICE_X15Y64         FDRE (Setup_fdre_C_R)       -0.429     5.317    frameIterator_reg_rep[2]_rep__7
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[1]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.942ns (36.030%)  route 3.448ns (63.970%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 5.376 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.981     4.695    frameIterator_rep[13]_i_1_n_0
    SLICE_X22Y67         FDRE                                         r  frameIterator_reg_rep[1]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.474     5.376    sig_pxl_clk
    SLICE_X22Y67         FDRE                                         r  frameIterator_reg_rep[1]_rep__7/C
                         clock pessimism              0.473     5.849    
                         clock uncertainty           -0.113     5.737    
    SLICE_X22Y67         FDRE (Setup_fdre_C_R)       -0.429     5.308    frameIterator_reg_rep[1]_rep__7
  -------------------------------------------------------------------
                         required time                          5.308    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[3]_rep__9/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 1.942ns (36.059%)  route 3.444ns (63.941%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 5.376 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.976     4.690    frameIterator_rep[13]_i_1_n_0
    SLICE_X23Y67         FDRE                                         r  frameIterator_reg_rep[3]_rep__9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.474     5.376    sig_pxl_clk
    SLICE_X23Y67         FDRE                                         r  frameIterator_reg_rep[3]_rep__9/C
                         clock pessimism              0.473     5.849    
                         clock uncertainty           -0.113     5.737    
    SLICE_X23Y67         FDRE (Setup_fdre_C_R)       -0.429     5.308    frameIterator_reg_rep[3]_rep__9
  -------------------------------------------------------------------
                         required time                          5.308    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 frameIterator_reg_rep[3]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/vga_green_outreen_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.936ns (33.031%)  route 3.925ns (66.969%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 5.385 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.661    -0.697    sig_pxl_clk
    SLICE_X16Y52         FDRE                                         r  frameIterator_reg_rep[3]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 f  frameIterator_reg_rep[3]_rep__19/Q
                         net (fo=114, routed)         1.712     1.533    frameIterator_reg_rep[3]_rep__19_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124     1.657 r  g78_b4/O
                         net (fo=1, routed)           0.000     1.657    g78_b4_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I0_O)      0.209     1.866 r  driver_i_1951/O
                         net (fo=1, routed)           0.815     2.681    driver_i_1951_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.297     2.978 r  driver_i_1484/O
                         net (fo=1, routed)           0.000     2.978    driver_i_1484_n_0
    SLICE_X6Y50          MUXF7 (Prop_muxf7_I1_O)      0.247     3.225 r  driver_i_558/O
                         net (fo=1, routed)           0.000     3.225    driver_i_558_n_0
    SLICE_X6Y50          MUXF8 (Prop_muxf8_I0_O)      0.098     3.323 r  driver_i_183/O
                         net (fo=1, routed)           0.793     4.116    driver_i_183_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.319     4.435 r  driver_i_47/O
                         net (fo=1, routed)           0.605     5.040    driver_i_47_n_0
    SLICE_X22Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.164 r  driver_i_12/O
                         net (fo=1, routed)           0.000     5.164    driver/in_green[0]
    SLICE_X22Y50         FDRE                                         r  driver/vga_green_outreen_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.483     5.385    driver/pixel_clock
    SLICE_X22Y50         FDRE                                         r  driver/vga_green_outreen_reg_reg[0]/C
                         clock pessimism              0.487     5.872    
                         clock uncertainty           -0.113     5.760    
    SLICE_X22Y50         FDRE (Setup_fdre_C_D)        0.031     5.791    driver/vga_green_outreen_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.791    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  0.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 driver/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.558    -0.502    driver/pixel_clock
    SLICE_X28Y31         FDRE                                         r  driver/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  driver/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.283    driver/v_sync_reg
    SLICE_X28Y31         FDRE                                         r  driver/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.824    -0.739    driver/pixel_clock
    SLICE_X28Y31         FDRE                                         r  driver/v_sync_dly_reg_reg/C
                         clock pessimism              0.236    -0.502    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.060    -0.442    driver/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 frameIterator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y47         FDRE                                         r  frameIterator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[10]/Q
                         net (fo=2, routed)           0.066    -0.290    frameIterator_reg[10]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.179 r  frameIterator_reg_rep[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.179    frameIterator_reg_rep[12]_i_1_n_6
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[10]/C
                         clock pessimism              0.245    -0.484    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134    -0.350    frameIterator_reg_rep[10]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 frameIterator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y45         FDRE                                         r  frameIterator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.291    frameIterator_reg[2]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.180 r  frameIterator_reg_rep[4]_i_1/O[1]
                         net (fo=28, routed)          0.000    -0.180    frameIterator_reg_rep[4]_i_1_n_6
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[2]/C
                         clock pessimism              0.245    -0.485    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.130    -0.355    frameIterator_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 frameIterator_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y46         FDRE                                         r  frameIterator_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[6]/Q
                         net (fo=2, routed)           0.066    -0.291    frameIterator_reg[6]
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.180 r  frameIterator_reg_rep[8]_i_1/O[1]
                         net (fo=12, routed)          0.000    -0.180    frameIterator_reg_rep[8]_i_1_n_6
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[6]/C
                         clock pessimism              0.245    -0.485    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.130    -0.355    frameIterator_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 frameIterator_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y48         FDRE                                         r  frameIterator_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.236    frameIterator_reg[12]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.127 r  frameIterator_reg_rep[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    frameIterator_reg_rep[12]_i_1_n_4
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[12]/C
                         clock pessimism              0.248    -0.481    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134    -0.347    frameIterator_reg_rep[12]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 frameIterator_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y46         FDRE                                         r  frameIterator_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.237    frameIterator_reg[4]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.128 r  frameIterator_reg_rep[4]_i_1/O[3]
                         net (fo=31, routed)          0.000    -0.128    frameIterator_reg_rep[4]_i_1_n_4
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[4]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.130    -0.352    frameIterator_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 frameIterator_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y47         FDRE                                         r  frameIterator_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.236    frameIterator_reg[8]
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.127 r  frameIterator_reg_rep[8]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.127    frameIterator_reg_rep[8]_i_1_n_4
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[8]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.130    -0.352    frameIterator_reg_rep[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 frameIterator_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.251ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y45         FDRE                                         r  frameIterator_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.232    frameIterator_reg[3]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.122 r  frameIterator_reg_rep[4]_i_1/O[2]
                         net (fo=29, routed)          0.000    -0.122    frameIterator_reg_rep[4]_i_1_n_5
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[3]/C
                         clock pessimism              0.245    -0.485    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.130    -0.355    frameIterator_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 frameIterator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[0]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.844%)  route 0.229ns (55.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y45         FDRE                                         r  frameIterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 f  frameIterator_reg[0]/Q
                         net (fo=26, routed)          0.229    -0.129    frameIterator_reg[0]
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.084 r  frameIterator_rep[0]_rep_i_1__20/O
                         net (fo=1, routed)           0.000    -0.084    frameIterator_rep[0]_rep_i_1__20_n_0
    SLICE_X16Y44         FDRE                                         r  frameIterator_reg_rep[0]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X16Y44         FDRE                                         r  frameIterator_reg_rep[0]_rep__20/C
                         clock pessimism              0.269    -0.460    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.121    -0.339    frameIterator_reg_rep[0]_rep__20
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 frameIterator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.337ns (83.560%)  route 0.066ns (16.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y47         FDRE                                         r  frameIterator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[10]/Q
                         net (fo=2, routed)           0.066    -0.290    frameIterator_reg[10]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.196    -0.094 r  frameIterator_reg_rep[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.094    frameIterator_reg_rep[12]_i_1_n_5
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[11]/C
                         clock pessimism              0.245    -0.484    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134    -0.350    frameIterator_reg_rep[11]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   driver/clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X34Y46     frameIterator_reg_rep[4]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X24Y35     frameIterator_reg_rep[4]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X17Y38     frameIterator_reg_rep[4]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X20Y39     frameIterator_reg_rep[4]_rep__10/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X26Y39     frameIterator_reg_rep[4]_rep__11/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X36Y63     frameIterator_reg_rep[4]_rep__12/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X13Y45     frameIterator_reg_rep[4]_rep__13/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X27Y61     frameIterator_reg_rep[4]_rep__14/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X24Y35     frameIterator_reg_rep[4]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X20Y39     frameIterator_reg_rep[4]_rep__10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y63     frameIterator_reg_rep[4]_rep__12/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X27Y61     frameIterator_reg_rep[4]_rep__14/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y55     frameIterator_reg_rep[4]_rep__22/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X12Y55     frameIterator_reg_rep[4]_rep__25/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X21Y51     frameIterator_reg_rep[4]_rep__26/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X21Y51     frameIterator_reg_rep[4]_rep__26/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X29Y33     driver/h_sync_dly_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X29Y33     driver/h_sync_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y46     frameIterator_reg_rep[4]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X24Y35     frameIterator_reg_rep[4]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X17Y38     frameIterator_reg_rep[4]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X20Y39     frameIterator_reg_rep[4]_rep__10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X26Y39     frameIterator_reg_rep[4]_rep__11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y63     frameIterator_reg_rep[4]_rep__12/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y45     frameIterator_reg_rep[4]_rep__13/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X27Y61     frameIterator_reg_rep[4]_rep__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y59     frameIterator_reg_rep[4]_rep__15/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y59     frameIterator_reg_rep[4]_rep__15/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { driver/clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   driver/clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  driver/clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 frameIterator_reg_rep[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/vga_blue_outlue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.698ns (27.955%)  route 4.376ns (72.045%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 5.404 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.655    -0.703    sig_pxl_clk
    SLICE_X22Y56         FDRE                                         r  frameIterator_reg_rep[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  frameIterator_reg_rep[2]_rep__24/Q
                         net (fo=101, routed)         1.697     1.450    frameIterator_reg_rep[2]_rep__24_n_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I1_O)        0.152     1.602 r  g15_b1_1/O
                         net (fo=1, routed)           0.957     2.559    g15_b1_1_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.326     2.885 r  driver_i_1104/O
                         net (fo=1, routed)           0.000     2.885    driver_i_1104_n_0
    SLICE_X17Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     3.102 r  driver_i_401/O
                         net (fo=1, routed)           0.451     3.553    driver_i_401_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I3_O)        0.299     3.852 r  driver_i_125/O
                         net (fo=1, routed)           0.829     4.681    driver_i_125_n_0
    SLICE_X14Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.805 r  driver_i_32/O
                         net (fo=1, routed)           0.442     5.247    driver_i_32_n_0
    SLICE_X17Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.371 r  driver_i_7/O
                         net (fo=1, routed)           0.000     5.371    driver/in_blue[1]
    SLICE_X17Y40         FDRE                                         r  driver/vga_blue_outlue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.501     5.404    driver/pixel_clock
    SLICE_X17Y40         FDRE                                         r  driver/vga_blue_outlue_reg_reg[1]/C
                         clock pessimism              0.473     5.877    
                         clock uncertainty           -0.115     5.762    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.029     5.791    driver/vga_blue_outlue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.791    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[4]_rep__8/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.942ns (36.127%)  route 3.433ns (63.873%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 5.384 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.966     4.680    frameIterator_rep[13]_i_1_n_0
    SLICE_X16Y63         FDRE                                         r  frameIterator_reg_rep[4]_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.482     5.384    sig_pxl_clk
    SLICE_X16Y63         FDRE                                         r  frameIterator_reg_rep[4]_rep__8/C
                         clock pessimism              0.473     5.857    
                         clock uncertainty           -0.115     5.743    
    SLICE_X16Y63         FDRE (Setup_fdre_C_R)       -0.524     5.219    frameIterator_reg_rep[4]_rep__8
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 frameIterator_reg_rep[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/vga_green_outreen_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 1.793ns (29.668%)  route 4.251ns (70.332%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 5.384 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660    -0.698    sig_pxl_clk
    SLICE_X30Y54         FDRE                                         r  frameIterator_reg_rep[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  frameIterator_reg_rep[0]_rep__14/Q
                         net (fo=92, routed)          1.591     1.411    frameIterator_reg_rep[0]_rep__14_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.535 r  g87_b7/O
                         net (fo=1, routed)           0.000     1.535    g87_b7_n_0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     1.752 r  driver_i_1269/O
                         net (fo=1, routed)           0.818     2.570    driver_i_1269_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.299     2.869 r  driver_i_477/O
                         net (fo=1, routed)           0.000     2.869    driver_i_477_n_0
    SLICE_X40Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     3.081 r  driver_i_152/O
                         net (fo=1, routed)           1.032     4.112    driver_i_152_n_0
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299     4.411 r  driver_i_39/O
                         net (fo=1, routed)           0.810     5.221    driver_i_39_n_0
    SLICE_X25Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.345 r  driver_i_9/O
                         net (fo=1, routed)           0.000     5.345    driver/in_green[3]
    SLICE_X25Y55         FDRE                                         r  driver/vga_green_outreen_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.482     5.384    driver/pixel_clock
    SLICE_X25Y55         FDRE                                         r  driver/vga_green_outreen_reg_reg[3]/C
                         clock pessimism              0.588     5.972    
                         clock uncertainty           -0.115     5.857    
    SLICE_X25Y55         FDRE (Setup_fdre_C_D)        0.029     5.886    driver/vga_green_outreen_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.886    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[1]_rep__10/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.942ns (35.529%)  route 3.524ns (64.471%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 5.383 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         2.057     4.771    frameIterator_rep[13]_i_1_n_0
    SLICE_X26Y63         FDRE                                         r  frameIterator_reg_rep[1]_rep__10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.481     5.383    sig_pxl_clk
    SLICE_X26Y63         FDRE                                         r  frameIterator_reg_rep[1]_rep__10/C
                         clock pessimism              0.473     5.856    
                         clock uncertainty           -0.115     5.742    
    SLICE_X26Y63         FDRE (Setup_fdre_C_R)       -0.429     5.313    frameIterator_reg_rep[1]_rep__10
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[2]_rep__22/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.942ns (36.176%)  route 3.426ns (63.824%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 5.394 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.959     4.673    frameIterator_rep[13]_i_1_n_0
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[2]_rep__22/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.492     5.394    sig_pxl_clk
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[2]_rep__22/C
                         clock pessimism              0.473     5.867    
                         clock uncertainty           -0.115     5.753    
    SLICE_X12Y59         FDRE (Setup_fdre_C_R)       -0.524     5.229    frameIterator_reg_rep[2]_rep__22
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[4]_rep__24/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.942ns (36.176%)  route 3.426ns (63.824%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 5.394 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.959     4.673    frameIterator_rep[13]_i_1_n_0
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[4]_rep__24/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.492     5.394    sig_pxl_clk
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[4]_rep__24/C
                         clock pessimism              0.473     5.867    
                         clock uncertainty           -0.115     5.753    
    SLICE_X12Y59         FDRE (Setup_fdre_C_R)       -0.524     5.229    frameIterator_reg_rep[4]_rep__24
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[2]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.942ns (35.947%)  route 3.460ns (64.053%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 5.385 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.993     4.707    frameIterator_rep[13]_i_1_n_0
    SLICE_X15Y64         FDRE                                         r  frameIterator_reg_rep[2]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.483     5.385    sig_pxl_clk
    SLICE_X15Y64         FDRE                                         r  frameIterator_reg_rep[2]_rep__7/C
                         clock pessimism              0.473     5.858    
                         clock uncertainty           -0.115     5.744    
    SLICE_X15Y64         FDRE (Setup_fdre_C_R)       -0.429     5.315    frameIterator_reg_rep[2]_rep__7
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[1]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.942ns (36.030%)  route 3.448ns (63.970%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 5.376 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.981     4.695    frameIterator_rep[13]_i_1_n_0
    SLICE_X22Y67         FDRE                                         r  frameIterator_reg_rep[1]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.474     5.376    sig_pxl_clk
    SLICE_X22Y67         FDRE                                         r  frameIterator_reg_rep[1]_rep__7/C
                         clock pessimism              0.473     5.849    
                         clock uncertainty           -0.115     5.735    
    SLICE_X22Y67         FDRE (Setup_fdre_C_R)       -0.429     5.306    frameIterator_reg_rep[1]_rep__7
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[3]_rep__9/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 1.942ns (36.059%)  route 3.444ns (63.941%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 5.376 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.976     4.690    frameIterator_rep[13]_i_1_n_0
    SLICE_X23Y67         FDRE                                         r  frameIterator_reg_rep[3]_rep__9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.474     5.376    sig_pxl_clk
    SLICE_X23Y67         FDRE                                         r  frameIterator_reg_rep[3]_rep__9/C
                         clock pessimism              0.473     5.849    
                         clock uncertainty           -0.115     5.735    
    SLICE_X23Y67         FDRE (Setup_fdre_C_R)       -0.429     5.306    frameIterator_reg_rep[3]_rep__9
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 frameIterator_reg_rep[3]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/vga_green_outreen_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.936ns (33.031%)  route 3.925ns (66.969%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 5.385 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.661    -0.697    sig_pxl_clk
    SLICE_X16Y52         FDRE                                         r  frameIterator_reg_rep[3]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 f  frameIterator_reg_rep[3]_rep__19/Q
                         net (fo=114, routed)         1.712     1.533    frameIterator_reg_rep[3]_rep__19_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124     1.657 r  g78_b4/O
                         net (fo=1, routed)           0.000     1.657    g78_b4_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I0_O)      0.209     1.866 r  driver_i_1951/O
                         net (fo=1, routed)           0.815     2.681    driver_i_1951_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.297     2.978 r  driver_i_1484/O
                         net (fo=1, routed)           0.000     2.978    driver_i_1484_n_0
    SLICE_X6Y50          MUXF7 (Prop_muxf7_I1_O)      0.247     3.225 r  driver_i_558/O
                         net (fo=1, routed)           0.000     3.225    driver_i_558_n_0
    SLICE_X6Y50          MUXF8 (Prop_muxf8_I0_O)      0.098     3.323 r  driver_i_183/O
                         net (fo=1, routed)           0.793     4.116    driver_i_183_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.319     4.435 r  driver_i_47/O
                         net (fo=1, routed)           0.605     5.040    driver_i_47_n_0
    SLICE_X22Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.164 r  driver_i_12/O
                         net (fo=1, routed)           0.000     5.164    driver/in_green[0]
    SLICE_X22Y50         FDRE                                         r  driver/vga_green_outreen_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.483     5.385    driver/pixel_clock
    SLICE_X22Y50         FDRE                                         r  driver/vga_green_outreen_reg_reg[0]/C
                         clock pessimism              0.487     5.872    
                         clock uncertainty           -0.115     5.758    
    SLICE_X22Y50         FDRE (Setup_fdre_C_D)        0.031     5.789    driver/vga_green_outreen_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.789    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 driver/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.558    -0.502    driver/pixel_clock
    SLICE_X28Y31         FDRE                                         r  driver/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  driver/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.283    driver/v_sync_reg
    SLICE_X28Y31         FDRE                                         r  driver/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.824    -0.739    driver/pixel_clock
    SLICE_X28Y31         FDRE                                         r  driver/v_sync_dly_reg_reg/C
                         clock pessimism              0.236    -0.502    
                         clock uncertainty            0.115    -0.388    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.060    -0.328    driver/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 frameIterator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y47         FDRE                                         r  frameIterator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[10]/Q
                         net (fo=2, routed)           0.066    -0.290    frameIterator_reg[10]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.179 r  frameIterator_reg_rep[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.179    frameIterator_reg_rep[12]_i_1_n_6
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[10]/C
                         clock pessimism              0.245    -0.484    
                         clock uncertainty            0.115    -0.370    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134    -0.236    frameIterator_reg_rep[10]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 frameIterator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y45         FDRE                                         r  frameIterator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.291    frameIterator_reg[2]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.180 r  frameIterator_reg_rep[4]_i_1/O[1]
                         net (fo=28, routed)          0.000    -0.180    frameIterator_reg_rep[4]_i_1_n_6
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[2]/C
                         clock pessimism              0.245    -0.485    
                         clock uncertainty            0.115    -0.371    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.130    -0.241    frameIterator_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 frameIterator_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y46         FDRE                                         r  frameIterator_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[6]/Q
                         net (fo=2, routed)           0.066    -0.291    frameIterator_reg[6]
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.180 r  frameIterator_reg_rep[8]_i_1/O[1]
                         net (fo=12, routed)          0.000    -0.180    frameIterator_reg_rep[8]_i_1_n_6
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[6]/C
                         clock pessimism              0.245    -0.485    
                         clock uncertainty            0.115    -0.371    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.130    -0.241    frameIterator_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 frameIterator_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y48         FDRE                                         r  frameIterator_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.236    frameIterator_reg[12]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.127 r  frameIterator_reg_rep[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    frameIterator_reg_rep[12]_i_1_n_4
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[12]/C
                         clock pessimism              0.248    -0.481    
                         clock uncertainty            0.115    -0.367    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134    -0.233    frameIterator_reg_rep[12]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 frameIterator_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y46         FDRE                                         r  frameIterator_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.237    frameIterator_reg[4]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.128 r  frameIterator_reg_rep[4]_i_1/O[3]
                         net (fo=31, routed)          0.000    -0.128    frameIterator_reg_rep[4]_i_1_n_4
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[4]/C
                         clock pessimism              0.248    -0.482    
                         clock uncertainty            0.115    -0.368    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.130    -0.238    frameIterator_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 frameIterator_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y47         FDRE                                         r  frameIterator_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.236    frameIterator_reg[8]
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.127 r  frameIterator_reg_rep[8]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.127    frameIterator_reg_rep[8]_i_1_n_4
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[8]/C
                         clock pessimism              0.248    -0.482    
                         clock uncertainty            0.115    -0.368    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.130    -0.238    frameIterator_reg_rep[8]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 frameIterator_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.251ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y45         FDRE                                         r  frameIterator_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.232    frameIterator_reg[3]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.122 r  frameIterator_reg_rep[4]_i_1/O[2]
                         net (fo=29, routed)          0.000    -0.122    frameIterator_reg_rep[4]_i_1_n_5
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[3]/C
                         clock pessimism              0.245    -0.485    
                         clock uncertainty            0.115    -0.371    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.130    -0.241    frameIterator_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 frameIterator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[0]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.844%)  route 0.229ns (55.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y45         FDRE                                         r  frameIterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 f  frameIterator_reg[0]/Q
                         net (fo=26, routed)          0.229    -0.129    frameIterator_reg[0]
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.084 r  frameIterator_rep[0]_rep_i_1__20/O
                         net (fo=1, routed)           0.000    -0.084    frameIterator_rep[0]_rep_i_1__20_n_0
    SLICE_X16Y44         FDRE                                         r  frameIterator_reg_rep[0]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X16Y44         FDRE                                         r  frameIterator_reg_rep[0]_rep__20/C
                         clock pessimism              0.269    -0.460    
                         clock uncertainty            0.115    -0.346    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.121    -0.225    frameIterator_reg_rep[0]_rep__20
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 frameIterator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.337ns (83.560%)  route 0.066ns (16.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y47         FDRE                                         r  frameIterator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[10]/Q
                         net (fo=2, routed)           0.066    -0.290    frameIterator_reg[10]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.196    -0.094 r  frameIterator_reg_rep[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.094    frameIterator_reg_rep[12]_i_1_n_5
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[11]/C
                         clock pessimism              0.245    -0.484    
                         clock uncertainty            0.115    -0.370    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134    -0.236    frameIterator_reg_rep[11]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 frameIterator_reg_rep[2]_rep__24/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/vga_blue_outlue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.698ns (27.955%)  route 4.376ns (72.045%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 5.404 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.655    -0.703    sig_pxl_clk
    SLICE_X22Y56         FDRE                                         r  frameIterator_reg_rep[2]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  frameIterator_reg_rep[2]_rep__24/Q
                         net (fo=101, routed)         1.697     1.450    frameIterator_reg_rep[2]_rep__24_n_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I1_O)        0.152     1.602 r  g15_b1_1/O
                         net (fo=1, routed)           0.957     2.559    g15_b1_1_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.326     2.885 r  driver_i_1104/O
                         net (fo=1, routed)           0.000     2.885    driver_i_1104_n_0
    SLICE_X17Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     3.102 r  driver_i_401/O
                         net (fo=1, routed)           0.451     3.553    driver_i_401_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I3_O)        0.299     3.852 r  driver_i_125/O
                         net (fo=1, routed)           0.829     4.681    driver_i_125_n_0
    SLICE_X14Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.805 r  driver_i_32/O
                         net (fo=1, routed)           0.442     5.247    driver_i_32_n_0
    SLICE_X17Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.371 r  driver_i_7/O
                         net (fo=1, routed)           0.000     5.371    driver/in_blue[1]
    SLICE_X17Y40         FDRE                                         r  driver/vga_blue_outlue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.501     5.404    driver/pixel_clock
    SLICE_X17Y40         FDRE                                         r  driver/vga_blue_outlue_reg_reg[1]/C
                         clock pessimism              0.473     5.877    
                         clock uncertainty           -0.115     5.762    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.029     5.791    driver/vga_blue_outlue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.791    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[4]_rep__8/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.942ns (36.127%)  route 3.433ns (63.873%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 5.384 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.966     4.680    frameIterator_rep[13]_i_1_n_0
    SLICE_X16Y63         FDRE                                         r  frameIterator_reg_rep[4]_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.482     5.384    sig_pxl_clk
    SLICE_X16Y63         FDRE                                         r  frameIterator_reg_rep[4]_rep__8/C
                         clock pessimism              0.473     5.857    
                         clock uncertainty           -0.115     5.743    
    SLICE_X16Y63         FDRE (Setup_fdre_C_R)       -0.524     5.219    frameIterator_reg_rep[4]_rep__8
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 frameIterator_reg_rep[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/vga_green_outreen_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 1.793ns (29.668%)  route 4.251ns (70.332%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 5.384 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660    -0.698    sig_pxl_clk
    SLICE_X30Y54         FDRE                                         r  frameIterator_reg_rep[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.180 r  frameIterator_reg_rep[0]_rep__14/Q
                         net (fo=92, routed)          1.591     1.411    frameIterator_reg_rep[0]_rep__14_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.535 r  g87_b7/O
                         net (fo=1, routed)           0.000     1.535    g87_b7_n_0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     1.752 r  driver_i_1269/O
                         net (fo=1, routed)           0.818     2.570    driver_i_1269_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.299     2.869 r  driver_i_477/O
                         net (fo=1, routed)           0.000     2.869    driver_i_477_n_0
    SLICE_X40Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     3.081 r  driver_i_152/O
                         net (fo=1, routed)           1.032     4.112    driver_i_152_n_0
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299     4.411 r  driver_i_39/O
                         net (fo=1, routed)           0.810     5.221    driver_i_39_n_0
    SLICE_X25Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.345 r  driver_i_9/O
                         net (fo=1, routed)           0.000     5.345    driver/in_green[3]
    SLICE_X25Y55         FDRE                                         r  driver/vga_green_outreen_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.482     5.384    driver/pixel_clock
    SLICE_X25Y55         FDRE                                         r  driver/vga_green_outreen_reg_reg[3]/C
                         clock pessimism              0.588     5.972    
                         clock uncertainty           -0.115     5.857    
    SLICE_X25Y55         FDRE (Setup_fdre_C_D)        0.029     5.886    driver/vga_green_outreen_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.886    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[1]_rep__10/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.942ns (35.529%)  route 3.524ns (64.471%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 5.383 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         2.057     4.771    frameIterator_rep[13]_i_1_n_0
    SLICE_X26Y63         FDRE                                         r  frameIterator_reg_rep[1]_rep__10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.481     5.383    sig_pxl_clk
    SLICE_X26Y63         FDRE                                         r  frameIterator_reg_rep[1]_rep__10/C
                         clock pessimism              0.473     5.856    
                         clock uncertainty           -0.115     5.742    
    SLICE_X26Y63         FDRE (Setup_fdre_C_R)       -0.429     5.313    frameIterator_reg_rep[1]_rep__10
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[2]_rep__22/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.942ns (36.176%)  route 3.426ns (63.824%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 5.394 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.959     4.673    frameIterator_rep[13]_i_1_n_0
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[2]_rep__22/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.492     5.394    sig_pxl_clk
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[2]_rep__22/C
                         clock pessimism              0.473     5.867    
                         clock uncertainty           -0.115     5.753    
    SLICE_X12Y59         FDRE (Setup_fdre_C_R)       -0.524     5.229    frameIterator_reg_rep[2]_rep__22
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[4]_rep__24/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.942ns (36.176%)  route 3.426ns (63.824%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 5.394 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.959     4.673    frameIterator_rep[13]_i_1_n_0
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[4]_rep__24/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.492     5.394    sig_pxl_clk
    SLICE_X12Y59         FDRE                                         r  frameIterator_reg_rep[4]_rep__24/C
                         clock pessimism              0.473     5.867    
                         clock uncertainty           -0.115     5.753    
    SLICE_X12Y59         FDRE (Setup_fdre_C_R)       -0.524     5.229    frameIterator_reg_rep[4]_rep__24
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[2]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.942ns (35.947%)  route 3.460ns (64.053%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 5.385 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.993     4.707    frameIterator_rep[13]_i_1_n_0
    SLICE_X15Y64         FDRE                                         r  frameIterator_reg_rep[2]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.483     5.385    sig_pxl_clk
    SLICE_X15Y64         FDRE                                         r  frameIterator_reg_rep[2]_rep__7/C
                         clock pessimism              0.473     5.858    
                         clock uncertainty           -0.115     5.744    
    SLICE_X15Y64         FDRE (Setup_fdre_C_R)       -0.429     5.315    frameIterator_reg_rep[2]_rep__7
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[1]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.942ns (36.030%)  route 3.448ns (63.970%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 5.376 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.981     4.695    frameIterator_rep[13]_i_1_n_0
    SLICE_X22Y67         FDRE                                         r  frameIterator_reg_rep[1]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.474     5.376    sig_pxl_clk
    SLICE_X22Y67         FDRE                                         r  frameIterator_reg_rep[1]_rep__7/C
                         clock pessimism              0.473     5.849    
                         clock uncertainty           -0.115     5.735    
    SLICE_X22Y67         FDRE (Setup_fdre_C_R)       -0.429     5.306    frameIterator_reg_rep[1]_rep__7
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 driver/sig_v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[3]_rep__9/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 1.942ns (36.059%)  route 3.444ns (63.941%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 5.376 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.663    -0.695    driver/pixel_clock
    SLICE_X28Y28         FDRE                                         r  driver/sig_v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.177 r  driver/sig_v_cntr_reg_reg[3]/Q
                         net (fo=8, routed)           0.800     0.622    driver/v_cntr_reg[3]
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.746 r  driver/refreshPixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.746    driver/refreshPixel_INST_0_i_17_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.278 r  driver/refreshPixel_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.278    driver/refreshPixel_INST_0_i_9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.549 r  driver/refreshPixel_INST_0_i_2/CO[0]
                         net (fo=2, routed)           0.327     1.877    driver/ltOp3_in
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.373     2.250 r  driver/refreshPixel_INST_0/O
                         net (fo=3, routed)           0.340     2.590    sig_refreshPixel
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.714 r  frameIterator_rep[13]_i_1/O
                         net (fo=207, routed)         1.976     4.690    frameIterator_rep[13]_i_1_n_0
    SLICE_X23Y67         FDRE                                         r  frameIterator_reg_rep[3]_rep__9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.474     5.376    sig_pxl_clk
    SLICE_X23Y67         FDRE                                         r  frameIterator_reg_rep[3]_rep__9/C
                         clock pessimism              0.473     5.849    
                         clock uncertainty           -0.115     5.735    
    SLICE_X23Y67         FDRE (Setup_fdre_C_R)       -0.429     5.306    frameIterator_reg_rep[3]_rep__9
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 frameIterator_reg_rep[3]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/vga_green_outreen_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.936ns (33.031%)  route 3.925ns (66.969%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 5.385 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.661    -0.697    sig_pxl_clk
    SLICE_X16Y52         FDRE                                         r  frameIterator_reg_rep[3]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.179 f  frameIterator_reg_rep[3]_rep__19/Q
                         net (fo=114, routed)         1.712     1.533    frameIterator_reg_rep[3]_rep__19_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124     1.657 r  g78_b4/O
                         net (fo=1, routed)           0.000     1.657    g78_b4_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I0_O)      0.209     1.866 r  driver_i_1951/O
                         net (fo=1, routed)           0.815     2.681    driver_i_1951_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.297     2.978 r  driver_i_1484/O
                         net (fo=1, routed)           0.000     2.978    driver_i_1484_n_0
    SLICE_X6Y50          MUXF7 (Prop_muxf7_I1_O)      0.247     3.225 r  driver_i_558/O
                         net (fo=1, routed)           0.000     3.225    driver_i_558_n_0
    SLICE_X6Y50          MUXF8 (Prop_muxf8_I0_O)      0.098     3.323 r  driver_i_183/O
                         net (fo=1, routed)           0.793     4.116    driver_i_183_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.319     4.435 r  driver_i_47/O
                         net (fo=1, routed)           0.605     5.040    driver_i_47_n_0
    SLICE_X22Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.164 r  driver_i_12/O
                         net (fo=1, routed)           0.000     5.164    driver/in_green[0]
    SLICE_X22Y50         FDRE                                         r  driver/vga_green_outreen_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.483     5.385    driver/pixel_clock
    SLICE_X22Y50         FDRE                                         r  driver/vga_green_outreen_reg_reg[0]/C
                         clock pessimism              0.487     5.872    
                         clock uncertainty           -0.115     5.758    
    SLICE_X22Y50         FDRE (Setup_fdre_C_D)        0.031     5.789    driver/vga_green_outreen_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.789    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 driver/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            driver/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.558    -0.502    driver/pixel_clock
    SLICE_X28Y31         FDRE                                         r  driver/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  driver/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.283    driver/v_sync_reg
    SLICE_X28Y31         FDRE                                         r  driver/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.824    -0.739    driver/pixel_clock
    SLICE_X28Y31         FDRE                                         r  driver/v_sync_dly_reg_reg/C
                         clock pessimism              0.236    -0.502    
                         clock uncertainty            0.115    -0.388    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.060    -0.328    driver/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 frameIterator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y47         FDRE                                         r  frameIterator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[10]/Q
                         net (fo=2, routed)           0.066    -0.290    frameIterator_reg[10]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.179 r  frameIterator_reg_rep[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.179    frameIterator_reg_rep[12]_i_1_n_6
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[10]/C
                         clock pessimism              0.245    -0.484    
                         clock uncertainty            0.115    -0.370    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134    -0.236    frameIterator_reg_rep[10]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 frameIterator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y45         FDRE                                         r  frameIterator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.291    frameIterator_reg[2]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.180 r  frameIterator_reg_rep[4]_i_1/O[1]
                         net (fo=28, routed)          0.000    -0.180    frameIterator_reg_rep[4]_i_1_n_6
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[2]/C
                         clock pessimism              0.245    -0.485    
                         clock uncertainty            0.115    -0.371    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.130    -0.241    frameIterator_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 frameIterator_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y46         FDRE                                         r  frameIterator_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[6]/Q
                         net (fo=2, routed)           0.066    -0.291    frameIterator_reg[6]
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.180 r  frameIterator_reg_rep[8]_i_1/O[1]
                         net (fo=12, routed)          0.000    -0.180    frameIterator_reg_rep[8]_i_1_n_6
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[6]/C
                         clock pessimism              0.245    -0.485    
                         clock uncertainty            0.115    -0.371    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.130    -0.241    frameIterator_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 frameIterator_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y48         FDRE                                         r  frameIterator_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.236    frameIterator_reg[12]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.127 r  frameIterator_reg_rep[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    frameIterator_reg_rep[12]_i_1_n_4
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[12]/C
                         clock pessimism              0.248    -0.481    
                         clock uncertainty            0.115    -0.367    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134    -0.233    frameIterator_reg_rep[12]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 frameIterator_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y46         FDRE                                         r  frameIterator_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.237    frameIterator_reg[4]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.128 r  frameIterator_reg_rep[4]_i_1/O[3]
                         net (fo=31, routed)          0.000    -0.128    frameIterator_reg_rep[4]_i_1_n_4
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[4]/C
                         clock pessimism              0.248    -0.482    
                         clock uncertainty            0.115    -0.368    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.130    -0.238    frameIterator_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 frameIterator_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y47         FDRE                                         r  frameIterator_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.236    frameIterator_reg[8]
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.127 r  frameIterator_reg_rep[8]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.127    frameIterator_reg_rep[8]_i_1_n_4
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y46         FDRE                                         r  frameIterator_reg_rep[8]/C
                         clock pessimism              0.248    -0.482    
                         clock uncertainty            0.115    -0.368    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.130    -0.238    frameIterator_reg_rep[8]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 frameIterator_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.251ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y45         FDRE                                         r  frameIterator_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  frameIterator_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.232    frameIterator_reg[3]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.122 r  frameIterator_reg_rep[4]_i_1/O[2]
                         net (fo=29, routed)          0.000    -0.122    frameIterator_reg_rep[4]_i_1_n_5
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.832    -0.731    sig_pxl_clk
    SLICE_X20Y45         FDRE                                         r  frameIterator_reg_rep[3]/C
                         clock pessimism              0.245    -0.485    
                         clock uncertainty            0.115    -0.371    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.130    -0.241    frameIterator_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 frameIterator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[0]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.844%)  route 0.229ns (55.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.498    sig_pxl_clk
    SLICE_X21Y45         FDRE                                         r  frameIterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 f  frameIterator_reg[0]/Q
                         net (fo=26, routed)          0.229    -0.129    frameIterator_reg[0]
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.084 r  frameIterator_rep[0]_rep_i_1__20/O
                         net (fo=1, routed)           0.000    -0.084    frameIterator_rep[0]_rep_i_1__20_n_0
    SLICE_X16Y44         FDRE                                         r  frameIterator_reg_rep[0]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X16Y44         FDRE                                         r  frameIterator_reg_rep[0]_rep__20/C
                         clock pessimism              0.269    -0.460    
                         clock uncertainty            0.115    -0.346    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.121    -0.225    frameIterator_reg_rep[0]_rep__20
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 frameIterator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frameIterator_reg_rep[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.337ns (83.560%)  route 0.066ns (16.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.563    -0.497    sig_pxl_clk
    SLICE_X21Y47         FDRE                                         r  frameIterator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  frameIterator_reg[10]/Q
                         net (fo=2, routed)           0.066    -0.290    frameIterator_reg[10]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.196    -0.094 r  frameIterator_reg_rep[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.094    frameIterator_reg_rep[12]_i_1_n_5
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    driver/clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  driver/clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    driver/clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  driver/clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    driver/clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  driver/clk_div_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.730    sig_pxl_clk
    SLICE_X20Y47         FDRE                                         r  frameIterator_reg_rep[11]/C
                         clock pessimism              0.245    -0.484    
                         clock uncertainty            0.115    -0.370    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134    -0.236    frameIterator_reg_rep[11]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.141    





