{
  "module_name": "qcom,spmi-vadc.h",
  "hash_id": "ea194ce86ec31402c249ed59a9b91f2b775675797dbc8603cd440c9e192a3783",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/iio/qcom,spmi-vadc.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_QCOM_SPMI_VADC_H\n#define _DT_BINDINGS_QCOM_SPMI_VADC_H\n\n \n#define VADC_USBIN\t\t\t\t0x00\n#define VADC_DCIN\t\t\t\t0x01\n#define VADC_VCHG_SNS\t\t\t\t0x02\n#define VADC_SPARE1_03\t\t\t\t0x03\n#define VADC_USB_ID_MV\t\t\t\t0x04\n#define VADC_VCOIN\t\t\t\t0x05\n#define VADC_VBAT_SNS\t\t\t\t0x06\n#define VADC_VSYS\t\t\t\t0x07\n#define VADC_DIE_TEMP\t\t\t\t0x08\n#define VADC_REF_625MV\t\t\t\t0x09\n#define VADC_REF_1250MV\t\t\t\t0x0a\n#define VADC_CHG_TEMP\t\t\t\t0x0b\n#define VADC_SPARE1\t\t\t\t0x0c\n#define VADC_SPARE2\t\t\t\t0x0d\n#define VADC_GND_REF\t\t\t\t0x0e\n#define VADC_VDD_VADC\t\t\t\t0x0f\n\n#define VADC_P_MUX1_1_1\t\t\t\t0x10\n#define VADC_P_MUX2_1_1\t\t\t\t0x11\n#define VADC_P_MUX3_1_1\t\t\t\t0x12\n#define VADC_P_MUX4_1_1\t\t\t\t0x13\n#define VADC_P_MUX5_1_1\t\t\t\t0x14\n#define VADC_P_MUX6_1_1\t\t\t\t0x15\n#define VADC_P_MUX7_1_1\t\t\t\t0x16\n#define VADC_P_MUX8_1_1\t\t\t\t0x17\n#define VADC_P_MUX9_1_1\t\t\t\t0x18\n#define VADC_P_MUX10_1_1\t\t\t0x19\n#define VADC_P_MUX11_1_1\t\t\t0x1a\n#define VADC_P_MUX12_1_1\t\t\t0x1b\n#define VADC_P_MUX13_1_1\t\t\t0x1c\n#define VADC_P_MUX14_1_1\t\t\t0x1d\n#define VADC_P_MUX15_1_1\t\t\t0x1e\n#define VADC_P_MUX16_1_1\t\t\t0x1f\n\n#define VADC_P_MUX1_1_3\t\t\t\t0x20\n#define VADC_P_MUX2_1_3\t\t\t\t0x21\n#define VADC_P_MUX3_1_3\t\t\t\t0x22\n#define VADC_P_MUX4_1_3\t\t\t\t0x23\n#define VADC_P_MUX5_1_3\t\t\t\t0x24\n#define VADC_P_MUX6_1_3\t\t\t\t0x25\n#define VADC_P_MUX7_1_3\t\t\t\t0x26\n#define VADC_P_MUX8_1_3\t\t\t\t0x27\n#define VADC_P_MUX9_1_3\t\t\t\t0x28\n#define VADC_P_MUX10_1_3\t\t\t0x29\n#define VADC_P_MUX11_1_3\t\t\t0x2a\n#define VADC_P_MUX12_1_3\t\t\t0x2b\n#define VADC_P_MUX13_1_3\t\t\t0x2c\n#define VADC_P_MUX14_1_3\t\t\t0x2d\n#define VADC_P_MUX15_1_3\t\t\t0x2e\n#define VADC_P_MUX16_1_3\t\t\t0x2f\n\n#define VADC_LR_MUX1_BAT_THERM\t\t\t0x30\n#define VADC_LR_MUX2_BAT_ID\t\t\t0x31\n#define VADC_LR_MUX3_XO_THERM\t\t\t0x32\n#define VADC_LR_MUX4_AMUX_THM1\t\t\t0x33\n#define VADC_LR_MUX5_AMUX_THM2\t\t\t0x34\n#define VADC_LR_MUX6_AMUX_THM3\t\t\t0x35\n#define VADC_LR_MUX7_HW_ID\t\t\t0x36\n#define VADC_LR_MUX8_AMUX_THM4\t\t\t0x37\n#define VADC_LR_MUX9_AMUX_THM5\t\t\t0x38\n#define VADC_LR_MUX10_USB_ID\t\t\t0x39\n#define VADC_AMUX_PU1\t\t\t\t0x3a\n#define VADC_AMUX_PU2\t\t\t\t0x3b\n#define VADC_LR_MUX3_BUF_XO_THERM\t\t0x3c\n\n#define VADC_LR_MUX1_PU1_BAT_THERM\t\t0x70\n#define VADC_LR_MUX2_PU1_BAT_ID\t\t\t0x71\n#define VADC_LR_MUX3_PU1_XO_THERM\t\t0x72\n#define VADC_LR_MUX4_PU1_AMUX_THM1\t\t0x73\n#define VADC_LR_MUX5_PU1_AMUX_THM2\t\t0x74\n#define VADC_LR_MUX6_PU1_AMUX_THM3\t\t0x75\n#define VADC_LR_MUX7_PU1_AMUX_HW_ID\t\t0x76\n#define VADC_LR_MUX8_PU1_AMUX_THM4\t\t0x77\n#define VADC_LR_MUX9_PU1_AMUX_THM5\t\t0x78\n#define VADC_LR_MUX10_PU1_AMUX_USB_ID\t\t0x79\n#define VADC_LR_MUX3_BUF_PU1_XO_THERM\t\t0x7c\n\n#define VADC_LR_MUX1_PU2_BAT_THERM\t\t0xb0\n#define VADC_LR_MUX2_PU2_BAT_ID\t\t\t0xb1\n#define VADC_LR_MUX3_PU2_XO_THERM\t\t0xb2\n#define VADC_LR_MUX4_PU2_AMUX_THM1\t\t0xb3\n#define VADC_LR_MUX5_PU2_AMUX_THM2\t\t0xb4\n#define VADC_LR_MUX6_PU2_AMUX_THM3\t\t0xb5\n#define VADC_LR_MUX7_PU2_AMUX_HW_ID\t\t0xb6\n#define VADC_LR_MUX8_PU2_AMUX_THM4\t\t0xb7\n#define VADC_LR_MUX9_PU2_AMUX_THM5\t\t0xb8\n#define VADC_LR_MUX10_PU2_AMUX_USB_ID\t\t0xb9\n#define VADC_LR_MUX3_BUF_PU2_XO_THERM\t\t0xbc\n\n#define VADC_LR_MUX1_PU1_PU2_BAT_THERM\t\t0xf0\n#define VADC_LR_MUX2_PU1_PU2_BAT_ID\t\t0xf1\n#define VADC_LR_MUX3_PU1_PU2_XO_THERM\t\t0xf2\n#define VADC_LR_MUX4_PU1_PU2_AMUX_THM1\t\t0xf3\n#define VADC_LR_MUX5_PU1_PU2_AMUX_THM2\t\t0xf4\n#define VADC_LR_MUX6_PU1_PU2_AMUX_THM3\t\t0xf5\n#define VADC_LR_MUX7_PU1_PU2_AMUX_HW_ID\t\t0xf6\n#define VADC_LR_MUX8_PU1_PU2_AMUX_THM4\t\t0xf7\n#define VADC_LR_MUX9_PU1_PU2_AMUX_THM5\t\t0xf8\n#define VADC_LR_MUX10_PU1_PU2_AMUX_USB_ID\t0xf9\n#define VADC_LR_MUX3_BUF_PU1_PU2_XO_THERM\t0xfc\n\n \n\n#define ADC5_REF_GND\t\t\t\t0x00\n#define ADC5_1P25VREF\t\t\t\t0x01\n#define ADC5_VREF_VADC\t\t\t\t0x02\n#define ADC5_VREF_VADC5_DIV_3\t\t\t0x82\n#define ADC5_VPH_PWR\t\t\t\t0x83\n#define ADC5_VBAT_SNS\t\t\t\t0x84\n#define ADC5_VCOIN\t\t\t\t0x85\n#define ADC5_DIE_TEMP\t\t\t\t0x06\n#define ADC5_USB_IN_I\t\t\t\t0x07\n#define ADC5_USB_IN_V_16\t\t\t0x08\n#define ADC5_CHG_TEMP\t\t\t\t0x09\n#define ADC5_BAT_THERM\t\t\t\t0x0a\n#define ADC5_BAT_ID\t\t\t\t0x0b\n#define ADC5_XO_THERM\t\t\t\t0x0c\n#define ADC5_AMUX_THM1\t\t\t\t0x0d\n#define ADC5_AMUX_THM2\t\t\t\t0x0e\n#define ADC5_AMUX_THM3\t\t\t\t0x0f\n#define ADC5_AMUX_THM4\t\t\t\t0x10\n#define ADC5_AMUX_THM5\t\t\t\t0x11\n#define ADC5_GPIO1\t\t\t\t0x12\n#define ADC5_GPIO2\t\t\t\t0x13\n#define ADC5_GPIO3\t\t\t\t0x14\n#define ADC5_GPIO4\t\t\t\t0x15\n#define ADC5_GPIO5\t\t\t\t0x16\n#define ADC5_GPIO6\t\t\t\t0x17\n#define ADC5_GPIO7\t\t\t\t0x18\n#define ADC5_SBUx\t\t\t\t0x99\n#define ADC5_MID_CHG_DIV6\t\t\t0x1e\n#define ADC5_OFF\t\t\t\t0xff\n\n \n#define ADC5_BAT_THERM_30K_PU\t\t\t0x2a\n#define ADC5_BAT_ID_30K_PU\t\t\t0x2b\n#define ADC5_XO_THERM_30K_PU\t\t\t0x2c\n#define ADC5_AMUX_THM1_30K_PU\t\t\t0x2d\n#define ADC5_AMUX_THM2_30K_PU\t\t\t0x2e\n#define ADC5_AMUX_THM3_30K_PU\t\t\t0x2f\n#define ADC5_AMUX_THM4_30K_PU\t\t\t0x30\n#define ADC5_AMUX_THM5_30K_PU\t\t\t0x31\n#define ADC5_GPIO1_30K_PU\t\t\t0x32\n#define ADC5_GPIO2_30K_PU\t\t\t0x33\n#define ADC5_GPIO3_30K_PU\t\t\t0x34\n#define ADC5_GPIO4_30K_PU\t\t\t0x35\n#define ADC5_GPIO5_30K_PU\t\t\t0x36\n#define ADC5_GPIO6_30K_PU\t\t\t0x37\n#define ADC5_GPIO7_30K_PU\t\t\t0x38\n#define ADC5_SBUx_30K_PU\t\t\t0x39\n\n \n#define ADC5_BAT_THERM_100K_PU\t\t\t0x4a\n#define ADC5_BAT_ID_100K_PU\t\t\t0x4b\n#define ADC5_XO_THERM_100K_PU\t\t\t0x4c\n#define ADC5_AMUX_THM1_100K_PU\t\t\t0x4d\n#define ADC5_AMUX_THM2_100K_PU\t\t\t0x4e\n#define ADC5_AMUX_THM3_100K_PU\t\t\t0x4f\n#define ADC5_AMUX_THM4_100K_PU\t\t\t0x50\n#define ADC5_AMUX_THM5_100K_PU\t\t\t0x51\n#define ADC5_GPIO1_100K_PU\t\t\t0x52\n#define ADC5_GPIO2_100K_PU\t\t\t0x53\n#define ADC5_GPIO3_100K_PU\t\t\t0x54\n#define ADC5_GPIO4_100K_PU\t\t\t0x55\n#define ADC5_GPIO5_100K_PU\t\t\t0x56\n#define ADC5_GPIO6_100K_PU\t\t\t0x57\n#define ADC5_GPIO7_100K_PU\t\t\t0x58\n#define ADC5_SBUx_100K_PU\t\t\t0x59\n\n \n#define ADC5_BAT_THERM_400K_PU\t\t\t0x6a\n#define ADC5_BAT_ID_400K_PU\t\t\t0x6b\n#define ADC5_XO_THERM_400K_PU\t\t\t0x6c\n#define ADC5_AMUX_THM1_400K_PU\t\t\t0x6d\n#define ADC5_AMUX_THM2_400K_PU\t\t\t0x6e\n#define ADC5_AMUX_THM3_400K_PU\t\t\t0x6f\n#define ADC5_AMUX_THM4_400K_PU\t\t\t0x70\n#define ADC5_AMUX_THM5_400K_PU\t\t\t0x71\n#define ADC5_GPIO1_400K_PU\t\t\t0x72\n#define ADC5_GPIO2_400K_PU\t\t\t0x73\n#define ADC5_GPIO3_400K_PU\t\t\t0x74\n#define ADC5_GPIO4_400K_PU\t\t\t0x75\n#define ADC5_GPIO5_400K_PU\t\t\t0x76\n#define ADC5_GPIO6_400K_PU\t\t\t0x77\n#define ADC5_GPIO7_400K_PU\t\t\t0x78\n#define ADC5_SBUx_400K_PU\t\t\t0x79\n\n \n#define ADC5_GPIO1_DIV3\t\t\t\t0x92\n#define ADC5_GPIO2_DIV3\t\t\t\t0x93\n#define ADC5_GPIO3_DIV3\t\t\t\t0x94\n#define ADC5_GPIO4_DIV3\t\t\t\t0x95\n#define ADC5_GPIO5_DIV3\t\t\t\t0x96\n#define ADC5_GPIO6_DIV3\t\t\t\t0x97\n#define ADC5_GPIO7_DIV3\t\t\t\t0x98\n#define ADC5_SBUx_DIV3\t\t\t\t0x99\n\n \n#define ADC5_INT_EXT_ISENSE\t\t\t0xa1\n#define ADC5_PARALLEL_ISENSE\t\t\t0xa5\n#define ADC5_CUR_REPLICA_VDS\t\t\t0xa7\n#define ADC5_CUR_SENS_BATFET_VDS_OFFSET\t\t0xa9\n#define ADC5_CUR_SENS_REPLICA_VDS_OFFSET\t0xab\n#define ADC5_EXT_SENS_OFFSET\t\t\t0xad\n\n#define ADC5_INT_EXT_ISENSE_VBAT_VDATA\t\t0xb0\n#define ADC5_INT_EXT_ISENSE_VBAT_IDATA\t\t0xb1\n#define ADC5_EXT_ISENSE_VBAT_VDATA\t\t0xb2\n#define ADC5_EXT_ISENSE_VBAT_IDATA\t\t0xb3\n#define ADC5_PARALLEL_ISENSE_VBAT_VDATA\t\t0xb4\n#define ADC5_PARALLEL_ISENSE_VBAT_IDATA\t\t0xb5\n\n#define ADC5_MAX_CHANNEL\t\t\t0xc0\n\n \n\n#define ADC7_REF_GND\t\t\t\t0x00\n#define ADC7_1P25VREF\t\t\t\t0x01\n#define ADC7_VREF_VADC\t\t\t\t0x02\n#define ADC7_DIE_TEMP\t\t\t\t0x03\n\n#define ADC7_AMUX_THM1\t\t\t\t0x04\n#define ADC7_AMUX_THM2\t\t\t\t0x05\n#define ADC7_AMUX_THM3\t\t\t\t0x06\n#define ADC7_AMUX_THM4\t\t\t\t0x07\n#define ADC7_AMUX_THM5\t\t\t\t0x08\n#define ADC7_AMUX_THM6\t\t\t\t0x09\n#define ADC7_GPIO1\t\t\t\t0x0a\n#define ADC7_GPIO2\t\t\t\t0x0b\n#define ADC7_GPIO3\t\t\t\t0x0c\n#define ADC7_GPIO4\t\t\t\t0x0d\n\n#define ADC7_CHG_TEMP\t\t\t\t0x10\n#define ADC7_USB_IN_V_16\t\t\t0x11\n#define ADC7_VDC_16\t\t\t\t0x12\n#define ADC7_CC1_ID\t\t\t\t0x13\n#define ADC7_VREF_BAT_THERM\t\t\t0x15\n#define ADC7_IIN_FB\t\t\t\t0x17\n\n \n#define ADC7_AMUX_THM1_30K_PU\t\t\t0x24\n#define ADC7_AMUX_THM2_30K_PU\t\t\t0x25\n#define ADC7_AMUX_THM3_30K_PU\t\t\t0x26\n#define ADC7_AMUX_THM4_30K_PU\t\t\t0x27\n#define ADC7_AMUX_THM5_30K_PU\t\t\t0x28\n#define ADC7_AMUX_THM6_30K_PU\t\t\t0x29\n#define ADC7_GPIO1_30K_PU\t\t\t0x2a\n#define ADC7_GPIO2_30K_PU\t\t\t0x2b\n#define ADC7_GPIO3_30K_PU\t\t\t0x2c\n#define ADC7_GPIO4_30K_PU\t\t\t0x2d\n#define ADC7_CC1_ID_30K_PU\t\t\t0x33\n\n \n#define ADC7_AMUX_THM1_100K_PU\t\t\t0x44\n#define ADC7_AMUX_THM2_100K_PU\t\t\t0x45\n#define ADC7_AMUX_THM3_100K_PU\t\t\t0x46\n#define ADC7_AMUX_THM4_100K_PU\t\t\t0x47\n#define ADC7_AMUX_THM5_100K_PU\t\t\t0x48\n#define ADC7_AMUX_THM6_100K_PU\t\t\t0x49\n#define ADC7_GPIO1_100K_PU\t\t\t0x4a\n#define ADC7_GPIO2_100K_PU\t\t\t0x4b\n#define ADC7_GPIO3_100K_PU\t\t\t0x4c\n#define ADC7_GPIO4_100K_PU\t\t\t0x4d\n#define ADC7_CC1_ID_100K_PU\t\t\t0x53\n\n \n#define ADC7_AMUX_THM1_400K_PU\t\t\t0x64\n#define ADC7_AMUX_THM2_400K_PU\t\t\t0x65\n#define ADC7_AMUX_THM3_400K_PU\t\t\t0x66\n#define ADC7_AMUX_THM4_400K_PU\t\t\t0x67\n#define ADC7_AMUX_THM5_400K_PU\t\t\t0x68\n#define ADC7_AMUX_THM6_400K_PU\t\t\t0x69\n#define ADC7_GPIO1_400K_PU\t\t\t0x6a\n#define ADC7_GPIO2_400K_PU\t\t\t0x6b\n#define ADC7_GPIO3_400K_PU\t\t\t0x6c\n#define ADC7_GPIO4_400K_PU\t\t\t0x6d\n#define ADC7_CC1_ID_400K_PU\t\t\t0x73\n\n \n#define ADC7_GPIO1_DIV3\t\t\t\t0x8a\n#define ADC7_GPIO2_DIV3\t\t\t\t0x8b\n#define ADC7_GPIO3_DIV3\t\t\t\t0x8c\n#define ADC7_GPIO4_DIV3\t\t\t\t0x8d\n\n#define ADC7_VPH_PWR\t\t\t\t0x8e\n#define ADC7_VBAT_SNS\t\t\t\t0x8f\n\n#define ADC7_SBUx\t\t\t\t0x94\n#define ADC7_VBAT_2S_MID\t\t\t0x96\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}