Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:19:41 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : sha1
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 1.440ns (42.019%)  route 1.987ns (57.981%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 5.278 - 3.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.653ns (routing 0.624ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.570ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y54         net (fo=905, routed)         1.653     2.672    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_FDRE_C_Q)         0.156     2.828    A_reg[4]/Q
    SLICE_X45Y54         net (fo=9, unset)            0.410     3.238    p_0_in1_in[9]
    SLICE_X45Y54         LUT3 (Prop_LUT3_I0_O)        0.035     3.273    A[23]_i_42/O
    SLICE_X44Y54         net (fo=1, unset)            0.243     3.516    n_0_A[23]_i_42
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     3.833    A_reg[23]_i_35/CO[7]
    SLICE_X44Y55         net (fo=1, unset)            0.000     3.833    n_0_A_reg[23]_i_35
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     4.015    A_reg[31]_i_34/O[7]
    SLICE_X43Y57         net (fo=3, unset)            0.482     4.497    n_8_A_reg[31]_i_34
    SLICE_X43Y57         LUT3 (Prop_LUT3_I1_O)        0.078     4.575    A[31]_i_10/O
    SLICE_X43Y56         net (fo=1, unset)            0.354     4.929    n_0_A[31]_i_10
    SLICE_X43Y56         CARRY8 (Prop_CARRY8_DI[0]_O[4])
                                                      0.264     5.193    A_reg[31]_i_2/O[4]
    SLICE_X42Y57         net (fo=3, unset)            0.301     5.494    n_11_A_reg[31]_i_2
    SLICE_X42Y57         LUT2 (Prop_LUT2_I0_O)        0.079     5.573    A[31]_i_22/O
    SLICE_X42Y57         net (fo=1, routed)           0.000     5.573    n_0_A[31]_i_22
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.246     5.819    A_reg[31]_i_3/O[6]
    SLICE_X41Y57         net (fo=1, unset)            0.197     6.016    data2[30]
    SLICE_X41Y57         LUT6 (Prop_LUT6_I1_O)        0.083     6.099    A[30]_i_1/O
    SLICE_X41Y57         net (fo=1, routed)           0.000     6.099    n_0_A[30]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.448     5.278    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.560    
                         clock uncertainty           -0.035     5.525    
    SLICE_X41Y57         FDRE (Setup_FDRE_C_D)        0.059     5.584    A_reg[30]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                 -0.515    

Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.334ns (39.029%)  route 2.084ns (60.971%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 5.278 - 3.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.653ns (routing 0.624ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.570ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y54         net (fo=905, routed)         1.653     2.672    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_FDRE_C_Q)         0.156     2.828    A_reg[4]/Q
    SLICE_X45Y54         net (fo=9, unset)            0.410     3.238    p_0_in1_in[9]
    SLICE_X45Y54         LUT3 (Prop_LUT3_I0_O)        0.035     3.273    A[23]_i_42/O
    SLICE_X44Y54         net (fo=1, unset)            0.243     3.516    n_0_A[23]_i_42
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     3.833    A_reg[23]_i_35/CO[7]
    SLICE_X44Y55         net (fo=1, unset)            0.000     3.833    n_0_A_reg[23]_i_35
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     4.015    A_reg[31]_i_34/O[7]
    SLICE_X43Y57         net (fo=3, unset)            0.482     4.497    n_8_A_reg[31]_i_34
    SLICE_X43Y57         LUT3 (Prop_LUT3_I1_O)        0.078     4.575    A[31]_i_10/O
    SLICE_X43Y56         net (fo=1, unset)            0.354     4.929    n_0_A[31]_i_10
    SLICE_X43Y56         CARRY8 (Prop_CARRY8_DI[0]_O[1])
                                                      0.165     5.094    A_reg[31]_i_2/O[1]
    SLICE_X42Y57         net (fo=3, unset)            0.348     5.442    n_14_A_reg[31]_i_2
    SLICE_X42Y57         LUT2 (Prop_LUT2_I0_O)        0.077     5.519    A[31]_i_25/O
    SLICE_X42Y57         net (fo=1, routed)           0.000     5.519    n_0_A[31]_i_25
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.246     5.765    A_reg[31]_i_3/O[4]
    SLICE_X41Y55         net (fo=1, unset)            0.247     6.012    data2[28]
    SLICE_X41Y55         LUT6 (Prop_LUT6_I2_O)        0.078     6.090    A[28]_i_1/O
    SLICE_X41Y55         net (fo=1, routed)           0.000     6.090    n_0_A[28]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y55         net (fo=905, routed)         1.448     5.278    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.560    
                         clock uncertainty           -0.035     5.525    
    SLICE_X41Y55         FDRE (Setup_FDRE_C_D)        0.060     5.585    A_reg[28]
  -------------------------------------------------------------------
                         required time                          5.585    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.493ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.632ns (47.873%)  route 1.777ns (52.127%))
  Logic Levels:           8  (CARRY8=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 5.272 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.570ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.276     3.733    A_reg[15]_i_35/O[7]
    SLICE_X43Y54         net (fo=3, unset)            0.496     4.229    n_8_A_reg[15]_i_35
    SLICE_X43Y54         LUT6 (Prop_LUT6_I1_O)        0.077     4.306    A[15]_i_27/O
    SLICE_X43Y54         net (fo=1, routed)           0.000     4.306    n_0_A[15]_i_27
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.677    A_reg[15]_i_3/CO[7]
    SLICE_X43Y55         net (fo=1, unset)            0.000     4.677    n_0_A_reg[15]_i_3
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.782    A_reg[23]_i_2/O[0]
    SLICE_X42Y56         net (fo=3, unset)            0.399     5.181    n_15_A_reg[23]_i_2
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.374     5.555    A_reg[23]_i_3/CO[7]
    SLICE_X42Y57         net (fo=1, unset)            0.000     5.555    n_0_A_reg[23]_i_3
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     5.693    A_reg[31]_i_3/O[3]
    SLICE_X46Y55         net (fo=1, unset)            0.302     5.995    data2[27]
    SLICE_X46Y55         LUT6 (Prop_LUT6_I2_O)        0.078     6.073    A[27]_i_1/O
    SLICE_X46Y55         net (fo=1, routed)           0.000     6.073    n_0_A[27]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X46Y55         net (fo=905, routed)         1.442     5.272    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.554    
                         clock uncertainty           -0.035     5.519    
    SLICE_X46Y55         FDRE (Setup_FDRE_C_D)        0.061     5.580    A_reg[27]
  -------------------------------------------------------------------
                         required time                          5.580    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                 -0.493    

Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.364ns (40.260%)  route 2.024ns (59.740%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 5.278 - 3.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.653ns (routing 0.624ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.570ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y54         net (fo=905, routed)         1.653     2.672    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_FDRE_C_Q)         0.156     2.828    A_reg[4]/Q
    SLICE_X45Y54         net (fo=9, unset)            0.410     3.238    p_0_in1_in[9]
    SLICE_X45Y54         LUT3 (Prop_LUT3_I0_O)        0.035     3.273    A[23]_i_42/O
    SLICE_X44Y54         net (fo=1, unset)            0.243     3.516    n_0_A[23]_i_42
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     3.833    A_reg[23]_i_35/CO[7]
    SLICE_X44Y55         net (fo=1, unset)            0.000     3.833    n_0_A_reg[23]_i_35
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     4.015    A_reg[31]_i_34/O[7]
    SLICE_X43Y57         net (fo=3, unset)            0.482     4.497    n_8_A_reg[31]_i_34
    SLICE_X43Y57         LUT3 (Prop_LUT3_I1_O)        0.078     4.575    A[31]_i_10/O
    SLICE_X43Y56         net (fo=1, unset)            0.354     4.929    n_0_A[31]_i_10
    SLICE_X43Y56         CARRY8 (Prop_CARRY8_DI[0]_O[1])
                                                      0.165     5.094    A_reg[31]_i_2/O[1]
    SLICE_X42Y57         net (fo=3, unset)            0.348     5.442    n_14_A_reg[31]_i_2
    SLICE_X42Y57         LUT2 (Prop_LUT2_I0_O)        0.077     5.519    A[31]_i_25/O
    SLICE_X42Y57         net (fo=1, routed)           0.000     5.519    n_0_A[31]_i_25
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.276     5.795    A_reg[31]_i_3/O[5]
    SLICE_X41Y55         net (fo=1, unset)            0.187     5.982    data2[29]
    SLICE_X41Y55         LUT6 (Prop_LUT6_I1_O)        0.078     6.060    A[29]_i_1/O
    SLICE_X41Y55         net (fo=1, routed)           0.000     6.060    n_0_A[29]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y55         net (fo=905, routed)         1.448     5.278    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.560    
                         clock uncertainty           -0.035     5.525    
    SLICE_X41Y55         FDRE (Setup_FDRE_C_D)        0.059     5.584    A_reg[29]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 1.456ns (43.320%)  route 1.905ns (56.680%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 5.279 - 3.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.653ns (routing 0.624ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.570ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y54         net (fo=905, routed)         1.653     2.672    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_FDRE_C_Q)         0.156     2.828    A_reg[4]/Q
    SLICE_X45Y54         net (fo=9, unset)            0.410     3.238    p_0_in1_in[9]
    SLICE_X45Y54         LUT3 (Prop_LUT3_I0_O)        0.035     3.273    A[23]_i_42/O
    SLICE_X44Y54         net (fo=1, unset)            0.243     3.516    n_0_A[23]_i_42
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     3.833    A_reg[23]_i_35/CO[7]
    SLICE_X44Y55         net (fo=1, unset)            0.000     3.833    n_0_A_reg[23]_i_35
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     4.015    A_reg[31]_i_34/O[7]
    SLICE_X43Y57         net (fo=3, unset)            0.482     4.497    n_8_A_reg[31]_i_34
    SLICE_X43Y57         LUT3 (Prop_LUT3_I1_O)        0.078     4.575    A[31]_i_10/O
    SLICE_X43Y56         net (fo=1, unset)            0.354     4.929    n_0_A[31]_i_10
    SLICE_X43Y56         CARRY8 (Prop_CARRY8_DI[0]_O[4])
                                                      0.264     5.193    A_reg[31]_i_2/O[4]
    SLICE_X42Y57         net (fo=3, unset)            0.301     5.494    n_11_A_reg[31]_i_2
    SLICE_X42Y57         LUT2 (Prop_LUT2_I0_O)        0.079     5.573    A[31]_i_22/O
    SLICE_X42Y57         net (fo=1, routed)           0.000     5.573    n_0_A[31]_i_22
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.266     5.839    A_reg[31]_i_3/O[7]
    SLICE_X41Y57         net (fo=1, unset)            0.115     5.954    data2[31]
    SLICE_X41Y57         LUT6 (Prop_LUT6_I2_O)        0.079     6.033    A[31]_i_1/O
    SLICE_X41Y57         net (fo=1, routed)           0.000     6.033    n_0_A[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.449     5.279    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.561    
                         clock uncertainty           -0.035     5.526    
    SLICE_X41Y57         FDRE (Setup_FDRE_C_D)        0.057     5.583    A_reg[31]
  -------------------------------------------------------------------
                         required time                          5.583    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.327ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.624ns (49.332%)  route 1.668ns (50.668%))
  Logic Levels:           8  (CARRY8=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 5.279 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.570ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.276     3.733    A_reg[15]_i_35/O[7]
    SLICE_X43Y54         net (fo=3, unset)            0.496     4.229    n_8_A_reg[15]_i_35
    SLICE_X43Y54         LUT6 (Prop_LUT6_I1_O)        0.077     4.306    A[15]_i_27/O
    SLICE_X43Y54         net (fo=1, routed)           0.000     4.306    n_0_A[15]_i_27
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.677    A_reg[15]_i_3/CO[7]
    SLICE_X43Y55         net (fo=1, unset)            0.000     4.677    n_0_A_reg[15]_i_3
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.782    A_reg[23]_i_2/O[0]
    SLICE_X42Y56         net (fo=3, unset)            0.399     5.181    n_15_A_reg[23]_i_2
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.374     5.555    A_reg[23]_i_3/CO[7]
    SLICE_X42Y57         net (fo=1, unset)            0.000     5.555    n_0_A_reg[23]_i_3
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     5.689    A_reg[31]_i_3/O[1]
    SLICE_X41Y59         net (fo=1, unset)            0.193     5.882    data2[25]
    SLICE_X41Y59         LUT6 (Prop_LUT6_I1_O)        0.074     5.956    A[25]_i_1/O
    SLICE_X41Y59         net (fo=1, routed)           0.000     5.956    n_0_A[25]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y59         net (fo=905, routed)         1.449     5.279    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.604    
                         clock uncertainty           -0.035     5.569    
    SLICE_X41Y59         FDRE (Setup_FDRE_C_D)        0.060     5.629    A_reg[25]
  -------------------------------------------------------------------
                         required time                          5.629    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                 -0.327    

Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 1.250ns (39.038%)  route 1.952ns (60.962%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 5.279 - 3.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.653ns (routing 0.624ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.570ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y54         net (fo=905, routed)         1.653     2.672    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_FDRE_C_Q)         0.156     2.828    A_reg[4]/Q
    SLICE_X45Y54         net (fo=9, unset)            0.410     3.238    p_0_in1_in[9]
    SLICE_X45Y54         LUT3 (Prop_LUT3_I0_O)        0.035     3.273    A[23]_i_42/O
    SLICE_X44Y54         net (fo=1, unset)            0.243     3.516    n_0_A[23]_i_42
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     3.833    A_reg[23]_i_35/CO[7]
    SLICE_X44Y55         net (fo=1, unset)            0.000     3.833    n_0_A_reg[23]_i_35
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     4.015    A_reg[31]_i_34/O[7]
    SLICE_X43Y57         net (fo=3, unset)            0.482     4.497    n_8_A_reg[31]_i_34
    SLICE_X43Y57         LUT3 (Prop_LUT3_I1_O)        0.078     4.575    A[31]_i_10/O
    SLICE_X43Y56         net (fo=1, unset)            0.354     4.929    n_0_A[31]_i_10
    SLICE_X43Y56         CARRY8 (Prop_CARRY8_DI[0]_O[1])
                                                      0.165     5.094    A_reg[31]_i_2/O[1]
    SLICE_X42Y57         net (fo=3, unset)            0.348     5.442    n_14_A_reg[31]_i_2
    SLICE_X42Y57         LUT2 (Prop_LUT2_I0_O)        0.077     5.519    A[31]_i_25/O
    SLICE_X42Y57         net (fo=1, routed)           0.000     5.519    n_0_A[31]_i_25
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.158     5.677    A_reg[31]_i_3/O[2]
    SLICE_X41Y57         net (fo=1, unset)            0.115     5.792    data2[26]
    SLICE_X41Y57         LUT6 (Prop_LUT6_I1_O)        0.082     5.874    A[26]_i_1/O
    SLICE_X41Y57         net (fo=1, routed)           0.000     5.874    n_0_A[26]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.449     5.279    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.561    
                         clock uncertainty           -0.035     5.526    
    SLICE_X41Y57         FDRE (Setup_FDRE_C_D)        0.061     5.587    A_reg[26]
  -------------------------------------------------------------------
                         required time                          5.587    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                 -0.287    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 1.362ns (43.088%)  route 1.799ns (56.912%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 5.265 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.570ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.526    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.526    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.631    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.399     5.030    n_15_A_reg[15]_i_3
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.374     5.404    A_reg[15]_i_2/CO[7]
    SLICE_X42Y56         net (fo=1, unset)            0.000     5.404    n_0_A_reg[15]_i_2
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     5.543    A_reg[23]_i_3/O[6]
    SLICE_X39Y56         net (fo=1, unset)            0.200     5.743    data2[22]
    SLICE_X39Y56         LUT6 (Prop_LUT6_I1_O)        0.082     5.825    A[22]_i_1/O
    SLICE_X39Y56         net (fo=1, routed)           0.000     5.825    n_0_A[22]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X39Y56         net (fo=905, routed)         1.435     5.265    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.547    
                         clock uncertainty           -0.035     5.512    
    SLICE_X39Y56         FDRE (Setup_FDRE_C_D)        0.060     5.572    A_reg[22]
  -------------------------------------------------------------------
                         required time                          5.572    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.402ns (43.991%)  route 1.785ns (56.009%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 5.279 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.570ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.526    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.526    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.631    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.399     5.030    n_15_A_reg[15]_i_3
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.374     5.404    A_reg[15]_i_2/CO[7]
    SLICE_X42Y56         net (fo=1, unset)            0.000     5.404    n_0_A_reg[15]_i_2
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     5.586    A_reg[23]_i_3/O[7]
    SLICE_X41Y56         net (fo=1, unset)            0.186     5.772    data2[23]
    SLICE_X41Y56         LUT6 (Prop_LUT6_I2_O)        0.079     5.851    A[23]_i_1/O
    SLICE_X41Y56         net (fo=1, routed)           0.000     5.851    n_0_A[23]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y56         net (fo=905, routed)         1.449     5.279    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.604    
                         clock uncertainty           -0.035     5.569    
    SLICE_X41Y56         FDRE (Setup_FDRE_C_D)        0.061     5.630    A_reg[23]
  -------------------------------------------------------------------
                         required time                          5.630    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.393ns (43.833%)  route 1.785ns (56.167%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 5.279 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.570ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.526    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.526    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.631    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.399     5.030    n_15_A_reg[15]_i_3
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.374     5.404    A_reg[15]_i_2/CO[7]
    SLICE_X42Y56         net (fo=1, unset)            0.000     5.404    n_0_A_reg[15]_i_2
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     5.577    A_reg[23]_i_3/O[5]
    SLICE_X41Y56         net (fo=1, unset)            0.186     5.763    data2[21]
    SLICE_X41Y56         LUT6 (Prop_LUT6_I2_O)        0.079     5.842    A[21]_i_1/O
    SLICE_X41Y56         net (fo=1, routed)           0.000     5.842    n_0_A[21]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y56         net (fo=905, routed)         1.449     5.279    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.604    
                         clock uncertainty           -0.035     5.569    
    SLICE_X41Y56         FDRE (Setup_FDRE_C_D)        0.058     5.627    A_reg[21]
  -------------------------------------------------------------------
                         required time                          5.627    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 1.682ns (53.295%)  route 1.474ns (46.705%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 5.279 - 3.000 ) 
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.624ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.570ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y55         net (fo=905, routed)         1.644     2.663    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_FDRE_C_Q)         0.156     2.819    A_reg[29]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.353     3.172    p_0_in1_in[2]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.036     3.208    A[15]_i_42/O
    SLICE_X44Y53         net (fo=1, unset)            0.149     3.357    n_0_A[15]_i_42
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     3.672    A_reg[15]_i_35/CO[7]
    SLICE_X44Y54         net (fo=1, unset)            0.000     3.672    n_0_A_reg[15]_i_35
    SLICE_X44Y54         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     3.806    A_reg[23]_i_35/O[1]
    SLICE_X43Y54         net (fo=3, unset)            0.459     4.265    n_14_A_reg[23]_i_35
    SLICE_X43Y54         LUT6 (Prop_LUT6_I5_O)        0.076     4.341    A[15]_i_26/O
    SLICE_X43Y54         net (fo=1, routed)           0.000     4.341    n_0_A[15]_i_26
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.302     4.643    A_reg[15]_i_3/CO[7]
    SLICE_X43Y55         net (fo=1, unset)            0.000     4.643    n_0_A_reg[15]_i_3
    SLICE_X43Y55         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.748    A_reg[23]_i_2/O[0]
    SLICE_X42Y56         net (fo=3, unset)            0.399     5.147    n_15_A_reg[23]_i_2
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.374     5.521    A_reg[23]_i_3/CO[7]
    SLICE_X42Y57         net (fo=1, unset)            0.000     5.521    n_0_A_reg[23]_i_3
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.626    A_reg[31]_i_3/O[0]
    SLICE_X41Y57         net (fo=1, unset)            0.114     5.740    data2[24]
    SLICE_X41Y57         LUT6 (Prop_LUT6_I1_O)        0.079     5.819    A[24]_i_1/O
    SLICE_X41Y57         net (fo=1, routed)           0.000     5.819    n_0_A[24]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.449     5.279    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.604    
                         clock uncertainty           -0.035     5.569    
    SLICE_X41Y57         FDRE (Setup_FDRE_C_D)        0.054     5.623    A_reg[24]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 1.294ns (41.119%)  route 1.853ns (58.881%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 5.279 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.570ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.526    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.526    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.631    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.322     4.953    n_15_A_reg[15]_i_3
    SLICE_X42Y55         LUT2 (Prop_LUT2_I0_O)        0.078     5.031    A[15]_i_11/O
    SLICE_X42Y55         net (fo=1, routed)           0.000     5.031    n_0_A[15]_i_11
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_S[0]_O[5])
                                                      0.350     5.381    A_reg[15]_i_2/O[5]
    SLICE_X41Y55         net (fo=1, unset)            0.331     5.712    data2[13]
    SLICE_X41Y55         LUT3 (Prop_LUT3_I1_O)        0.099     5.811    A[13]_i_1/O
    SLICE_X41Y55         net (fo=1, routed)           0.000     5.811    n_0_A[13]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y55         net (fo=905, routed)         1.449     5.279    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.604    
                         clock uncertainty           -0.035     5.569    
    SLICE_X41Y55         FDRE (Setup_FDRE_C_D)        0.052     5.621    A_reg[13]
  -------------------------------------------------------------------
                         required time                          5.621    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 1.357ns (43.120%)  route 1.790ns (56.880%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 5.280 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.570ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.526    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.526    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.631    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.399     5.030    n_15_A_reg[15]_i_3
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.374     5.404    A_reg[15]_i_2/CO[7]
    SLICE_X42Y56         net (fo=1, unset)            0.000     5.404    n_0_A_reg[15]_i_2
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     5.542    A_reg[23]_i_3/O[3]
    SLICE_X41Y58         net (fo=1, unset)            0.191     5.733    data2[19]
    SLICE_X41Y58         LUT6 (Prop_LUT6_I2_O)        0.078     5.811    A[19]_i_1/O
    SLICE_X41Y58         net (fo=1, routed)           0.000     5.811    n_0_A[19]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y58         net (fo=905, routed)         1.450     5.280    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.605    
                         clock uncertainty           -0.035     5.570    
    SLICE_X41Y58         FDRE (Setup_FDRE_C_D)        0.061     5.631    A_reg[19]
  -------------------------------------------------------------------
                         required time                          5.631    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 1.147ns (37.557%)  route 1.907ns (62.443%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 5.268 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.570ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.176     4.541    A_reg[7]_i_2/O[7]
    SLICE_X42Y54         net (fo=3, unset)            0.310     4.851    n_8_A_reg[7]_i_2
    SLICE_X42Y54         LUT2 (Prop_LUT2_I0_O)        0.081     4.932    A[7]_i_19/O
    SLICE_X42Y54         net (fo=1, routed)           0.000     4.932    n_0_A[7]_i_19
    SLICE_X42Y54         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     5.110    A_reg[7]_i_3/CO[7]
    SLICE_X42Y55         net (fo=1, unset)            0.000     5.110    n_0_A_reg[7]_i_3
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     5.244    A_reg[15]_i_2/O[1]
    SLICE_X42Y52         net (fo=1, unset)            0.397     5.641    data2[9]
    SLICE_X42Y52         LUT3 (Prop_LUT3_I1_O)        0.077     5.718    A[9]_i_1/O
    SLICE_X42Y52         net (fo=1, routed)           0.000     5.718    n_0_A[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X42Y52         net (fo=905, routed)         1.438     5.268    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.550    
                         clock uncertainty           -0.035     5.515    
    SLICE_X42Y52         FDRE (Setup_FDRE_C_D)        0.056     5.571    A_reg[9]
  -------------------------------------------------------------------
                         required time                          5.571    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 1.319ns (42.425%)  route 1.790ns (57.575%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 5.278 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.570ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.526    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.526    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.631    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.399     5.030    n_15_A_reg[15]_i_3
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.374     5.404    A_reg[15]_i_2/CO[7]
    SLICE_X42Y56         net (fo=1, unset)            0.000     5.404    n_0_A_reg[15]_i_2
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     5.500    A_reg[23]_i_3/O[2]
    SLICE_X41Y55         net (fo=1, unset)            0.191     5.691    data2[18]
    SLICE_X41Y55         LUT6 (Prop_LUT6_I1_O)        0.082     5.773    A[18]_i_1/O
    SLICE_X41Y55         net (fo=1, routed)           0.000     5.773    n_0_A[18]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y55         net (fo=905, routed)         1.448     5.278    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.603    
                         clock uncertainty           -0.035     5.568    
    SLICE_X41Y55         FDRE (Setup_FDRE_C_D)        0.059     5.627    A_reg[18]
  -------------------------------------------------------------------
                         required time                          5.627    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 1.327ns (43.465%)  route 1.726ns (56.535%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 5.270 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.570ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.526    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.526    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.631    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.399     5.030    n_15_A_reg[15]_i_3
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.374     5.404    A_reg[15]_i_2/CO[7]
    SLICE_X42Y56         net (fo=1, unset)            0.000     5.404    n_0_A_reg[15]_i_2
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.509    A_reg[23]_i_3/O[0]
    SLICE_X42Y58         net (fo=1, unset)            0.127     5.636    data2[16]
    SLICE_X42Y58         LUT6 (Prop_LUT6_I1_O)        0.081     5.717    A[16]_i_1/O
    SLICE_X42Y58         net (fo=1, routed)           0.000     5.717    n_0_A[16]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X42Y58         net (fo=905, routed)         1.440     5.270    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.552    
                         clock uncertainty           -0.035     5.517    
    SLICE_X42Y58         FDRE (Setup_FDRE_C_D)        0.056     5.573    A_reg[16]
  -------------------------------------------------------------------
                         required time                          5.573    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (VIOLATED) :        -0.123ns  (required time - arrival time)
  Source:                 A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.381ns (44.736%)  route 1.706ns (55.264%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 5.278 - 3.000 ) 
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.624ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.570ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y55         net (fo=905, routed)         1.644     2.663    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_FDRE_C_Q)         0.156     2.819    A_reg[29]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.353     3.172    p_0_in1_in[2]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.036     3.208    A[15]_i_42/O
    SLICE_X44Y53         net (fo=1, unset)            0.149     3.357    n_0_A[15]_i_42
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[3]_O[5])
                                                      0.252     3.609    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     3.996    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.072    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.305    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.466    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.466    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.571    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.399     4.970    n_15_A_reg[15]_i_3
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.374     5.344    A_reg[15]_i_2/CO[7]
    SLICE_X42Y56         net (fo=1, unset)            0.000     5.344    n_0_A_reg[15]_i_2
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     5.486    A_reg[23]_i_3/O[4]
    SLICE_X41Y57         net (fo=1, unset)            0.185     5.671    data2[20]
    SLICE_X41Y57         LUT6 (Prop_LUT6_I2_O)        0.079     5.750    A[20]_i_1/O
    SLICE_X41Y57         net (fo=1, routed)           0.000     5.750    n_0_A[20]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.448     5.278    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.603    
                         clock uncertainty           -0.035     5.568    
    SLICE_X41Y57         FDRE (Setup_FDRE_C_D)        0.059     5.627    A_reg[20]
  -------------------------------------------------------------------
                         required time                          5.627    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.102ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 1.350ns (44.060%)  route 1.714ns (55.940%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 5.279 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.570ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.526    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.526    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.631    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.399     5.030    n_15_A_reg[15]_i_3
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.374     5.404    A_reg[15]_i_2/CO[7]
    SLICE_X42Y56         net (fo=1, unset)            0.000     5.404    n_0_A_reg[15]_i_2
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     5.538    A_reg[23]_i_3/O[1]
    SLICE_X41Y56         net (fo=1, unset)            0.115     5.653    data2[17]
    SLICE_X41Y56         LUT6 (Prop_LUT6_I2_O)        0.075     5.728    A[17]_i_1/O
    SLICE_X41Y56         net (fo=1, routed)           0.000     5.728    n_0_A[17]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y56         net (fo=905, routed)         1.449     5.279    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.604    
                         clock uncertainty           -0.035     5.569    
    SLICE_X41Y56         FDRE (Setup_FDRE_C_D)        0.057     5.626    A_reg[17]
  -------------------------------------------------------------------
                         required time                          5.626    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                 -0.102    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 1.245ns (41.821%)  route 1.732ns (58.179%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 5.266 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.570ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.526    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.526    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.631    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.322     4.953    n_15_A_reg[15]_i_3
    SLICE_X42Y55         LUT2 (Prop_LUT2_I0_O)        0.078     5.031    A[15]_i_11/O
    SLICE_X42Y55         net (fo=1, routed)           0.000     5.031    n_0_A[15]_i_11
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_S[0]_O[4])
                                                      0.320     5.351    A_reg[15]_i_2/O[4]
    SLICE_X39Y56         net (fo=1, unset)            0.210     5.561    data2[12]
    SLICE_X39Y56         LUT6 (Prop_LUT6_I1_O)        0.080     5.641    A[12]_i_1/O
    SLICE_X39Y56         net (fo=1, routed)           0.000     5.641    n_0_A[12]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X39Y56         net (fo=905, routed)         1.436     5.266    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.548    
                         clock uncertainty           -0.035     5.513    
    SLICE_X39Y56         FDRE (Setup_FDRE_C_D)        0.058     5.571    A_reg[12]
  -------------------------------------------------------------------
                         required time                          5.571    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 1.245ns (42.289%)  route 1.699ns (57.711%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 5.279 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.570ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.526    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.526    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.631    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.322     4.953    n_15_A_reg[15]_i_3
    SLICE_X42Y55         LUT2 (Prop_LUT2_I0_O)        0.078     5.031    A[15]_i_11/O
    SLICE_X42Y55         net (fo=1, routed)           0.000     5.031    n_0_A[15]_i_11
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_S[0]_O[6])
                                                      0.317     5.348    A_reg[15]_i_2/O[6]
    SLICE_X41Y56         net (fo=1, unset)            0.177     5.525    data2[14]
    SLICE_X41Y56         LUT6 (Prop_LUT6_I1_O)        0.083     5.608    A[14]_i_1/O
    SLICE_X41Y56         net (fo=1, routed)           0.000     5.608    n_0_A[14]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y56         net (fo=905, routed)         1.449     5.279    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.604    
                         clock uncertainty           -0.035     5.569    
    SLICE_X41Y56         FDRE (Setup_FDRE_C_D)        0.054     5.623    A_reg[14]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 1.183ns (40.963%)  route 1.705ns (59.037%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 5.268 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.570ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.526    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.526    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.631    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.322     4.953    n_15_A_reg[15]_i_3
    SLICE_X42Y55         LUT2 (Prop_LUT2_I0_O)        0.078     5.031    A[15]_i_11/O
    SLICE_X42Y55         net (fo=1, routed)           0.000     5.031    n_0_A[15]_i_11
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_S[0]_O[3])
                                                      0.258     5.289    A_reg[15]_i_2/O[3]
    SLICE_X42Y52         net (fo=1, unset)            0.183     5.472    data2[11]
    SLICE_X42Y52         LUT6 (Prop_LUT6_I1_O)        0.080     5.552    A[11]_i_1/O
    SLICE_X42Y52         net (fo=1, routed)           0.000     5.552    n_0_A[11]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X42Y52         net (fo=905, routed)         1.438     5.268    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.550    
                         clock uncertainty           -0.035     5.515    
    SLICE_X42Y52         FDRE (Setup_FDRE_C_D)        0.056     5.571    A_reg[11]
  -------------------------------------------------------------------
                         required time                          5.571    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 1.302ns (44.407%)  route 1.630ns (55.593%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 5.278 - 3.000 ) 
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.624ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.570ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y55         net (fo=905, routed)         1.644     2.663    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_FDRE_C_Q)         0.156     2.819    A_reg[29]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.353     3.172    p_0_in1_in[2]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.036     3.208    A[15]_i_42/O
    SLICE_X44Y53         net (fo=1, unset)            0.149     3.357    n_0_A[15]_i_42
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[3]_O[5])
                                                      0.252     3.609    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     3.996    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.072    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.305    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.466    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.466    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.571    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.322     4.893    n_15_A_reg[15]_i_3
    SLICE_X42Y55         LUT2 (Prop_LUT2_I0_O)        0.078     4.971    A[15]_i_11/O
    SLICE_X42Y55         net (fo=1, routed)           0.000     4.971    n_0_A[15]_i_11
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_S[0]_O[7])
                                                      0.360     5.331    A_reg[15]_i_2/O[7]
    SLICE_X41Y57         net (fo=1, unset)            0.186     5.517    data2[15]
    SLICE_X41Y57         LUT6 (Prop_LUT6_I1_O)        0.078     5.595    A[15]_i_1/O
    SLICE_X41Y57         net (fo=1, routed)           0.000     5.595    n_0_A[15]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.448     5.278    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.603    
                         clock uncertainty           -0.035     5.568    
    SLICE_X41Y57         FDRE (Setup_FDRE_C_D)        0.060     5.628    A_reg[15]
  -------------------------------------------------------------------
                         required time                          5.628    
                         arrival time                          -5.595    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 1.080ns (37.775%)  route 1.779ns (62.225%))
  Logic Levels:           7  (CARRY8=4 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 5.278 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.570ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     4.526    A_reg[7]_i_2/CO[7]
    SLICE_X43Y54         net (fo=1, unset)            0.000     4.526    n_0_A_reg[7]_i_2
    SLICE_X43Y54         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.631    A_reg[15]_i_3/O[0]
    SLICE_X42Y55         net (fo=3, unset)            0.399     5.030    n_15_A_reg[15]_i_3
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_DI[0]_O[2])
                                                      0.231     5.261    A_reg[15]_i_2/O[2]
    SLICE_X41Y55         net (fo=1, unset)            0.180     5.441    data2[10]
    SLICE_X41Y55         LUT6 (Prop_LUT6_I1_O)        0.082     5.523    A[10]_i_1/O
    SLICE_X41Y55         net (fo=1, routed)           0.000     5.523    n_0_A[10]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y55         net (fo=905, routed)         1.448     5.278    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.603    
                         clock uncertainty           -0.035     5.568    
    SLICE_X41Y55         FDRE (Setup_FDRE_C_D)        0.055     5.623    A_reg[10]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.120ns (39.161%)  route 1.740ns (60.839%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 5.278 - 3.000 ) 
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.624ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.570ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         1.645     2.664    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.156     2.820    A_reg[30]/Q
    SLICE_X44Y52         net (fo=9, unset)            0.418     3.238    p_0_in1_in[3]
    SLICE_X44Y52         LUT3 (Prop_LUT3_I0_O)        0.057     3.295    A[15]_i_41/O
    SLICE_X44Y53         net (fo=1, unset)            0.162     3.457    n_0_A[15]_i_41
    SLICE_X44Y53         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.212     3.669    A_reg[15]_i_35/O[5]
    SLICE_X43Y52         net (fo=3, unset)            0.387     4.056    n_10_A_reg[15]_i_35
    SLICE_X43Y52         LUT3 (Prop_LUT3_I1_O)        0.076     4.132    A[7]_i_5/O
    SLICE_X43Y53         net (fo=1, unset)            0.233     4.365    n_0_A[7]_i_5
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.176     4.541    A_reg[7]_i_2/O[7]
    SLICE_X42Y54         net (fo=3, unset)            0.310     4.851    n_8_A_reg[7]_i_2
    SLICE_X42Y54         LUT2 (Prop_LUT2_I0_O)        0.081     4.932    A[7]_i_19/O
    SLICE_X42Y54         net (fo=1, routed)           0.000     4.932    n_0_A[7]_i_19
    SLICE_X42Y54         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     5.110    A_reg[7]_i_3/CO[7]
    SLICE_X42Y55         net (fo=1, unset)            0.000     5.110    n_0_A_reg[7]_i_3
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.215    A_reg[15]_i_2/O[0]
    SLICE_X40Y54         net (fo=1, unset)            0.230     5.445    data2[8]
    SLICE_X40Y54         LUT3 (Prop_LUT3_I1_O)        0.079     5.524    A[8]_i_1/O
    SLICE_X40Y54         net (fo=1, routed)           0.000     5.524    n_0_A[8]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X40Y54         net (fo=905, routed)         1.448     5.278    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.603    
                         clock uncertainty           -0.035     5.568    
    SLICE_X40Y54         FDRE (Setup_FDRE_C_D)        0.059     5.627    A_reg[8]
  -------------------------------------------------------------------
                         required time                          5.627    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 round_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.935ns (34.099%)  route 1.807ns (65.901%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 5.278 - 3.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.651ns (routing 0.624ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.570ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X46Y52         net (fo=905, routed)         1.651     2.670    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_FDRE_C_Q)         0.157     2.827    round_reg[4]_rep/Q
    SLICE_X46Y51         net (fo=87, unset)           0.340     3.167    n_0_round_reg[4]_rep
    SLICE_X46Y51         LUT6 (Prop_LUT6_I1_O)        0.035     3.202    A[31]_i_54/O
    SLICE_X45Y53         net (fo=33, unset)           0.296     3.498    n_0_A[31]_i_54
    SLICE_X45Y53         LUT6 (Prop_LUT6_I1_O)        0.035     3.533    A[7]_i_33/O
    SLICE_X45Y53         net (fo=3, unset)            0.332     3.865    SHA1_ft_BCD[0]
    SLICE_X45Y53         LUT3 (Prop_LUT3_I2_O)        0.037     3.902    A[7]_i_10/O
    SLICE_X43Y53         net (fo=1, unset)            0.194     4.096    n_0_A[7]_i_10
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.245     4.341    A_reg[7]_i_2/O[4]
    SLICE_X42Y54         net (fo=3, unset)            0.303     4.644    n_11_A_reg[7]_i_2
    SLICE_X42Y54         LUT2 (Prop_LUT2_I0_O)        0.079     4.723    A[7]_i_22/O
    SLICE_X42Y54         net (fo=1, routed)           0.000     4.723    n_0_A[7]_i_22
    SLICE_X42Y54         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.266     4.989    A_reg[7]_i_3/O[7]
    SLICE_X40Y54         net (fo=1, unset)            0.342     5.331    data2[7]
    SLICE_X40Y54         LUT6 (Prop_LUT6_I2_O)        0.081     5.412    A[7]_i_1/O
    SLICE_X40Y54         net (fo=1, routed)           0.000     5.412    n_0_A[7]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X40Y54         net (fo=905, routed)         1.448     5.278    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.560    
                         clock uncertainty           -0.035     5.525    
    SLICE_X40Y54         FDRE (Setup_FDRE_C_D)        0.055     5.580    A_reg[7]
  -------------------------------------------------------------------
                         required time                          5.580    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 round_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.875ns (34.874%)  route 1.634ns (65.126%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 5.268 - 3.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.651ns (routing 0.624ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.570ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X46Y52         net (fo=905, routed)         1.651     2.670    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_FDRE_C_Q)         0.157     2.827    round_reg[4]_rep/Q
    SLICE_X46Y51         net (fo=87, unset)           0.340     3.167    n_0_round_reg[4]_rep
    SLICE_X46Y51         LUT6 (Prop_LUT6_I1_O)        0.035     3.202    A[31]_i_54/O
    SLICE_X45Y53         net (fo=33, unset)           0.296     3.498    n_0_A[31]_i_54
    SLICE_X45Y53         LUT6 (Prop_LUT6_I1_O)        0.035     3.533    A[7]_i_33/O
    SLICE_X45Y53         net (fo=3, unset)            0.332     3.865    SHA1_ft_BCD[0]
    SLICE_X45Y53         LUT3 (Prop_LUT3_I2_O)        0.037     3.902    A[7]_i_10/O
    SLICE_X43Y53         net (fo=1, unset)            0.194     4.096    n_0_A[7]_i_10
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[1]_O[3])
                                                      0.200     4.296    A_reg[7]_i_2/O[3]
    SLICE_X42Y54         net (fo=3, unset)            0.283     4.579    n_12_A_reg[7]_i_2
    SLICE_X42Y54         LUT2 (Prop_LUT2_I0_O)        0.080     4.659    A[7]_i_23/O
    SLICE_X42Y54         net (fo=1, routed)           0.000     4.659    n_0_A[7]_i_23
    SLICE_X42Y54         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     4.912    A_reg[7]_i_3/O[5]
    SLICE_X42Y52         net (fo=1, unset)            0.189     5.101    data2[5]
    SLICE_X42Y52         LUT6 (Prop_LUT6_I2_O)        0.078     5.179    A[5]_i_1/O
    SLICE_X42Y52         net (fo=1, routed)           0.000     5.179    n_0_A[5]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X42Y52         net (fo=905, routed)         1.438     5.268    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.550    
                         clock uncertainty           -0.035     5.515    
    SLICE_X42Y52         FDRE (Setup_FDRE_C_D)        0.054     5.569    A_reg[5]
  -------------------------------------------------------------------
                         required time                          5.569    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 round_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.849ns (33.087%)  route 1.717ns (66.913%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 5.283 - 3.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.651ns (routing 0.624ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.570ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X46Y52         net (fo=905, routed)         1.651     2.670    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_FDRE_C_Q)         0.157     2.827    round_reg[4]_rep/Q
    SLICE_X46Y51         net (fo=87, unset)           0.340     3.167    n_0_round_reg[4]_rep
    SLICE_X46Y51         LUT6 (Prop_LUT6_I1_O)        0.035     3.202    A[31]_i_54/O
    SLICE_X45Y53         net (fo=33, unset)           0.296     3.498    n_0_A[31]_i_54
    SLICE_X45Y53         LUT6 (Prop_LUT6_I1_O)        0.035     3.533    A[7]_i_33/O
    SLICE_X45Y53         net (fo=3, unset)            0.332     3.865    SHA1_ft_BCD[0]
    SLICE_X45Y53         LUT3 (Prop_LUT3_I2_O)        0.037     3.902    A[7]_i_10/O
    SLICE_X43Y53         net (fo=1, unset)            0.194     4.096    n_0_A[7]_i_10
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[1]_O[3])
                                                      0.200     4.296    A_reg[7]_i_2/O[3]
    SLICE_X42Y54         net (fo=3, unset)            0.283     4.579    n_12_A_reg[7]_i_2
    SLICE_X42Y54         LUT2 (Prop_LUT2_I0_O)        0.080     4.659    A[7]_i_23/O
    SLICE_X42Y54         net (fo=1, routed)           0.000     4.659    n_0_A[7]_i_23
    SLICE_X42Y54         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     4.883    A_reg[7]_i_3/O[4]
    SLICE_X45Y54         net (fo=1, unset)            0.272     5.155    data2[4]
    SLICE_X45Y54         LUT6 (Prop_LUT6_I2_O)        0.081     5.236    A[4]_i_1/O
    SLICE_X45Y54         net (fo=1, routed)           0.000     5.236    n_0_A[4]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y54         net (fo=905, routed)         1.453     5.283    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.608    
                         clock uncertainty           -0.035     5.573    
    SLICE_X45Y54         FDRE (Setup_FDRE_C_D)        0.055     5.628    A_reg[4]
  -------------------------------------------------------------------
                         required time                          5.628    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 round_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.917ns (36.665%)  route 1.584ns (63.335%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 5.262 - 3.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.651ns (routing 0.624ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.570ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X46Y52         net (fo=905, routed)         1.651     2.670    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_FDRE_C_Q)         0.157     2.827    round_reg[4]_rep/Q
    SLICE_X46Y51         net (fo=87, unset)           0.340     3.167    n_0_round_reg[4]_rep
    SLICE_X46Y51         LUT6 (Prop_LUT6_I1_O)        0.035     3.202    A[31]_i_54/O
    SLICE_X45Y53         net (fo=33, unset)           0.296     3.498    n_0_A[31]_i_54
    SLICE_X45Y53         LUT6 (Prop_LUT6_I1_O)        0.035     3.533    A[7]_i_33/O
    SLICE_X45Y53         net (fo=3, unset)            0.332     3.865    SHA1_ft_BCD[0]
    SLICE_X45Y53         LUT3 (Prop_LUT3_I2_O)        0.037     3.902    A[7]_i_10/O
    SLICE_X43Y53         net (fo=1, unset)            0.194     4.096    n_0_A[7]_i_10
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.245     4.341    A_reg[7]_i_2/O[4]
    SLICE_X42Y54         net (fo=3, unset)            0.303     4.644    n_11_A_reg[7]_i_2
    SLICE_X42Y54         LUT2 (Prop_LUT2_I0_O)        0.079     4.723    A[7]_i_22/O
    SLICE_X42Y54         net (fo=1, routed)           0.000     4.723    n_0_A[7]_i_22
    SLICE_X42Y54         CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.246     4.969    A_reg[7]_i_3/O[6]
    SLICE_X42Y53         net (fo=1, unset)            0.119     5.088    data2[6]
    SLICE_X42Y53         LUT6 (Prop_LUT6_I2_O)        0.083     5.171    A[6]_i_1/O
    SLICE_X42Y53         net (fo=1, routed)           0.000     5.171    n_0_A[6]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X42Y53         net (fo=905, routed)         1.432     5.262    clk_i_IBUF_BUFG
                         clock pessimism              0.283     5.544    
                         clock uncertainty           -0.035     5.509    
    SLICE_X42Y53         FDRE (Setup_FDRE_C_D)        0.060     5.569    A_reg[6]
  -------------------------------------------------------------------
                         required time                          5.569    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 round_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.738ns (30.496%)  route 1.682ns (69.504%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 5.283 - 3.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.651ns (routing 0.624ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.570ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X46Y52         net (fo=905, routed)         1.651     2.670    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_FDRE_C_Q)         0.157     2.827    round_reg[4]_rep/Q
    SLICE_X46Y51         net (fo=87, unset)           0.340     3.167    n_0_round_reg[4]_rep
    SLICE_X46Y51         LUT6 (Prop_LUT6_I1_O)        0.035     3.202    A[31]_i_54/O
    SLICE_X45Y53         net (fo=33, unset)           0.296     3.498    n_0_A[31]_i_54
    SLICE_X45Y53         LUT6 (Prop_LUT6_I1_O)        0.035     3.533    A[7]_i_33/O
    SLICE_X45Y53         net (fo=3, unset)            0.332     3.865    SHA1_ft_BCD[0]
    SLICE_X45Y53         LUT3 (Prop_LUT3_I2_O)        0.037     3.902    A[7]_i_10/O
    SLICE_X43Y53         net (fo=1, unset)            0.194     4.096    n_0_A[7]_i_10
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     4.269    A_reg[7]_i_2/O[2]
    SLICE_X42Y54         net (fo=3, unset)            0.284     4.553    n_13_A_reg[7]_i_2
    SLICE_X42Y54         CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.223     4.776    A_reg[7]_i_3/O[3]
    SLICE_X45Y52         net (fo=1, unset)            0.236     5.012    data2[3]
    SLICE_X45Y52         LUT6 (Prop_LUT6_I2_O)        0.078     5.090    A[3]_i_1/O
    SLICE_X45Y52         net (fo=1, routed)           0.000     5.090    n_0_A[3]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y52         net (fo=905, routed)         1.453     5.283    clk_i_IBUF_BUFG
                         clock pessimism              0.364     5.647    
                         clock uncertainty           -0.035     5.611    
    SLICE_X45Y52         FDRE (Setup_FDRE_C_D)        0.054     5.665    A_reg[3]
  -------------------------------------------------------------------
                         required time                          5.665    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 round_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.687ns (28.939%)  route 1.687ns (71.062%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 5.283 - 3.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.651ns (routing 0.624ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.570ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_i_IBUF_BUFG_inst/O
    SLICE_X46Y52         net (fo=905, routed)         1.651     2.670    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_FDRE_C_Q)         0.157     2.827    round_reg[4]_rep/Q
    SLICE_X46Y51         net (fo=87, unset)           0.340     3.167    n_0_round_reg[4]_rep
    SLICE_X46Y51         LUT6 (Prop_LUT6_I1_O)        0.035     3.202    A[31]_i_54/O
    SLICE_X45Y53         net (fo=33, unset)           0.296     3.498    n_0_A[31]_i_54
    SLICE_X45Y53         LUT6 (Prop_LUT6_I1_O)        0.035     3.533    A[7]_i_33/O
    SLICE_X45Y53         net (fo=3, unset)            0.332     3.865    SHA1_ft_BCD[0]
    SLICE_X45Y53         LUT3 (Prop_LUT3_I2_O)        0.037     3.902    A[7]_i_10/O
    SLICE_X43Y53         net (fo=1, unset)            0.194     4.096    n_0_A[7]_i_10
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     4.269    A_reg[7]_i_2/O[2]
    SLICE_X42Y54         net (fo=3, unset)            0.209     4.478    n_13_A_reg[7]_i_2
    SLICE_X42Y54         LUT2 (Prop_LUT2_I0_O)        0.082     4.560    A[7]_i_24/O
    SLICE_X42Y54         net (fo=1, routed)           0.000     4.560    n_0_A[7]_i_24
    SLICE_X42Y54         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.084     4.644    A_reg[7]_i_3/O[2]
    SLICE_X45Y53         net (fo=1, unset)            0.316     4.960    data2[2]
    SLICE_X45Y53         LUT6 (Prop_LUT6_I2_O)        0.084     5.044    A[2]_i_1/O
    SLICE_X45Y53         net (fo=1, routed)           0.000     5.044    n_0_A[2]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000    
    AG12                                              0.000     3.000    clk_i
    AG12                 net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     3.451    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     3.451    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     3.503    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     3.726    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     3.830    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y53         net (fo=905, routed)         1.453     5.283    clk_i_IBUF_BUFG
                         clock pessimism              0.325     5.608    
                         clock uncertainty           -0.035     5.573    
    SLICE_X45Y53         FDRE (Setup_FDRE_C_D)        0.055     5.628    A_reg[2]
  -------------------------------------------------------------------
                         required time                          5.628    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  0.584    




