[03/15 13:11:07      0] 
[03/15 13:11:07      0] Cadence Innovus(TM) Implementation System.
[03/15 13:11:07      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/15 13:11:07      0] 
[03/15 13:11:07      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/15 13:11:07      0] Options:	
[03/15 13:11:07      0] Date:		Sat Mar 15 13:11:07 2025
[03/15 13:11:07      0] Host:		ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/15 13:11:07      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/15 13:11:07      0] 
[03/15 13:11:07      0] License:
[03/15 13:11:07      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/15 13:11:07      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/15 13:11:07      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 13:11:07      0] 
[03/15 13:11:07      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 13:11:07      0] 
[03/15 13:11:07      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/15 13:11:07      0] 
[03/15 13:11:15      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/15 13:11:15      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/15 13:11:15      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/15 13:11:15      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/15 13:11:15      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/15 13:11:15      7] @(#)CDS: CPE v15.23-s045
[03/15 13:11:15      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/15 13:11:15      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/15 13:11:15      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/15 13:11:15      7] @(#)CDS: RCDB 11.7
[03/15 13:11:15      7] --- Running on ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/15 13:11:15      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ.

[03/15 13:11:16      7] 
[03/15 13:11:16      7] **INFO:  MMMC transition support version v31-84 
[03/15 13:11:16      7] 
[03/15 13:11:16      7] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/15 13:11:16      7] <CMD> suppressMessage ENCEXT-2799
[03/15 13:11:16      8] <CMD> getDrawView
[03/15 13:11:16      8] <CMD> loadWorkspace -name Physical
[03/15 13:11:16      8] <CMD> win
[03/15 13:11:25      9] <CMD> restoreDesign /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat core
[03/15 13:11:25      9] exclude_path_collection 0
[03/15 13:11:25      9] Set Default Input Pin Transition as 0.1 ps.
[03/15 13:11:25      9] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/15 13:11:25      9] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/15 13:11:25      9] 
[03/15 13:11:25      9] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/15 13:11:25      9] 
[03/15 13:11:25      9] Loading LEF file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/15 13:11:25      9] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/15 13:11:25      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/15 13:11:25      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/15 13:11:25      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/15 13:11:25      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/15 13:11:25      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/15 13:11:25      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/15 13:11:25      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/15 13:11:25      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/15 13:11:25      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/15 13:11:25      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/15 13:11:25      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/15 13:11:25      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/15 13:11:25      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/15 13:11:25      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/15 13:11:25      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/15 13:11:25      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/15 13:11:25      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/15 13:11:25      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/15 13:11:25      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/15 13:11:25      9] The LEF parser will ignore this statement.
[03/15 13:11:25      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/15 13:11:25      9] Set DBUPerIGU to M2 pitch 400.
[03/15 13:11:25      9] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/15 13:11:25      9] Type 'man IMPLF-200' for more detail.
[03/15 13:11:25      9] 
[03/15 13:11:25      9] viaInitial starts at Sat Mar 15 13:11:25 2025
viaInitial ends at Sat Mar 15 13:11:25 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/viewDefinition.tcl
[03/15 13:11:25      9] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/15 13:11:25      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/15 13:11:25      9] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/15 13:11:26     10] Read 811 cells in library 'tcbn65gpluswc' 
[03/15 13:11:26     10] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/15 13:11:27     11] Read 811 cells in library 'tcbn65gplusbc' 
[03/15 13:11:27     11] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.20min, fe_real=0.33min, fe_mem=469.7M) ***
[03/15 13:11:27     11] *** Begin netlist parsing (mem=469.7M) ***
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/15 13:11:27     11] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/15 13:11:27     11] To increase the message display limit, refer to the product command reference manual.
[03/15 13:11:27     11] Created 811 new cells from 2 timing libraries.
[03/15 13:11:27     11] Reading netlist ...
[03/15 13:11:27     11] Backslashed names will retain backslash and a trailing blank character.
[03/15 13:11:27     11] Reading verilog netlist '/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/core.v.gz'
[03/15 13:11:27     11] 
[03/15 13:11:27     11] *** Memory Usage v#1 (Current mem = 482.738M, initial mem = 152.258M) ***
[03/15 13:11:27     11] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=482.7M) ***
[03/15 13:11:27     11] Set top cell to core.
[03/15 13:11:27     12] Hooked 1622 DB cells to tlib cells.
[03/15 13:11:27     12] Starting recursive module instantiation check.
[03/15 13:11:27     12] No recursion found.
[03/15 13:11:27     12] Building hierarchical netlist for Cell core ...
[03/15 13:11:28     12] *** Netlist is unique.
[03/15 13:11:28     12] ** info: there are 1831 modules.
[03/15 13:11:28     12] ** info: there are 26702 stdCell insts.
[03/15 13:11:28     12] 
[03/15 13:11:28     12] *** Memory Usage v#1 (Current mem = 554.320M, initial mem = 152.258M) ***
[03/15 13:11:28     12] *info: set bottom ioPad orient R0
[03/15 13:11:28     12] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/15 13:11:28     12] Type 'man IMPFP-3961' for more detail.
[03/15 13:11:28     12] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/15 13:11:28     12] Type 'man IMPFP-3961' for more detail.
[03/15 13:11:28     12] Set Default Net Delay as 1000 ps.
[03/15 13:11:28     12] Set Default Net Load as 0.5 pF. 
[03/15 13:11:28     12] Set Default Input Pin Transition as 0.1 ps.
[03/15 13:11:28     12] Loading preference file /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/gui.pref.tcl ...
[03/15 13:11:28     12] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/15 13:11:28     12] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/15 13:11:28     12] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/15 13:11:28     12] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/15 13:11:28     12] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/15 13:11:28     12] Updating process node dependent CCOpt properties for the 65nm process node.
[03/15 13:11:28     12] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/15 13:11:28     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/15 13:11:28     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 13:11:28     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 13:11:28     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 13:11:28     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 13:11:28     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/15 13:11:28     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 13:11:28     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 13:11:28     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 13:11:28     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 13:11:28     12] Importing multi-corner RC tables ... 
[03/15 13:11:28     12] Summary of Active RC-Corners : 
[03/15 13:11:28     12]  
[03/15 13:11:28     12]  Analysis View: WC_VIEW
[03/15 13:11:28     12]     RC-Corner Name        : Cmax
[03/15 13:11:28     12]     RC-Corner Index       : 0
[03/15 13:11:28     12]     RC-Corner Temperature : 125 Celsius
[03/15 13:11:28     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/15 13:11:28     12]     RC-Corner PreRoute Res Factor         : 1
[03/15 13:11:28     12]     RC-Corner PreRoute Cap Factor         : 1
[03/15 13:11:28     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 13:11:28     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 13:11:28     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 13:11:28     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 13:11:28     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 13:11:28     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 13:11:28     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 13:11:28     12]  
[03/15 13:11:28     12]  Analysis View: BC_VIEW
[03/15 13:11:28     12]     RC-Corner Name        : Cmin
[03/15 13:11:28     12]     RC-Corner Index       : 1
[03/15 13:11:28     12]     RC-Corner Temperature : -40 Celsius
[03/15 13:11:28     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/15 13:11:28     12]     RC-Corner PreRoute Res Factor         : 1
[03/15 13:11:28     12]     RC-Corner PreRoute Cap Factor         : 1
[03/15 13:11:28     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 13:11:28     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 13:11:28     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 13:11:28     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 13:11:28     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 13:11:28     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 13:11:28     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 13:11:28     12] *Info: initialize multi-corner CTS.
[03/15 13:11:28     12] Reading timing constraints file '/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/mmmc/core.sdc' ...
[03/15 13:11:28     12] Current (total cpu=0:00:13.0, real=0:00:21.0, peak res=324.2M, current mem=690.5M)
[03/15 13:11:28     13] INFO (CTE): Constraints read successfully.
[03/15 13:11:28     13] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=339.3M, current mem=707.7M)
[03/15 13:11:28     13] Current (total cpu=0:00:13.0, real=0:00:21.0, peak res=339.3M, current mem=707.7M)
[03/15 13:11:28     13] Summary for sequential cells idenfication: 
[03/15 13:11:28     13] Identified SBFF number: 199
[03/15 13:11:28     13] Identified MBFF number: 0
[03/15 13:11:28     13] Not identified SBFF number: 0
[03/15 13:11:28     13] Not identified MBFF number: 0
[03/15 13:11:28     13] Number of sequential cells which are not FFs: 104
[03/15 13:11:28     13] 
[03/15 13:11:28     13] Total number of combinational cells: 492
[03/15 13:11:28     13] Total number of sequential cells: 303
[03/15 13:11:28     13] Total number of tristate cells: 11
[03/15 13:11:28     13] Total number of level shifter cells: 0
[03/15 13:11:28     13] Total number of power gating cells: 0
[03/15 13:11:28     13] Total number of isolation cells: 0
[03/15 13:11:28     13] Total number of power switch cells: 0
[03/15 13:11:28     13] Total number of pulse generator cells: 0
[03/15 13:11:28     13] Total number of always on buffers: 0
[03/15 13:11:28     13] Total number of retention cells: 0
[03/15 13:11:28     13] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/15 13:11:28     13] Total number of usable buffers: 18
[03/15 13:11:28     13] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/15 13:11:28     13] Total number of unusable buffers: 9
[03/15 13:11:28     13] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/15 13:11:28     13] Total number of usable inverters: 18
[03/15 13:11:28     13] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/15 13:11:28     13] Total number of unusable inverters: 9
[03/15 13:11:28     13] List of identified usable delay cells:
[03/15 13:11:28     13] Total number of identified usable delay cells: 0
[03/15 13:11:28     13] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/15 13:11:28     13] Total number of identified unusable delay cells: 9
[03/15 13:11:28     13] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/15 13:11:28     13] Reading floorplan file - /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/core.fp.gz (mem = 715.7M).
[03/15 13:11:28     13] *info: reset 29041 existing net BottomPreferredLayer and AvoidDetour
[03/15 13:11:28     13] Deleting old partition specification.
[03/15 13:11:28     13] Set FPlanBox to (0 0 872800 868000)
[03/15 13:11:28     13]  ... processed partition successfully.
[03/15 13:11:28     13] Extracting standard cell pins and blockage ...... 
[03/15 13:11:28     13] Pin and blockage extraction finished
[03/15 13:11:28     13] *** End loading floorplan (cpu = 0:00:00.1, mem = 715.7M) ***
[03/15 13:11:28     13] *** Checked 2 GNC rules.
[03/15 13:11:28     13] *** applyConnectGlobalNets disabled.
[03/15 13:11:28     13] Reading placement file - /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/core.place.gz.
[03/15 13:11:28     13] ** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/core.place.gz" ...
[03/15 13:11:29     13] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:01.0 mem=715.7M) ***
[03/15 13:11:29     13] Total net length = 2.869e+01 (1.435e+01 1.435e+01) (ext = 0.000e+00)
[03/15 13:11:29     13] *** Checked 2 GNC rules.
[03/15 13:11:29     13] *** Applying global-net connections...
[03/15 13:11:29     13] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/15 13:11:29     13] Reading routing file - /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/core.route.gz.
[03/15 13:11:29     13] Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Sat Mar 15 13:10:55 2025 Format: 15.2) ...
[03/15 13:11:29     13] *** Total 28939 nets are successfully restored.
[03/15 13:11:29     13] *** Completed restoreRoute (cpu=0:00:00.1 real=0:00:00.0 mem=715.7M) ***
[03/15 13:11:29     13] Set Default Input Pin Transition as 0.1 ps.
[03/15 13:11:29     13] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/15 13:11:29     13] Updating RC grid for preRoute extraction ...
[03/15 13:11:29     13] Initializing multi-corner capacitance tables ... 
[03/15 13:11:29     13] Initializing multi-corner resistance tables ...
[03/15 13:11:29     13] 
[03/15 13:11:29     13] *** Summary of all messages that are not suppressed in this session:
[03/15 13:11:29     13] Severity  ID               Count  Summary                                  
[03/15 13:11:29     13] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/15 13:11:29     13] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/15 13:11:29     13] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/15 13:11:29     13] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/15 13:11:29     13] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/15 13:11:29     13] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/15 13:11:29     13] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/15 13:11:29     13] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/15 13:11:29     13] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/15 13:11:29     13] *** Message Summary: 1633 warning(s), 2 error(s)
[03/15 13:11:29     13] 
[03/15 13:12:11     20] <CMD> set_ccopt_property -update_io_latency false
[03/15 13:12:11     20] <CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
[03/15 13:12:11     20] Creating clock tree spec for modes (timing configs): CON
[03/15 13:12:11     20] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/15 13:12:11     20] Summary for sequential cells idenfication: 
[03/15 13:12:11     20] Identified SBFF number: 199
[03/15 13:12:11     20] Identified MBFF number: 0
[03/15 13:12:11     20] Not identified SBFF number: 0
[03/15 13:12:11     20] Not identified MBFF number: 0
[03/15 13:12:11     20] Number of sequential cells which are not FFs: 104
[03/15 13:12:11     20] 
[03/15 13:12:12     21] Analyzing clock structure... 
[03/15 13:12:12     21] Analyzing clock structure done.
[03/15 13:12:12     21] Wrote: ./constraints/core.ccopt
[03/15 13:12:12     21] <CMD> ccopt_design
[03/15 13:12:12     21] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/15 13:12:12     21] (ccopt_design): create_ccopt_clock_tree_spec
[03/15 13:12:12     21] Creating clock tree spec for modes (timing configs): CON
[03/15 13:12:12     21] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/15 13:12:13     22] Analyzing clock structure... 
[03/15 13:12:13     22] Analyzing clock structure done.
[03/15 13:12:13     22] Extracting original clock gating for clk... 
[03/15 13:12:13     23]   clock_tree clk contains 6320 sinks and 0 clock gates.
[03/15 13:12:13     23]   Extraction for clk complete.
[03/15 13:12:13     23] Extracting original clock gating for clk done.
[03/15 13:12:13     23] Checking clock tree convergence... 
[03/15 13:12:13     23] Checking clock tree convergence done.
[03/15 13:12:13     23] Preferred extra space for top nets is 0
[03/15 13:12:13     23] Preferred extra space for trunk nets is 1
[03/15 13:12:13     23] Preferred extra space for leaf nets is 1
[03/15 13:12:13     23] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/15 13:12:13     23] Set place::cacheFPlanSiteMark to 1
[03/15 13:12:13     23] Using CCOpt effort low.
[03/15 13:12:13     23] **ERROR: (IMPCCOPT-4254):	Design must be placed before running 'ccopt_check_prerequisites_internal'.
[03/15 13:12:13     23] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[03/15 13:12:13     23] Set place::cacheFPlanSiteMark to 0
[03/15 13:12:13     23] 
[03/15 13:12:13     23] *** Summary of all messages that are not suppressed in this session:
[03/15 13:12:13     23] Severity  ID               Count  Summary                                  
[03/15 13:12:13     23] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[03/15 13:12:13     23] ERROR     IMPCCOPT-4254        1  Design must be placed before running '%s...
[03/15 13:12:13     23] *** Message Summary: 0 warning(s), 2 error(s)
[03/15 13:12:13     23] 
[03/15 13:12:13     23] **ccopt_design ... cpu = 0:00:01, real = 0:00:01, mem = 883.1M, totSessionCpu=0:00:23 **
[03/15 13:12:13     23] 
[03/15 13:13:11     31] <CMD> saveDesign floorplan.enc
[03/15 13:13:12     32] Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
[03/15 13:13:12     32] Saving AAE Data ...
[03/15 13:13:12     32] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/15 13:13:12     32] Saving mode setting ...
[03/15 13:13:12     32] Saving global file ...
[03/15 13:13:12     32] Saving floorplan file ...
[03/15 13:13:12     32] Saving Drc markers ...
[03/15 13:13:12     32] ... No Drc file written since there is no markers found.
[03/15 13:13:12     32] Saving placement file ...
[03/15 13:13:12     32] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=883.1M) ***
[03/15 13:13:12     32] Saving route file ...
[03/15 13:13:12     32] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=884.1M) ***
[03/15 13:13:12     32] Saving DEF file ...
[03/15 13:13:12     32] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 13:13:12     32] 
[03/15 13:13:12     32] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 13:13:12     32] 
[03/15 13:13:12     32] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 13:13:14     33] Generated self-contained design floorplan.enc.dat.tmp
[03/15 13:13:14     33] 
[03/15 13:13:14     33] *** Summary of all messages that are not suppressed in this session:
[03/15 13:13:14     33] Severity  ID               Count  Summary                                  
[03/15 13:13:14     33] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 13:13:14     33] ERROR     IMPOAX-142           2  %s                                       
[03/15 13:13:14     33] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 13:13:14     33] 
[03/15 13:13:14     33] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false -placeIOPins false
[03/15 13:13:14     33] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/15 13:13:14     33] <CMD> place_opt_design
[03/15 13:13:14     33] *** Starting GigaPlace ***
[03/15 13:13:14     33] **INFO: user set placement options
[03/15 13:13:14     33] setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
[03/15 13:13:14     33] **INFO: user set opt options
[03/15 13:13:14     33] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -preserveAllSequential false -restruct true -verbose true
[03/15 13:13:14     33] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/15 13:13:14     33] **INFO: Enable pre-place timing setting for timing analysis
[03/15 13:13:14     33] Set Using Default Delay Limit as 101.
[03/15 13:13:14     33] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/15 13:13:14     33] Set Default Net Delay as 0 ps.
[03/15 13:13:14     33] Set Default Net Load as 0 pF. 
[03/15 13:13:14     33] **INFO: Analyzing IO path groups for slack adjustment
[03/15 13:13:15     34] Effort level <high> specified for reg2reg_tmp.5240 path_group
[03/15 13:13:15     34] #################################################################################
[03/15 13:13:15     34] # Design Stage: PreRoute
[03/15 13:13:15     34] # Design Name: core
[03/15 13:13:15     34] # Design Mode: 65nm
[03/15 13:13:15     34] # Analysis Mode: MMMC Non-OCV 
[03/15 13:13:15     34] # Parasitics Mode: No SPEF/RCDB
[03/15 13:13:15     34] # Signoff Settings: SI Off 
[03/15 13:13:15     34] #################################################################################
[03/15 13:13:15     34] Calculate delays in BcWc mode...
[03/15 13:13:15     34] Topological Sorting (CPU = 0:00:00.1, MEM = 936.9M, InitMEM = 931.8M)
[03/15 13:13:18     38] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 13:13:18     38] End delay calculation. (MEM=1160.56 CPU=0:00:02.8 REAL=0:00:02.0)
[03/15 13:13:18     38] *** CDM Built up (cpu=0:00:03.8  real=0:00:03.0  mem= 1160.6M) ***
[03/15 13:13:20     40] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:06.1) (Real : 0:00:06.0) (mem : 1160.6M)
[03/15 13:13:20     40] *** Start deleteBufferTree ***
[03/15 13:13:20     40] *info: Marking 0 level shifter instances dont touch
[03/15 13:13:20     40] *info: Marking 0 always on instances dont touch
[03/15 13:13:20     40] Info: Detect buffers to remove automatically.
[03/15 13:13:20     40] Analyzing netlist ...
[03/15 13:13:20     40] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/15 13:13:20     40] Updating netlist
[03/15 13:13:20     40] 
[03/15 13:13:20     40] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 414 instances (buffers/inverters) removed
[03/15 13:13:20     40] *       :      2 instances of type 'INVD8' removed
[03/15 13:13:20     40] *       :     24 instances of type 'INVD6' removed
[03/15 13:13:20     40] *       :      8 instances of type 'INVD4' removed
[03/15 13:13:20     40] *       :      2 instances of type 'INVD3' removed
[03/15 13:13:20     40] *       :     17 instances of type 'INVD2' removed
[03/15 13:13:20     40] *       :     30 instances of type 'INVD1' removed
[03/15 13:13:20     40] *       :     42 instances of type 'INVD0' removed
[03/15 13:13:20     40] *       :      1 instance  of type 'CKND6' removed
[03/15 13:13:20     40] *       :      3 instances of type 'CKND4' removed
[03/15 13:13:20     40] *       :      2 instances of type 'CKND3' removed
[03/15 13:13:20     40] *       :     40 instances of type 'CKND2' removed
[03/15 13:13:20     40] *       :    124 instances of type 'CKBD4' removed
[03/15 13:13:20     40] *       :     20 instances of type 'CKBD1' removed
[03/15 13:13:20     40] *       :      6 instances of type 'BUFFD8' removed
[03/15 13:13:20     40] *       :      3 instances of type 'BUFFD6' removed
[03/15 13:13:20     40] *       :      3 instances of type 'BUFFD3' removed
[03/15 13:13:20     40] *       :     64 instances of type 'BUFFD2' removed
[03/15 13:13:20     40] *       :     16 instances of type 'BUFFD1' removed
[03/15 13:13:20     40] *       :      7 instances of type 'BUFFD0' removed
[03/15 13:13:20     40] *** Finish deleteBufferTree (0:00:00.5) ***
[03/15 13:13:20     40] **INFO: Disable pre-place timing setting for timing analysis
[03/15 13:13:20     40] Set Using Default Delay Limit as 1000.
[03/15 13:13:20     40] Set Default Net Delay as 1000 ps.
[03/15 13:13:20     40] Set Default Net Load as 0.5 pF. 
[03/15 13:13:20     40] Deleted 0 physical inst  (cell - / prefix -).
[03/15 13:13:20     40] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/15 13:13:20     40] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/15 13:13:20     40] Define the scan chains before using this option.
[03/15 13:13:20     40] Type 'man IMPSP-9042' for more detail.
[03/15 13:13:20     40] #spOpts: N=65 
[03/15 13:13:20     40] #std cell=26315 (0 fixed + 26315 movable) #block=0 (0 floating + 0 preplaced)
[03/15 13:13:20     40] #ioInst=0 #net=28550 #term=100916 #term/net=3.53, #fixedIo=0, #floatIo=0, #fixedPin=243, #floatPin=0
[03/15 13:13:20     40] stdCell: 26315 single + 0 double + 0 multi
[03/15 13:13:20     40] Total standard cell length = 66.5262 (mm), area = 0.1197 (mm^2)
[03/15 13:13:20     40] Core basic site is core
[03/15 13:13:21     40] Estimated cell power/ground rail width = 0.365 um
[03/15 13:13:21     40] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 13:13:21     40] Apply auto density screen in pre-place stage.
[03/15 13:13:21     40] Auto density screen increases utilization from 0.695 to 0.699
[03/15 13:13:21     40] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1146.0M
[03/15 13:13:21     40] Average module density = 0.699.
[03/15 13:13:21     40] Density for the design = 0.699.
[03/15 13:13:21     40]        = stdcell_area 332631 sites (119747 um^2) / alloc_area 475889 sites (171320 um^2).
[03/15 13:13:21     40] Pin Density = 0.2107.
[03/15 13:13:21     40]             = total # of pins 100916 / total area 478860.
[03/15 13:13:21     40] Initial padding reaches pin density 0.385 for top
[03/15 13:13:21     40] Initial padding increases density from 0.699 to 0.824 for top
[03/15 13:13:21     40] *Internal placement parameters: 0.102 | 14 | 0x000555
[03/15 13:13:24     44] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 13:13:24     44] End delay calculation. (MEM=1198.71 CPU=0:00:02.7 REAL=0:00:03.0)
[03/15 13:13:24     44] Clock gating cells determined by native netlist tracing.
[03/15 13:13:25     45] Iteration  1: Total net bbox = 8.969e+04 (6.44e+04 2.53e+04)
[03/15 13:13:25     45]               Est.  stn bbox = 1.154e+05 (8.49e+04 3.05e+04)
[03/15 13:13:25     45]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1198.7M
[03/15 13:13:25     45] Iteration  2: Total net bbox = 1.371e+05 (6.44e+04 7.27e+04)
[03/15 13:13:25     45]               Est.  stn bbox = 1.891e+05 (8.49e+04 1.04e+05)
[03/15 13:13:25     45]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1198.7M
[03/15 13:13:27     47] Iteration  3: Total net bbox = 1.671e+05 (9.62e+04 7.09e+04)
[03/15 13:13:27     47]               Est.  stn bbox = 2.467e+05 (1.40e+05 1.07e+05)
[03/15 13:13:27     47]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 1198.7M
[03/15 13:13:29     49] Iteration  4: Total net bbox = 1.911e+05 (9.12e+04 9.99e+04)
[03/15 13:13:29     49]               Est.  stn bbox = 2.850e+05 (1.34e+05 1.51e+05)
[03/15 13:13:29     49]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 1160.6M
[03/15 13:13:41     60] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/15 13:13:41     60] End delay calculation. (MEM=1198.71 CPU=0:00:02.7 REAL=0:00:03.0)
[03/15 13:13:42     61] nrCritNet: 1.77% ( 506 / 28550 ) cutoffSlk: -985.8ps stdDelay: 14.2ps
[03/15 13:13:42     61] Iteration  5: Total net bbox = 5.341e+05 (2.56e+05 2.78e+05)
[03/15 13:13:42     61]               Est.  stn bbox = 6.910e+05 (3.27e+05 3.64e+05)
[03/15 13:13:42     61]               cpu = 0:00:12.7 real = 0:00:13.0 mem = 1198.7M
[03/15 13:13:44     64] Iteration  6: Total net bbox = 3.830e+05 (1.80e+05 2.03e+05)
[03/15 13:13:44     64]               Est.  stn bbox = 5.176e+05 (2.42e+05 2.75e+05)
[03/15 13:13:44     64]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1198.7M
[03/15 13:13:49     68] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 13:13:49     68] End delay calculation. (MEM=1198.71 CPU=0:00:02.7 REAL=0:00:03.0)
[03/15 13:13:50     69] nrCritNet: 1.77% ( 506 / 28550 ) cutoffSlk: -985.8ps stdDelay: 14.2ps
[03/15 13:13:50     69] Iteration  7: Total net bbox = 4.005e+05 (1.98e+05 2.03e+05)
[03/15 13:13:50     69]               Est.  stn bbox = 5.380e+05 (2.63e+05 2.75e+05)
[03/15 13:13:50     69]               cpu = 0:00:05.8 real = 0:00:06.0 mem = 1198.7M
[03/15 13:13:51     70] Iteration  8: Total net bbox = 4.292e+05 (1.98e+05 2.31e+05)
[03/15 13:13:51     70]               Est.  stn bbox = 5.735e+05 (2.63e+05 3.11e+05)
[03/15 13:13:51     70]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1198.7M
[03/15 13:13:55     75] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 13:13:55     75] End delay calculation. (MEM=1198.71 CPU=0:00:02.7 REAL=0:00:03.0)
[03/15 13:13:56     76] nrCritNet: 1.77% ( 506 / 28550 ) cutoffSlk: -985.8ps stdDelay: 14.2ps
[03/15 13:13:56     76] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 13:13:56     76] enableMT= 3
[03/15 13:13:56     76] useHNameCompare= 3 (lazy mode)
[03/15 13:13:56     76] doMTMainInit= 1
[03/15 13:13:56     76] doMTFlushLazyWireDelete= 1
[03/15 13:13:56     76] useFastLRoute= 0
[03/15 13:13:56     76] useFastCRoute= 1
[03/15 13:13:56     76] doMTNetInitAdjWires= 1
[03/15 13:13:56     76] wireMPoolNoThreadCheck= 1
[03/15 13:13:56     76] allMPoolNoThreadCheck= 1
[03/15 13:13:56     76] doNotUseMPoolInCRoute= 1
[03/15 13:13:56     76] doMTSprFixZeroViaCodes= 1
[03/15 13:13:56     76] doMTDtrRoute1CleanupA= 1
[03/15 13:13:56     76] doMTDtrRoute1CleanupB= 1
[03/15 13:13:56     76] doMTWireLenCalc= 0
[03/15 13:13:56     76] doSkipQALenRecalc= 1
[03/15 13:13:56     76] doMTMainCleanup= 1
[03/15 13:13:56     76] doMTMoveCellTermsToMSLayer= 1
[03/15 13:13:56     76] doMTConvertWiresToNewViaCode= 1
[03/15 13:13:56     76] doMTRemoveAntenna= 1
[03/15 13:13:56     76] doMTCheckConnectivity= 1
[03/15 13:13:56     76] enableRuntimeLog= 0
[03/15 13:13:56     76] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 13:13:57     76] Iteration  9: Total net bbox = 4.401e+05 (2.09e+05 2.31e+05)
[03/15 13:13:57     76]               Est.  stn bbox = 5.873e+05 (2.77e+05 3.11e+05)
[03/15 13:13:57     76]               cpu = 0:00:06.1 real = 0:00:06.0 mem = 1198.7M
[03/15 13:13:57     77] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 13:13:58     77] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 13:13:58     77] Iteration 10: Total net bbox = 4.589e+05 (2.09e+05 2.50e+05)
[03/15 13:13:58     77]               Est.  stn bbox = 6.106e+05 (2.77e+05 3.34e+05)
[03/15 13:13:58     77]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1198.7M
[03/15 13:14:02     82] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 13:14:02     82] End delay calculation. (MEM=1198.71 CPU=0:00:02.8 REAL=0:00:03.0)
[03/15 13:14:03     83] nrCritNet: 1.77% ( 506 / 28550 ) cutoffSlk: -985.8ps stdDelay: 14.2ps
[03/15 13:14:03     83] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 13:14:04     84] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 13:14:04     84] Iteration 11: Total net bbox = 4.714e+05 (2.21e+05 2.50e+05)
[03/15 13:14:04     84]               Est.  stn bbox = 6.246e+05 (2.91e+05 3.34e+05)
[03/15 13:14:04     84]               cpu = 0:00:06.3 real = 0:00:06.0 mem = 1198.7M
[03/15 13:14:05     84] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 13:14:05     85] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 13:14:05     85] Iteration 12: Total net bbox = 4.905e+05 (2.21e+05 2.69e+05)
[03/15 13:14:05     85]               Est.  stn bbox = 6.453e+05 (2.91e+05 3.55e+05)
[03/15 13:14:05     85]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1198.7M
[03/15 13:14:10     90] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 13:14:10     90] End delay calculation. (MEM=1217.79 CPU=0:00:02.7 REAL=0:00:03.0)
[03/15 13:14:11     91] nrCritNet: 1.77% ( 506 / 28550 ) cutoffSlk: -985.8ps stdDelay: 14.2ps
[03/15 13:14:11     91] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 13:14:12     91] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 13:14:12     92] Iteration 13: Total net bbox = 5.008e+05 (2.21e+05 2.80e+05)
[03/15 13:14:12     92]               Est.  stn bbox = 6.560e+05 (2.91e+05 3.65e+05)
[03/15 13:14:12     92]               cpu = 0:00:06.7 real = 0:00:07.0 mem = 1217.8M
[03/15 13:14:13     92] Iteration 14: Total net bbox = 5.030e+05 (2.21e+05 2.82e+05)
[03/15 13:14:13     92]               Est.  stn bbox = 6.583e+05 (2.91e+05 3.68e+05)
[03/15 13:14:13     92]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1217.8M
[03/15 13:14:13     93] Iteration 15: Total net bbox = 5.401e+05 (2.55e+05 2.85e+05)
[03/15 13:14:13     93]               Est.  stn bbox = 6.959e+05 (3.26e+05 3.70e+05)
[03/15 13:14:13     93]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1217.8M
[03/15 13:14:13     93] *** cost = 5.401e+05 (2.55e+05 2.85e+05) (cpu for global=0:00:48.5) real=0:00:49.0***
[03/15 13:14:13     93] Info: 0 clock gating cells identified, 0 (on average) moved
[03/15 13:14:13     93] #spOpts: N=65 mergeVia=F 
[03/15 13:14:13     93] Core basic site is core
[03/15 13:14:13     93] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 13:14:14     93] *** Starting refinePlace (0:01:34 mem=1102.2M) ***
[03/15 13:14:14     93] Total net bbox length = 5.401e+05 (2.554e+05 2.846e+05) (ext = 3.598e+04)
[03/15 13:14:14     93] Starting refinePlace ...
[03/15 13:14:14     93] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:14:14     93] default core: bins with density >  0.75 = 25.7 % ( 142 / 552 )
[03/15 13:14:14     93] Density distribution unevenness ratio = 5.277%
[03/15 13:14:14     94]   Spread Effort: high, standalone mode, useDDP on.
[03/15 13:14:14     94] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1106.4MB) @(0:01:34 - 0:01:34).
[03/15 13:14:14     94] Move report: preRPlace moves 21253 insts, mean move: 0.93 um, max move: 8.20 um
[03/15 13:14:14     94] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1162): (175.40, 416.80) --> (170.80, 420.40)
[03/15 13:14:14     94] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/15 13:14:14     94] wireLenOptFixPriorityInst 0 inst fixed
[03/15 13:14:14     94] Placement tweakage begins.
[03/15 13:14:14     94] wire length = 7.120e+05
[03/15 13:14:18     97] wire length = 6.711e+05
[03/15 13:14:18     97] Placement tweakage ends.
[03/15 13:14:18     97] Move report: tweak moves 11679 insts, mean move: 3.40 um, max move: 42.20 um
[03/15 13:14:18     97] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1155): (345.00, 411.40) --> (358.40, 382.60)
[03/15 13:14:18     97] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.6, real=0:00:04.0, mem=1120.8MB) @(0:01:34 - 0:01:38).
[03/15 13:14:18     98] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:14:18     98] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1120.8MB) @(0:01:38 - 0:01:38).
[03/15 13:14:18     98] Move report: Detail placement moves 22227 insts, mean move: 1.99 um, max move: 42.80 um
[03/15 13:14:18     98] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1155): (344.40, 411.40) --> (358.40, 382.60)
[03/15 13:14:18     98] 	Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1120.8MB
[03/15 13:14:18     98] Statistics of distance of Instance movement in refine placement:
[03/15 13:14:18     98]   maximum (X+Y) =        42.80 um
[03/15 13:14:18     98]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1155) with max move: (344.4, 411.4) -> (358.4, 382.6)
[03/15 13:14:18     98]   mean    (X+Y) =         1.99 um
[03/15 13:14:18     98] Total instances flipped for WireLenOpt: 1712
[03/15 13:14:18     98] Total instances flipped, including legalization: 3129
[03/15 13:14:18     98] Summary Report:
[03/15 13:14:18     98] Instances move: 22227 (out of 26315 movable)
[03/15 13:14:18     98] Mean displacement: 1.99 um
[03/15 13:14:18     98] Max displacement: 42.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1155) (344.4, 411.4) -> (358.4, 382.6)
[03/15 13:14:18     98] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D1
[03/15 13:14:18     98] Total instances moved : 22227
[03/15 13:14:18     98] Total net bbox length = 5.180e+05 (2.342e+05 2.838e+05) (ext = 3.589e+04)
[03/15 13:14:18     98] Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1120.8MB
[03/15 13:14:18     98] [CPU] RefinePlace/total (cpu=0:00:04.3, real=0:00:04.0, mem=1120.8MB) @(0:01:34 - 0:01:38).
[03/15 13:14:18     98] *** Finished refinePlace (0:01:38 mem=1120.8M) ***
[03/15 13:14:18     98] *** Finished Initial Placement (cpu=0:00:57.6, real=0:00:58.0, mem=1120.8M) ***
[03/15 13:14:18     98] #spOpts: N=65 mergeVia=F 
[03/15 13:14:18     98] Core basic site is core
[03/15 13:14:18     98] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 13:14:18     98] default core: bins with density >  0.75 =   25 % ( 138 / 552 )
[03/15 13:14:18     98] Density distribution unevenness ratio = 4.897%
[03/15 13:14:18     98] [PSP] Started earlyGlobalRoute kernel
[03/15 13:14:18     98] [PSP] Initial Peak syMemory usage = 1120.8 MB
[03/15 13:14:18     98] (I)       Reading DB...
[03/15 13:14:18     98] (I)       congestionReportName   : 
[03/15 13:14:18     98] (I)       buildTerm2TermWires    : 1
[03/15 13:14:18     98] (I)       doTrackAssignment      : 1
[03/15 13:14:18     98] (I)       dumpBookshelfFiles     : 0
[03/15 13:14:18     98] (I)       numThreads             : 1
[03/15 13:14:18     98] [NR-eagl] honorMsvRouteConstraint: false
[03/15 13:14:18     98] (I)       honorPin               : false
[03/15 13:14:18     98] (I)       honorPinGuide          : true
[03/15 13:14:18     98] (I)       honorPartition         : false
[03/15 13:14:18     98] (I)       allowPartitionCrossover: false
[03/15 13:14:18     98] (I)       honorSingleEntry       : true
[03/15 13:14:18     98] (I)       honorSingleEntryStrong : true
[03/15 13:14:18     98] (I)       handleViaSpacingRule   : false
[03/15 13:14:18     98] (I)       PDConstraint           : none
[03/15 13:14:18     98] (I)       expBetterNDRHandling   : false
[03/15 13:14:18     98] [NR-eagl] honorClockSpecNDR      : 0
[03/15 13:14:18     98] (I)       routingEffortLevel     : 3
[03/15 13:14:18     98] [NR-eagl] minRouteLayer          : 2
[03/15 13:14:18     98] [NR-eagl] maxRouteLayer          : 2147483647
[03/15 13:14:18     98] (I)       numRowsPerGCell        : 1
[03/15 13:14:18     98] (I)       speedUpLargeDesign     : 0
[03/15 13:14:18     98] (I)       speedUpBlkViolationClean: 0
[03/15 13:14:18     98] (I)       multiThreadingTA       : 0
[03/15 13:14:18     98] (I)       blockedPinEscape       : 1
[03/15 13:14:18     98] (I)       blkAwareLayerSwitching : 0
[03/15 13:14:18     98] (I)       betterClockWireModeling: 1
[03/15 13:14:18     98] (I)       punchThroughDistance   : 500.00
[03/15 13:14:18     98] (I)       scenicBound            : 1.15
[03/15 13:14:18     98] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 13:14:18     98] (I)       source-to-sink ratio   : 0.00
[03/15 13:14:18     98] (I)       targetCongestionRatioH : 1.00
[03/15 13:14:18     98] (I)       targetCongestionRatioV : 1.00
[03/15 13:14:18     98] (I)       layerCongestionRatio   : 0.70
[03/15 13:14:18     98] (I)       m1CongestionRatio      : 0.10
[03/15 13:14:18     98] (I)       m2m3CongestionRatio    : 0.70
[03/15 13:14:18     98] (I)       localRouteEffort       : 1.00
[03/15 13:14:18     98] (I)       numSitesBlockedByOneVia: 8.00
[03/15 13:14:18     98] (I)       supplyScaleFactorH     : 1.00
[03/15 13:14:18     98] (I)       supplyScaleFactorV     : 1.00
[03/15 13:14:18     98] (I)       highlight3DOverflowFactor: 0.00
[03/15 13:14:18     98] (I)       doubleCutViaModelingRatio: 0.00
[03/15 13:14:18     98] (I)       blockTrack             : 
[03/15 13:14:18     98] (I)       readTROption           : true
[03/15 13:14:18     98] (I)       extraSpacingBothSide   : false
[03/15 13:14:18     98] [NR-eagl] numTracksPerClockWire  : 0
[03/15 13:14:18     98] (I)       routeSelectedNetsOnly  : false
[03/15 13:14:18     98] (I)       before initializing RouteDB syMemory usage = 1135.8 MB
[03/15 13:14:18     98] (I)       starting read tracks
[03/15 13:14:18     98] (I)       build grid graph
[03/15 13:14:18     98] (I)       build grid graph start
[03/15 13:14:18     98] [NR-eagl] Layer1 has no routable track
[03/15 13:14:18     98] [NR-eagl] Layer2 has single uniform track structure
[03/15 13:14:18     98] [NR-eagl] Layer3 has single uniform track structure
[03/15 13:14:18     98] [NR-eagl] Layer4 has single uniform track structure
[03/15 13:14:18     98] [NR-eagl] Layer5 has single uniform track structure
[03/15 13:14:18     98] [NR-eagl] Layer6 has single uniform track structure
[03/15 13:14:18     98] [NR-eagl] Layer7 has single uniform track structure
[03/15 13:14:18     98] [NR-eagl] Layer8 has single uniform track structure
[03/15 13:14:18     98] (I)       build grid graph end
[03/15 13:14:18     98] (I)       Layer1   numNetMinLayer=28550
[03/15 13:14:18     98] (I)       Layer2   numNetMinLayer=0
[03/15 13:14:18     98] (I)       Layer3   numNetMinLayer=0
[03/15 13:14:18     98] (I)       Layer4   numNetMinLayer=0
[03/15 13:14:18     98] (I)       Layer5   numNetMinLayer=0
[03/15 13:14:18     98] (I)       Layer6   numNetMinLayer=0
[03/15 13:14:18     98] (I)       Layer7   numNetMinLayer=0
[03/15 13:14:18     98] (I)       Layer8   numNetMinLayer=0
[03/15 13:14:18     98] (I)       numViaLayers=7
[03/15 13:14:18     98] (I)       end build via table
[03/15 13:14:18     98] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 13:14:18     98] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 13:14:18     98] (I)       readDataFromPlaceDB
[03/15 13:14:18     98] (I)       Read net information..
[03/15 13:14:18     98] [NR-eagl] Read numTotalNets=28550  numIgnoredNets=0
[03/15 13:14:18     98] (I)       Read testcase time = 0.020 seconds
[03/15 13:14:18     98] 
[03/15 13:14:18     98] (I)       totalPins=100916  totalGlobalPin=96417 (95.54%)
[03/15 13:14:18     98] (I)       Model blockage into capacity
[03/15 13:14:18     98] (I)       Read numBlocks=3302  numPreroutedWires=0  numCapScreens=0
[03/15 13:14:18     98] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 13:14:18     98] (I)       blocked area on Layer2 : 36934148800  (4.88%)
[03/15 13:14:18     98] (I)       blocked area on Layer3 : 6025184000  (0.80%)
[03/15 13:14:18     98] (I)       blocked area on Layer4 : 47596899200  (6.28%)
[03/15 13:14:18     98] (I)       blocked area on Layer5 : 0  (0.00%)
[03/15 13:14:18     98] (I)       blocked area on Layer6 : 0  (0.00%)
[03/15 13:14:18     98] (I)       blocked area on Layer7 : 0  (0.00%)
[03/15 13:14:18     98] (I)       blocked area on Layer8 : 0  (0.00%)
[03/15 13:14:18     98] (I)       Modeling time = 0.010 seconds
[03/15 13:14:18     98] 
[03/15 13:14:18     98] (I)       Number of ignored nets = 0
[03/15 13:14:18     98] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 13:14:18     98] (I)       Number of clock nets = 1.  Ignored: No
[03/15 13:14:18     98] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 13:14:18     98] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 13:14:18     98] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 13:14:18     98] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 13:14:18     98] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 13:14:18     98] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 13:14:18     98] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 13:14:18     98] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 13:14:18     98] (I)       Before initializing earlyGlobalRoute syMemory usage = 1140.4 MB
[03/15 13:14:18     98] (I)       Layer1  viaCost=300.00
[03/15 13:14:18     98] (I)       Layer2  viaCost=100.00
[03/15 13:14:18     98] (I)       Layer3  viaCost=100.00
[03/15 13:14:18     98] (I)       Layer4  viaCost=100.00
[03/15 13:14:18     98] (I)       Layer5  viaCost=100.00
[03/15 13:14:18     98] (I)       Layer6  viaCost=200.00
[03/15 13:14:18     98] (I)       Layer7  viaCost=100.00
[03/15 13:14:18     98] (I)       ---------------------Grid Graph Info--------------------
[03/15 13:14:18     98] (I)       routing area        :  (0, 0) - (872800, 868000)
[03/15 13:14:18     98] (I)       core area           :  (20000, 20000) - (852800, 848000)
[03/15 13:14:18     98] (I)       Site Width          :   400  (dbu)
[03/15 13:14:18     98] (I)       Row Height          :  3600  (dbu)
[03/15 13:14:18     98] (I)       GCell Width         :  3600  (dbu)
[03/15 13:14:18     98] (I)       GCell Height        :  3600  (dbu)
[03/15 13:14:18     98] (I)       grid                :   242   241     8
[03/15 13:14:18     98] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 13:14:18     98] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 13:14:18     98] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 13:14:18     98] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 13:14:18     98] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 13:14:18     98] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/15 13:14:18     98] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 13:14:18     98] (I)       Total num of tracks :     0  2182  2169  2182  2169  2182   542   545
[03/15 13:14:18     98] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 13:14:18     98] (I)       --------------------------------------------------------
[03/15 13:14:18     98] 
[03/15 13:14:18     98] [NR-eagl] ============ Routing rule table ============
[03/15 13:14:18     98] [NR-eagl] Rule id 0. Nets 28550 
[03/15 13:14:18     98] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 13:14:18     98] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 13:14:18     98] [NR-eagl] ========================================
[03/15 13:14:18     98] [NR-eagl] 
[03/15 13:14:18     98] (I)       After initializing earlyGlobalRoute syMemory usage = 1140.4 MB
[03/15 13:14:18     98] (I)       Loading and dumping file time : 0.20 seconds
[03/15 13:14:18     98] (I)       ============= Initialization =============
[03/15 13:14:18     98] (I)       total 2D Cap : 2822646 = (1175031 H, 1647615 V)
[03/15 13:14:18     98] [NR-eagl] Layer group 1: route 28550 net(s) in layer range [2, 8]
[03/15 13:14:18     98] (I)       ============  Phase 1a Route ============
[03/15 13:14:18     98] (I)       Phase 1a runs 0.09 seconds
[03/15 13:14:18     98] (I)       Usage: 360680 = (165901 H, 194779 V) = (14.12% H, 11.82% V) = (2.986e+05um H, 3.506e+05um V)
[03/15 13:14:18     98] (I)       
[03/15 13:14:18     98] (I)       ============  Phase 1b Route ============
[03/15 13:14:18     98] (I)       Usage: 360680 = (165901 H, 194779 V) = (14.12% H, 11.82% V) = (2.986e+05um H, 3.506e+05um V)
[03/15 13:14:18     98] (I)       
[03/15 13:14:18     98] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.492240e+05um
[03/15 13:14:18     98] (I)       ============  Phase 1c Route ============
[03/15 13:14:18     98] (I)       Usage: 360680 = (165901 H, 194779 V) = (14.12% H, 11.82% V) = (2.986e+05um H, 3.506e+05um V)
[03/15 13:14:18     98] (I)       
[03/15 13:14:18     98] (I)       ============  Phase 1d Route ============
[03/15 13:14:18     98] (I)       Usage: 360680 = (165901 H, 194779 V) = (14.12% H, 11.82% V) = (2.986e+05um H, 3.506e+05um V)
[03/15 13:14:18     98] (I)       
[03/15 13:14:18     98] (I)       ============  Phase 1e Route ============
[03/15 13:14:18     98] (I)       Phase 1e runs 0.00 seconds
[03/15 13:14:18     98] (I)       Usage: 360680 = (165901 H, 194779 V) = (14.12% H, 11.82% V) = (2.986e+05um H, 3.506e+05um V)
[03/15 13:14:18     98] (I)       
[03/15 13:14:18     98] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.492240e+05um
[03/15 13:14:18     98] [NR-eagl] 
[03/15 13:14:18     98] (I)       ============  Phase 1l Route ============
[03/15 13:14:18     98] (I)       dpBasedLA: time=0.09  totalOF=3155  totalVia=189996  totalWL=360678  total(Via+WL)=550674 
[03/15 13:14:18     98] (I)       Total Global Routing Runtime: 0.29 seconds
[03/15 13:14:18     98] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 13:14:18     98] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 13:14:18     98] (I)       
[03/15 13:14:18     98] (I)       ============= track Assignment ============
[03/15 13:14:18     98] (I)       extract Global 3D Wires
[03/15 13:14:19     98] (I)       Extract Global WL : time=0.01
[03/15 13:14:19     98] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 13:14:19     98] (I)       Initialization real time=0.01 seconds
[03/15 13:14:19     99] (I)       Kernel real time=0.34 seconds
[03/15 13:14:19     99] (I)       End Greedy Track Assignment
[03/15 13:14:19     99] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 100673
[03/15 13:14:19     99] [NR-eagl] Layer2(M2)(V) length: 2.256355e+05um, number of vias: 138576
[03/15 13:14:19     99] [NR-eagl] Layer3(M3)(H) length: 2.565461e+05um, number of vias: 12405
[03/15 13:14:19     99] [NR-eagl] Layer4(M4)(V) length: 1.191199e+05um, number of vias: 2603
[03/15 13:14:19     99] [NR-eagl] Layer5(M5)(H) length: 4.753637e+04um, number of vias: 769
[03/15 13:14:19     99] [NR-eagl] Layer6(M6)(V) length: 1.575881e+04um, number of vias: 7
[03/15 13:14:19     99] [NR-eagl] Layer7(M7)(H) length: 1.932000e+02um, number of vias: 7
[03/15 13:14:19     99] [NR-eagl] Layer8(M8)(V) length: 2.992000e+02um, number of vias: 0
[03/15 13:14:19     99] [NR-eagl] Total length: 6.650891e+05um, number of vias: 255040
[03/15 13:14:19     99] [NR-eagl] End Peak syMemory usage = 1152.4 MB
[03/15 13:14:19     99] [NR-eagl] Early Global Router Kernel+IO runtime : 1.04 seconds
[03/15 13:14:19     99] **placeDesign ... cpu = 0: 1: 5, real = 0: 1: 5, mem = 1141.1M **
[03/15 13:14:19     99] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/15 13:14:19     99] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/15 13:14:19     99] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 13:14:19     99] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 13:14:19     99] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 13:14:19     99] -setupDynamicPowerViewAsDefaultView false
[03/15 13:14:19     99]                                            # bool, default=false, private
[03/15 13:14:19     99] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/15 13:14:19     99] #spOpts: N=65 
[03/15 13:14:19     99] Core basic site is core
[03/15 13:14:19     99] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 13:14:19     99] #spOpts: N=65 mergeVia=F 
[03/15 13:14:19     99] GigaOpt running with 1 threads.
[03/15 13:14:19     99] Info: 1 threads available for lower-level modules during optimization.
[03/15 13:14:19     99] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 13:14:19     99] 	Cell FILL1_LL, site bcore.
[03/15 13:14:19     99] 	Cell FILL_NW_HH, site bcore.
[03/15 13:14:19     99] 	Cell FILL_NW_LL, site bcore.
[03/15 13:14:19     99] 	Cell GFILL, site gacore.
[03/15 13:14:19     99] 	Cell GFILL10, site gacore.
[03/15 13:14:19     99] 	Cell GFILL2, site gacore.
[03/15 13:14:19     99] 	Cell GFILL3, site gacore.
[03/15 13:14:19     99] 	Cell GFILL4, site gacore.
[03/15 13:14:19     99] 	Cell LVLLHCD1, site bcore.
[03/15 13:14:19     99] 	Cell LVLLHCD2, site bcore.
[03/15 13:14:19     99] 	Cell LVLLHCD4, site bcore.
[03/15 13:14:19     99] 	Cell LVLLHCD8, site bcore.
[03/15 13:14:19     99] 	Cell LVLLHD1, site bcore.
[03/15 13:14:19     99] 	Cell LVLLHD2, site bcore.
[03/15 13:14:19     99] 	Cell LVLLHD4, site bcore.
[03/15 13:14:19     99] 	Cell LVLLHD8, site bcore.
[03/15 13:14:19     99] .
[03/15 13:14:19     99] Updating RC grid for preRoute extraction ...
[03/15 13:14:19     99] Initializing multi-corner capacitance tables ... 
[03/15 13:14:19     99] Initializing multi-corner resistance tables ...
[03/15 13:14:19     99] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/15 13:14:19     99] Type 'man IMPTS-403' for more detail.
[03/15 13:14:21    100] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1147.1M, totSessionCpu=0:01:41 **
[03/15 13:14:21    100] Added -handlePreroute to trialRouteMode
[03/15 13:14:21    100] *** optDesign -preCTS ***
[03/15 13:14:21    100] DRC Margin: user margin 0.0; extra margin 0.2
[03/15 13:14:21    100] Setup Target Slack: user slack 0; extra slack 0.1
[03/15 13:14:21    100] Hold Target Slack: user slack 0
[03/15 13:14:21    100] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 13:14:21    100] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 13:14:21    100] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 13:14:21    100] -setupDynamicPowerViewAsDefaultView false
[03/15 13:14:21    100]                                            # bool, default=false, private
[03/15 13:14:21    101] Start to check current routing status for nets...
[03/15 13:14:21    101] Using hname+ instead name for net compare
[03/15 13:14:21    101] All nets are already routed correctly.
[03/15 13:14:21    101] End to check current routing status for nets (mem=1147.1M)
[03/15 13:14:21    101] Extraction called for design 'core' of instances=26315 and nets=28658 using extraction engine 'preRoute' .
[03/15 13:14:21    101] PreRoute RC Extraction called for design core.
[03/15 13:14:21    101] RC Extraction called in multi-corner(2) mode.
[03/15 13:14:21    101] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 13:14:21    101] RCMode: PreRoute
[03/15 13:14:21    101]       RC Corner Indexes            0       1   
[03/15 13:14:21    101] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 13:14:21    101] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 13:14:21    101] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 13:14:21    101] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 13:14:21    101] Shrink Factor                : 1.00000
[03/15 13:14:21    101] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 13:14:21    101] Using capacitance table file ...
[03/15 13:14:21    101] Updating RC grid for preRoute extraction ...
[03/15 13:14:21    101] Initializing multi-corner capacitance tables ... 
[03/15 13:14:21    101] Initializing multi-corner resistance tables ...
[03/15 13:14:21    101] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1147.082M)
[03/15 13:14:21    101] ** Profile ** Start :  cpu=0:00:00.0, mem=1147.1M
[03/15 13:14:21    101] ** Profile ** Other data :  cpu=0:00:00.1, mem=1147.1M
[03/15 13:14:21    101] #################################################################################
[03/15 13:14:21    101] # Design Stage: PreRoute
[03/15 13:14:21    101] # Design Name: core
[03/15 13:14:21    101] # Design Mode: 65nm
[03/15 13:14:21    101] # Analysis Mode: MMMC Non-OCV 
[03/15 13:14:21    101] # Parasitics Mode: No SPEF/RCDB
[03/15 13:14:21    101] # Signoff Settings: SI Off 
[03/15 13:14:21    101] #################################################################################
[03/15 13:14:22    102] AAE_INFO: 1 threads acquired from CTE.
[03/15 13:14:22    102] Calculate delays in BcWc mode...
[03/15 13:14:22    102] Topological Sorting (CPU = 0:00:00.0, MEM = 1164.2M, InitMEM = 1160.1M)
[03/15 13:14:26    105] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 13:14:26    105] End delay calculation. (MEM=1237.92 CPU=0:00:03.4 REAL=0:00:04.0)
[03/15 13:14:26    105] *** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 1237.9M) ***
[03/15 13:14:26    106] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:01:46 mem=1237.9M)
[03/15 13:14:26    106] ** Profile ** Overall slacks :  cpu=0:00:04.9, mem=1237.9M
[03/15 13:14:27    106] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1237.9M
[03/15 13:14:27    106] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.012  |
|           TNS (ns):|-17255.4 |
|    Violating Paths:|  7675   |
|          All Paths:|  8648   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    309 (309)     |   -0.635   |    309 (309)     |
|   max_tran     |   321 (13186)    |   -8.880   |   321 (13186)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.463%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1237.9M
[03/15 13:14:27    106] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1182.7M, totSessionCpu=0:01:47 **
[03/15 13:14:27    106] ** INFO : this run is activating medium effort placeOptDesign flow
[03/15 13:14:27    106] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:14:27    106] #spOpts: N=65 mergeVia=F 
[03/15 13:14:27    107] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:14:27    107] #spOpts: N=65 mergeVia=F 
[03/15 13:14:27    107] *** Starting optimizing excluded clock nets MEM= 1182.7M) ***
[03/15 13:14:27    107] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1182.7M) ***
[03/15 13:14:27    107] 
[03/15 13:14:27    107] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Type 'man IMPOPT-3663' for more detail.
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Power view               = WC_VIEW
[03/15 13:14:27    107] Number of VT partitions  = 2
[03/15 13:14:27    107] Standard cells in design = 811
[03/15 13:14:27    107] Instances in design      = 26315
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Instance distribution across the VT partitions:
[03/15 13:14:27    107] 
[03/15 13:14:27    107]  LVT : inst = 6642 (25.2%), cells = 335 (41%)
[03/15 13:14:27    107]    Lib tcbn65gpluswc        : inst = 6642 (25.2%)
[03/15 13:14:27    107] 
[03/15 13:14:27    107]  HVT : inst = 19673 (74.8%), cells = 457 (56%)
[03/15 13:14:27    107]    Lib tcbn65gpluswc        : inst = 19673 (74.8%)
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Reporting took 0 sec
[03/15 13:14:27    107] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:14:27    107] optDesignOneStep: Leakage Power Flow
[03/15 13:14:27    107] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:14:27    107] Info: 1 clock net  excluded from IPO operation.
[03/15 13:14:27    107] Design State:
[03/15 13:14:27    107]     #signal nets       :  28550
[03/15 13:14:27    107]     #routed signal nets:  0
[03/15 13:14:27    107]     #clock nets        :  0
[03/15 13:14:27    107]     #routed clock nets :  0
[03/15 13:14:27    107] OptMgr: Begin leakage power optimization
[03/15 13:14:27    107] OptMgr: Number of active setup views: 1
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Power Net Detected:
[03/15 13:14:27    107]     Voltage	    Name
[03/15 13:14:27    107]     0.00V	    VSS
[03/15 13:14:27    107]     0.90V	    VDD
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Begin Power Analysis
[03/15 13:14:27    107] 
[03/15 13:14:27    107]     0.00V	    VSS
[03/15 13:14:27    107]     0.90V	    VDD
[03/15 13:14:27    107] Begin Processing Timing Library for Power Calculation
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Begin Processing Timing Library for Power Calculation
[03/15 13:14:27    107] 
[03/15 13:14:27    107] 
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Begin Processing Power Net/Grid for Power Calculation
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=935.10MB/935.10MB)
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Begin Processing Timing Window Data for Power Calculation
[03/15 13:14:27    107] 
[03/15 13:14:27    107] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=935.21MB/935.21MB)
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Begin Processing User Attributes
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=935.25MB/935.25MB)
[03/15 13:14:27    107] 
[03/15 13:14:27    107] Begin Processing Signal Activity
[03/15 13:14:27    107] 
[03/15 13:14:28    108] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=937.16MB/937.16MB)
[03/15 13:14:28    108] 
[03/15 13:14:28    108] Begin Power Computation
[03/15 13:14:28    108] 
[03/15 13:14:28    108]       ----------------------------------------------------------
[03/15 13:14:28    108]       # of cell(s) missing both power/leakage table: 0
[03/15 13:14:28    108]       # of cell(s) missing power table: 0
[03/15 13:14:28    108]       # of cell(s) missing leakage table: 0
[03/15 13:14:28    108]       # of MSMV cell(s) missing power_level: 0
[03/15 13:14:28    108]       ----------------------------------------------------------
[03/15 13:14:28    108] 
[03/15 13:14:28    108] 
[03/15 13:14:28    108] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=937.32MB/937.32MB)
[03/15 13:14:28    108] 
[03/15 13:14:28    108] Begin Processing User Attributes
[03/15 13:14:28    108] 
[03/15 13:14:28    108] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=937.32MB/937.32MB)
[03/15 13:14:28    108] 
[03/15 13:14:28    108] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=937.35MB/937.35MB)
[03/15 13:14:28    108] 
[03/15 13:14:29    109] OptMgr: Optimization mode is pre-route
[03/15 13:14:29    109] OptMgr: current WNS: -8.112 ns
[03/15 13:14:29    109] OptMgr: Using aggressive mode for Force Mode
[03/15 13:14:29    109] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:14:29    109] #spOpts: N=65 mergeVia=F 
[03/15 13:14:30    110] 
[03/15 13:14:30    110] Design leakage power (state independent) = 0.991 mW
[03/15 13:14:30    110] Resizable instances =  26315 (100.0%), leakage = 0.991 mW (100.0%)
[03/15 13:14:30    110] Leakage power distribution among resizable instances:
[03/15 13:14:30    110]  Total LVT =   6642 (25.2%), lkg = 0.236 mW (23.8%)
[03/15 13:14:30    110]    -ve slk =   6641 (25.2%), lkg = 0.236 mW (23.8%)
[03/15 13:14:30    110]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/15 13:14:30    110]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/15 13:14:30    110]  Total HVT =  19673 (74.8%), lkg = 0.755 mW (76.2%)
[03/15 13:14:30    110]    -ve slk =  19409 (73.8%), lkg = 0.752 mW (75.8%)
[03/15 13:14:30    110] 
[03/15 13:14:30    110] OptMgr: Begin forced downsizing
[03/15 13:14:31    110] OptMgr: 6462 instances resized in force mode
[03/15 13:14:31    110] OptMgr: Updating timing
[03/15 13:14:35    115] OptMgr: Design WNS: -11.976 ns
[03/15 13:14:35    115] OptMgr: 2001 (31%) instances reverted to original cell
[03/15 13:14:35    115] OptMgr: Updating timing
[03/15 13:14:38    118] OptMgr: Design WNS: -8.111 ns
[03/15 13:14:38    118] 
[03/15 13:14:38    118] Design leakage power (state independent) = 0.937 mW
[03/15 13:14:38    118] Resizable instances =  26315 (100.0%), leakage = 0.937 mW (100.0%)
[03/15 13:14:38    118] Leakage power distribution among resizable instances:
[03/15 13:14:38    118]  Total LVT =   2740 (10.4%), lkg = 0.116 mW (12.4%)
[03/15 13:14:38    118]    -ve slk =   2739 (10.4%), lkg = 0.116 mW (12.4%)
[03/15 13:14:38    118]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/15 13:14:38    118]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/15 13:14:38    118]  Total HVT =  23575 (89.6%), lkg = 0.821 mW (87.6%)
[03/15 13:14:38    118]    -ve slk =  23321 (88.6%), lkg = 0.818 mW (87.3%)
[03/15 13:14:38    118] 
[03/15 13:14:38    118] 
[03/15 13:14:38    118] Summary: cell sizing
[03/15 13:14:38    118] 
[03/15 13:14:38    118]  4461 instances changed cell type
[03/15 13:14:38    118] 
[03/15 13:14:38    118]                        UpSize    DownSize   SameSize   Total
[03/15 13:14:38    118]                        ------    --------   --------   -----
[03/15 13:14:38    118]     Sequential            0          0          0          0
[03/15 13:14:38    118]  Combinational            0          0       4461       4461
[03/15 13:14:38    118] 
[03/15 13:14:38    118]     2 instances changed cell type from        AN2D0   to    CKAN2D0
[03/15 13:14:38    118]     1 instances changed cell type from        AN2D1   to    CKAN2D0
[03/15 13:14:38    118]     4 instances changed cell type from       AN2XD1   to    CKAN2D0
[03/15 13:14:38    118]    63 instances changed cell type from       AO21D1   to     AO21D0
[03/15 13:14:38    118]    12 instances changed cell type from      AOI21D1   to    AOI21D0
[03/15 13:14:38    118]     8 instances changed cell type from      CKAN2D1   to    CKAN2D0
[03/15 13:14:38    118]   448 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/15 13:14:38    118]   110 instances changed cell type from      CKND2D1   to    CKND2D0
[03/15 13:14:38    118]   175 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/15 13:14:38    118]    53 instances changed cell type from     CKXOR2D1   to     XOR2D0
[03/15 13:14:38    118]    15 instances changed cell type from       IND2D1   to     IND2D0
[03/15 13:14:38    118]    78 instances changed cell type from       INR2D1   to     INR2D0
[03/15 13:14:38    118]     8 instances changed cell type from       INR2D2   to    INR2XD1
[03/15 13:14:38    118]    10 instances changed cell type from      INR2XD0   to     INR2D0
[03/15 13:14:38    118]    86 instances changed cell type from        INVD1   to      CKND0
[03/15 13:14:38    118]     6 instances changed cell type from        INVD1   to      INVD0
[03/15 13:14:38    118]    30 instances changed cell type from      IOA21D1   to    IOA21D0
[03/15 13:14:38    118]     9 instances changed cell type from     MOAI22D1   to   MOAI22D0
[03/15 13:14:38    118]    28 instances changed cell type from        ND2D0   to    CKND2D0
[03/15 13:14:38    118]   101 instances changed cell type from        ND2D1   to    CKND2D0
[03/15 13:14:38    118]     2 instances changed cell type from        ND2D1   to    CKND2D1
[03/15 13:14:38    118]   103 instances changed cell type from        ND2D2   to    CKND2D2
[03/15 13:14:38    118]    22 instances changed cell type from        ND2D3   to    CKND2D3
[03/15 13:14:38    118]    25 instances changed cell type from        ND2D4   to    CKND2D4
[03/15 13:14:38    118]     3 instances changed cell type from        ND2D8   to    CKND2D8
[03/15 13:14:38    118]     2 instances changed cell type from        ND3D1   to      ND3D0
[03/15 13:14:38    118]    19 instances changed cell type from        NR2D1   to      NR2D0
[03/15 13:14:38    118]   120 instances changed cell type from        NR2D1   to     NR2XD0
[03/15 13:14:38    118]    24 instances changed cell type from        NR2D2   to     NR2XD1
[03/15 13:14:38    118]     1 instances changed cell type from        NR2D4   to     NR2XD2
[03/15 13:14:38    118]    16 instances changed cell type from       NR2XD0   to      NR2D0
[03/15 13:14:38    118]    18 instances changed cell type from       OA21D1   to     OA21D0
[03/15 13:14:38    118]    21 instances changed cell type from      OAI21D1   to    OAI21D0
[03/15 13:14:38    118]  1095 instances changed cell type from      OAI22D1   to    OAI22D0
[03/15 13:14:38    118]    17 instances changed cell type from        OR2D1   to      OR2D0
[03/15 13:14:38    118]     5 instances changed cell type from       OR2XD1   to      OR2D0
[03/15 13:14:38    118]  1678 instances changed cell type from       XNR2D1   to     XNR2D0
[03/15 13:14:38    118]    43 instances changed cell type from       XOR3D1   to     XOR3D0
[03/15 13:14:38    118]   checkSum: 4461
[03/15 13:14:38    118] 
[03/15 13:14:38    118] 
[03/15 13:14:38    118] 
[03/15 13:14:38    118] Begin Power Analysis
[03/15 13:14:38    118] 
[03/15 13:14:38    118]     0.00V	    VSS
[03/15 13:14:38    118]     0.90V	    VDD
[03/15 13:14:39    118] Begin Processing Timing Library for Power Calculation
[03/15 13:14:39    118] 
[03/15 13:14:39    118] Begin Processing Timing Library for Power Calculation
[03/15 13:14:39    118] 
[03/15 13:14:39    118] 
[03/15 13:14:39    118] 
[03/15 13:14:39    118] Begin Processing Power Net/Grid for Power Calculation
[03/15 13:14:39    118] 
[03/15 13:14:39    118] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=955.71MB/955.71MB)
[03/15 13:14:39    118] 
[03/15 13:14:39    118] Begin Processing Timing Window Data for Power Calculation
[03/15 13:14:39    118] 
[03/15 13:14:39    119] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=955.71MB/955.71MB)
[03/15 13:14:39    119] 
[03/15 13:14:39    119] Begin Processing User Attributes
[03/15 13:14:39    119] 
[03/15 13:14:39    119] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=955.71MB/955.71MB)
[03/15 13:14:39    119] 
[03/15 13:14:39    119] Begin Processing Signal Activity
[03/15 13:14:39    119] 
[03/15 13:14:40    120] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=959.68MB/959.68MB)
[03/15 13:14:40    120] 
[03/15 13:14:40    120] Begin Power Computation
[03/15 13:14:40    120] 
[03/15 13:14:40    120]       ----------------------------------------------------------
[03/15 13:14:40    120]       # of cell(s) missing both power/leakage table: 0
[03/15 13:14:40    120]       # of cell(s) missing power table: 0
[03/15 13:14:40    120]       # of cell(s) missing leakage table: 0
[03/15 13:14:40    120]       # of MSMV cell(s) missing power_level: 0
[03/15 13:14:40    120]       ----------------------------------------------------------
[03/15 13:14:40    120] 
[03/15 13:14:40    120] 
[03/15 13:14:40    120] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=959.68MB/959.68MB)
[03/15 13:14:40    120] 
[03/15 13:14:40    120] Begin Processing User Attributes
[03/15 13:14:40    120] 
[03/15 13:14:40    120] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=959.68MB/959.68MB)
[03/15 13:14:40    120] 
[03/15 13:14:40    120] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=959.68MB/959.68MB)
[03/15 13:14:40    120] 
[03/15 13:14:41    121] OptMgr: Leakage power optimization took: 14 seconds
[03/15 13:14:41    121] OptMgr: End leakage power optimization
[03/15 13:14:41    121] The useful skew maximum allowed delay is: 0.2
[03/15 13:14:41    121] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:14:41    121] optDesignOneStep: Leakage Power Flow
[03/15 13:14:41    121] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:14:41    121] Info: 1 clock net  excluded from IPO operation.
[03/15 13:14:42    122] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:14:42    122] #spOpts: N=65 
[03/15 13:14:42    122] *info: There are 18 candidate Buffer cells
[03/15 13:14:42    122] *info: There are 18 candidate Inverter cells
[03/15 13:14:44    124] 
[03/15 13:14:44    124] Netlist preparation processing... 
[03/15 13:14:44    124] 
[03/15 13:14:44    124] Constant propagation run...
[03/15 13:14:44    124] CPU of constant propagation run : 0:00:00.0 (mem :1365.1M)
[03/15 13:14:44    124] 
[03/15 13:14:44    124] Dangling output instance removal run...
[03/15 13:14:44    124] CPU of dangling output instance removal run : 0:00:00.0 (mem :1365.1M)
[03/15 13:14:44    124] 
[03/15 13:14:44    124] Dont care observability instance removal run...
[03/15 13:14:44    124] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1365.1M)
[03/15 13:14:44    124] 
[03/15 13:14:44    124] Removed instances... 
[03/15 13:14:44    124] 
[03/15 13:14:44    124] Replaced instances... 
[03/15 13:14:44    124] 
[03/15 13:14:44    124] Removed 0 instance
[03/15 13:14:44    124] 	CPU for removing db instances : 0:00:00.0 (mem :1365.1M)
[03/15 13:14:44    124] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1365.1M)
[03/15 13:14:44    124] CPU of: netlist preparation :0:00:00.0 (mem :1365.1M)
[03/15 13:14:44    124] 
[03/15 13:14:44    124] Mark undriven nets with IPOIgnored run...
[03/15 13:14:44    124] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1365.1M)
[03/15 13:14:44    124] *info: Marking 0 isolation instances dont touch
[03/15 13:14:44    124] *info: Marking 0 level shifter instances dont touch
[03/15 13:14:44    124] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:14:44    124] #spOpts: N=65 mergeVia=F 
[03/15 13:14:44    124] 
[03/15 13:14:44    124] Completed downsize cell map
[03/15 13:14:47    127] Forced downsizing resized 1291 out of 26315 instances
[03/15 13:14:47    127]      #inst not ok to resize: 0
[03/15 13:14:47    127]      #inst with no smaller cells: 20978
[03/15 13:14:47    127] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:14:47    127] optDesignOneStep: Leakage Power Flow
[03/15 13:14:47    127] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:14:47    127] Info: 1 clock net  excluded from IPO operation.
[03/15 13:14:47    127] Begin: Area Reclaim Optimization
[03/15 13:14:48    128] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:14:48    128] #spOpts: N=65 mergeVia=F 
[03/15 13:14:49    129] Reclaim Optimization WNS Slack -13.659  TNS Slack -31177.019 Density 68.46
[03/15 13:14:49    129] +----------+---------+--------+----------+------------+--------+
[03/15 13:14:49    129] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/15 13:14:49    129] +----------+---------+--------+----------+------------+--------+
[03/15 13:14:49    129] |    68.46%|        -| -13.659|-31177.019|   0:00:00.0| 1452.2M|
[03/15 13:14:50    130] |    68.46%|        0| -13.659|-31177.020|   0:00:01.0| 1452.2M|
[03/15 13:14:50    130] |    68.46%|        1| -13.659|-31176.896|   0:00:00.0| 1452.2M|
[03/15 13:14:54    133] |    68.23%|      360| -13.659|-31103.801|   0:00:04.0| 1452.2M|
[03/15 13:14:54    134] |    68.23%|        4| -13.659|-31103.801|   0:00:00.0| 1452.2M|
[03/15 13:14:54    134] |    68.23%|        0| -13.659|-31103.801|   0:00:00.0| 1452.2M|
[03/15 13:14:54    134] +----------+---------+--------+----------+------------+--------+
[03/15 13:14:54    134] Reclaim Optimization End WNS Slack -13.659  TNS Slack -31103.800 Density 68.23
[03/15 13:14:54    134] 
[03/15 13:14:54    134] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 329 **
[03/15 13:14:54    134] --------------------------------------------------------------
[03/15 13:14:54    134] |                                   | Total     | Sequential |
[03/15 13:14:54    134] --------------------------------------------------------------
[03/15 13:14:54    134] | Num insts resized                 |     329  |       0    |
[03/15 13:14:54    134] | Num insts undone                  |      35  |       0    |
[03/15 13:14:54    134] | Num insts Downsized               |     329  |       0    |
[03/15 13:14:54    134] | Num insts Samesized               |       0  |       0    |
[03/15 13:14:54    134] | Num insts Upsized                 |       0  |       0    |
[03/15 13:14:54    134] | Num multiple commits+uncommits    |       0  |       -    |
[03/15 13:14:54    134] --------------------------------------------------------------
[03/15 13:14:54    134] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:14:54    134] 0 Ndr or Layer constraints added by optimization 
[03/15 13:14:54    134] **** End NDR-Layer Usage Statistics ****
[03/15 13:14:54    134] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:07.0) **
[03/15 13:14:54    134] Executing incremental physical updates
[03/15 13:14:54    134] Executing incremental physical updates
[03/15 13:14:54    134] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1293.34M, totSessionCpu=0:02:14).
[03/15 13:14:54    134] Leakage Power Opt: re-selecting buf/inv list 
[03/15 13:14:54    134] Summary for sequential cells idenfication: 
[03/15 13:14:54    134] Identified SBFF number: 199
[03/15 13:14:54    134] Identified MBFF number: 0
[03/15 13:14:54    134] Not identified SBFF number: 0
[03/15 13:14:54    134] Not identified MBFF number: 0
[03/15 13:14:54    134] Number of sequential cells which are not FFs: 104
[03/15 13:14:54    134] 
[03/15 13:14:54    134] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:14:54    134] optDesignOneStep: Leakage Power Flow
[03/15 13:14:54    134] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:14:54    134] Begin: GigaOpt high fanout net optimization
[03/15 13:14:54    134] Info: 1 clock net  excluded from IPO operation.
[03/15 13:14:54    134] Summary for sequential cells idenfication: 
[03/15 13:14:54    134] Identified SBFF number: 199
[03/15 13:14:54    134] Identified MBFF number: 0
[03/15 13:14:54    134] Not identified SBFF number: 0
[03/15 13:14:54    134] Not identified MBFF number: 0
[03/15 13:14:54    134] Number of sequential cells which are not FFs: 104
[03/15 13:14:54    134] 
[03/15 13:14:54    134] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:14:54    134] #spOpts: N=65 
[03/15 13:14:59    138] DEBUG: @coeDRVCandCache::init.
[03/15 13:14:59    138] +----------+---------+--------+----------+------------+--------+
[03/15 13:14:59    138] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/15 13:14:59    138] +----------+---------+--------+----------+------------+--------+
[03/15 13:14:59    138] |    68.23%|        -| -13.659|-31103.800|   0:00:00.0| 1426.9M|
[03/15 13:14:59    138] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 13:14:59    138] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 13:14:59    138] |    68.23%|        -| -13.659|-31103.800|   0:00:00.0| 1426.9M|
[03/15 13:14:59    138] +----------+---------+--------+----------+------------+--------+
[03/15 13:14:59    138] 
[03/15 13:14:59    138] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1426.9M) ***
[03/15 13:14:59    138] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:14:59    138] 0 Ndr or Layer constraints added by optimization 
[03/15 13:14:59    138] **** End NDR-Layer Usage Statistics ****
[03/15 13:14:59    138] DEBUG: @coeDRVCandCache::cleanup.
[03/15 13:14:59    139] End: GigaOpt high fanout net optimization
[03/15 13:14:59    139] Begin: GigaOpt DRV Optimization
[03/15 13:14:59    139] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/15 13:14:59    139] Info: 1 clock net  excluded from IPO operation.
[03/15 13:14:59    139] PhyDesignGrid: maxLocalDensity 3.00
[03/15 13:14:59    139] #spOpts: N=65 mergeVia=F 
[03/15 13:15:01    141] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 13:15:01    141] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/15 13:15:01    141] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 13:15:01    141] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/15 13:15:01    141] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 13:15:01    141] DEBUG: @coeDRVCandCache::init.
[03/15 13:15:01    141] Info: violation cost 122299.546875 (cap = 999.809082, tran = 121269.710938, len = 0.000000, fanout load = 0.000000, fanout count = 30.000000, glitch 0.000000)
[03/15 13:15:01    141] |   494   | 15118   |   456   |    456  |     0   |     0   |     0   |     0   | -13.66 |          0|          0|          0|  68.23  |            |           |
[03/15 13:15:11    151] Info: violation cost 11.037953 (cap = 0.010615, tran = 11.027338, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 13:15:11    151] |    24   |  1179   |     1   |      1  |     0   |     0   |     0   |     0   | -2.48 |        180|          0|        433|  68.66  |   0:00:10.0|    1450.1M|
[03/15 13:15:12    152] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 13:15:12    152] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.48 |          1|          0|         23|  68.67  |   0:00:01.0|    1450.1M|
[03/15 13:15:12    152] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 13:15:12    152] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:15:12    152] 0 Ndr or Layer constraints added by optimization 
[03/15 13:15:12    152] **** End NDR-Layer Usage Statistics ****
[03/15 13:15:12    152] 
[03/15 13:15:12    152] *** Finish DRV Fixing (cpu=0:00:11.3 real=0:00:11.0 mem=1450.1M) ***
[03/15 13:15:12    152] 
[03/15 13:15:12    152] DEBUG: @coeDRVCandCache::cleanup.
[03/15 13:15:12    152] End: GigaOpt DRV Optimization
[03/15 13:15:12    152] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/15 13:15:12    152] Leakage Power Opt: resetting the buf/inv selection
[03/15 13:15:12    152] **optDesign ... cpu = 0:00:52, real = 0:00:51, mem = 1297.7M, totSessionCpu=0:02:33 **
[03/15 13:15:12    152] Leakage Power Opt: re-selecting buf/inv list 
[03/15 13:15:12    152] Summary for sequential cells idenfication: 
[03/15 13:15:12    152] Identified SBFF number: 199
[03/15 13:15:12    152] Identified MBFF number: 0
[03/15 13:15:12    152] Not identified SBFF number: 0
[03/15 13:15:12    152] Not identified MBFF number: 0
[03/15 13:15:12    152] Number of sequential cells which are not FFs: 104
[03/15 13:15:12    152] 
[03/15 13:15:12    152] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:15:12    152] optDesignOneStep: Leakage Power Flow
[03/15 13:15:12    152] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:15:12    152] Begin: GigaOpt Global Optimization
[03/15 13:15:12    152] *info: use new DP (enabled)
[03/15 13:15:12    152] Info: 1 clock net  excluded from IPO operation.
[03/15 13:15:12    152] PhyDesignGrid: maxLocalDensity 1.20
[03/15 13:15:12    152] #spOpts: N=65 mergeVia=F 
[03/15 13:15:12    152] Summary for sequential cells idenfication: 
[03/15 13:15:12    152] Identified SBFF number: 199
[03/15 13:15:12    152] Identified MBFF number: 0
[03/15 13:15:12    152] Not identified SBFF number: 0
[03/15 13:15:12    152] Not identified MBFF number: 0
[03/15 13:15:12    152] Number of sequential cells which are not FFs: 104
[03/15 13:15:12    152] 
[03/15 13:15:16    156] *info: 1 clock net excluded
[03/15 13:15:16    156] *info: 2 special nets excluded.
[03/15 13:15:16    156] *info: 108 no-driver nets excluded.
[03/15 13:15:20    160] ** GigaOpt Global Opt WNS Slack -2.481  TNS Slack -6970.684 
[03/15 13:15:20    160] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:15:20    160] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:15:20    160] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:15:20    160] |  -2.481|-6970.684|    68.67%|   0:00:00.0| 1443.3M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q9_reg_17_/D   |
[03/15 13:15:39    179] |  -2.479|-5951.556|    68.94%|   0:00:19.0| 1517.9M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q9_reg_17_/D   |
[03/15 13:15:54    194] |  -2.192|-5124.195|    69.62%|   0:00:15.0| 1517.8M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
[03/15 13:15:56    196] |  -2.192|-5124.195|    69.62%|   0:00:02.0| 1517.8M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
[03/15 13:16:38    238] |  -1.654|-3560.285|    70.64%|   0:00:42.0| 1517.8M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
[03/15 13:16:49    249] |  -1.654|-3453.835|    70.85%|   0:00:11.0| 1517.8M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
[03/15 13:16:57    257] |  -1.654|-3286.544|    71.08%|   0:00:08.0| 1534.3M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
[03/15 13:16:58    258] |  -1.654|-3286.544|    71.08%|   0:00:01.0| 1534.3M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
[03/15 13:17:14    274] |  -1.466|-2950.948|    71.60%|   0:00:16.0| 1534.3M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q1_reg_12_/D   |
[03/15 13:17:22    282] |  -1.455|-2939.729|    71.66%|   0:00:08.0| 1515.9M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q11_reg_18_/D  |
[03/15 13:17:27    287] |  -1.451|-2913.063|    71.76%|   0:00:05.0| 1535.0M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q11_reg_18_/D  |
[03/15 13:17:28    288] |  -1.451|-2913.063|    71.76%|   0:00:01.0| 1535.0M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q11_reg_18_/D  |
[03/15 13:17:35    295] |  -1.394|-2830.827|    72.17%|   0:00:07.0| 1535.0M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:17:40    300] |  -1.394|-2829.914|    72.18%|   0:00:05.0| 1535.0M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:17:42    302] |  -1.394|-2822.492|    72.22%|   0:00:02.0| 1535.0M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:17:43    303] |  -1.394|-2822.492|    72.22%|   0:00:01.0| 1535.0M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:17:47    307] |  -1.394|-2803.770|    72.36%|   0:00:04.0| 1535.0M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:17:52    312] |  -1.394|-2804.000|    72.31%|   0:00:05.0| 1535.0M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:17:52    312] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:17:52    312] 
[03/15 13:17:52    312] *** Finish pre-CTS Global Setup Fixing (cpu=0:02:32 real=0:02:32 mem=1535.0M) ***
[03/15 13:17:52    312] 
[03/15 13:17:52    312] *** Finish pre-CTS Setup Fixing (cpu=0:02:32 real=0:02:32 mem=1535.0M) ***
[03/15 13:17:52    312] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:17:52    312] Layer 7 has 19 constrained nets 
[03/15 13:17:52    312] **** End NDR-Layer Usage Statistics ****
[03/15 13:17:52    312] ** GigaOpt Global Opt End WNS Slack -1.394  TNS Slack -2804.000 
[03/15 13:17:52    312] End: GigaOpt Global Optimization
[03/15 13:17:52    312] Leakage Power Opt: resetting the buf/inv selection
[03/15 13:17:52    312] 
[03/15 13:17:52    312] Active setup views:
[03/15 13:17:52    312]  WC_VIEW
[03/15 13:17:52    312]   Dominating endpoints: 0
[03/15 13:17:52    312]   Dominating TNS: -0.000
[03/15 13:17:52    312] 
[03/15 13:17:52    312] *** Timing NOT met, worst failing slack is -1.394
[03/15 13:17:52    312] *** Check timing (0:00:00.1)
[03/15 13:17:52    312] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:17:52    312] optDesignOneStep: Leakage Power Flow
[03/15 13:17:52    312] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:17:52    312] Info: 1 clock net  excluded from IPO operation.
[03/15 13:17:52    312] Begin: Area Reclaim Optimization
[03/15 13:17:54    314] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:17:54    314] #spOpts: N=65 mergeVia=F 
[03/15 13:17:54    314] Reclaim Optimization WNS Slack -1.394  TNS Slack -2804.000 Density 72.31
[03/15 13:17:54    314] +----------+---------+--------+---------+------------+--------+
[03/15 13:17:54    314] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 13:17:54    314] +----------+---------+--------+---------+------------+--------+
[03/15 13:17:54    314] |    72.31%|        -|  -1.394|-2804.000|   0:00:00.0| 1499.6M|
[03/15 13:17:57    317] |    72.30%|       21|  -1.394|-2803.377|   0:00:03.0| 1499.6M|
[03/15 13:17:57    317] |    72.30%|        1|  -1.394|-2803.383|   0:00:00.0| 1499.6M|
[03/15 13:17:58    318] |    72.30%|       13|  -1.394|-2803.383|   0:00:01.0| 1499.6M|
[03/15 13:17:59    319] |    72.26%|       33|  -1.394|-2803.358|   0:00:01.0| 1499.6M|
[03/15 13:18:06    326] |    71.82%|      972|  -1.394|-2802.740|   0:00:07.0| 1499.6M|
[03/15 13:18:07    327] |    71.79%|       69|  -1.394|-2802.781|   0:00:01.0| 1499.6M|
[03/15 13:18:07    327] |    71.79%|        5|  -1.394|-2802.794|   0:00:00.0| 1499.6M|
[03/15 13:18:07    327] |    71.79%|        0|  -1.394|-2802.794|   0:00:00.0| 1499.6M|
[03/15 13:18:07    327] +----------+---------+--------+---------+------------+--------+
[03/15 13:18:07    327] Reclaim Optimization End WNS Slack -1.394  TNS Slack -2802.794 Density 71.79
[03/15 13:18:07    327] 
[03/15 13:18:07    327] ** Summary: Restruct = 22 Buffer Deletion = 20 Declone = 16 Resize = 975 **
[03/15 13:18:07    327] --------------------------------------------------------------
[03/15 13:18:07    327] |                                   | Total     | Sequential |
[03/15 13:18:07    327] --------------------------------------------------------------
[03/15 13:18:07    327] | Num insts resized                 |     921  |       0    |
[03/15 13:18:07    327] | Num insts undone                  |      70  |       0    |
[03/15 13:18:07    327] | Num insts Downsized               |     921  |       0    |
[03/15 13:18:07    327] | Num insts Samesized               |       0  |       0    |
[03/15 13:18:07    327] | Num insts Upsized                 |       0  |       0    |
[03/15 13:18:07    327] | Num multiple commits+uncommits    |      56  |       -    |
[03/15 13:18:07    327] --------------------------------------------------------------
[03/15 13:18:07    327] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:18:07    327] Layer 7 has 6 constrained nets 
[03/15 13:18:07    327] **** End NDR-Layer Usage Statistics ****
[03/15 13:18:07    327] ** Finished Core Area Reclaim Optimization (cpu = 0:00:14.9) (real = 0:00:15.0) **
[03/15 13:18:07    327] Executing incremental physical updates
[03/15 13:18:07    327] Executing incremental physical updates
[03/15 13:18:07    327] *** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1350.81M, totSessionCpu=0:05:28).
[03/15 13:18:08    328] setup target slack: 0.1
[03/15 13:18:08    328] extra slack: 0.1
[03/15 13:18:08    328] std delay: 0.0142
[03/15 13:18:08    328] real setup target slack: 0.0142
[03/15 13:18:08    328] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:18:08    328] #spOpts: N=65 
[03/15 13:18:08    328] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 13:18:08    328] [NR-eagl] Started earlyGlobalRoute kernel
[03/15 13:18:08    328] [NR-eagl] Initial Peak syMemory usage = 1350.8 MB
[03/15 13:18:08    328] (I)       Reading DB...
[03/15 13:18:08    328] (I)       congestionReportName   : 
[03/15 13:18:08    328] (I)       buildTerm2TermWires    : 0
[03/15 13:18:08    328] (I)       doTrackAssignment      : 1
[03/15 13:18:08    328] (I)       dumpBookshelfFiles     : 0
[03/15 13:18:08    328] (I)       numThreads             : 1
[03/15 13:18:08    328] [NR-eagl] honorMsvRouteConstraint: false
[03/15 13:18:08    328] (I)       honorPin               : false
[03/15 13:18:08    328] (I)       honorPinGuide          : true
[03/15 13:18:08    328] (I)       honorPartition         : false
[03/15 13:18:08    328] (I)       allowPartitionCrossover: false
[03/15 13:18:08    328] (I)       honorSingleEntry       : true
[03/15 13:18:08    328] (I)       honorSingleEntryStrong : true
[03/15 13:18:08    328] (I)       handleViaSpacingRule   : false
[03/15 13:18:08    328] (I)       PDConstraint           : none
[03/15 13:18:08    328] (I)       expBetterNDRHandling   : false
[03/15 13:18:08    328] [NR-eagl] honorClockSpecNDR      : 0
[03/15 13:18:08    328] (I)       routingEffortLevel     : 3
[03/15 13:18:08    328] [NR-eagl] minRouteLayer          : 2
[03/15 13:18:08    328] [NR-eagl] maxRouteLayer          : 2147483647
[03/15 13:18:08    328] (I)       numRowsPerGCell        : 1
[03/15 13:18:08    328] (I)       speedUpLargeDesign     : 0
[03/15 13:18:08    328] (I)       speedUpBlkViolationClean: 0
[03/15 13:18:08    328] (I)       multiThreadingTA       : 0
[03/15 13:18:08    328] (I)       blockedPinEscape       : 1
[03/15 13:18:08    328] (I)       blkAwareLayerSwitching : 0
[03/15 13:18:08    328] (I)       betterClockWireModeling: 1
[03/15 13:18:08    328] (I)       punchThroughDistance   : 500.00
[03/15 13:18:08    328] (I)       scenicBound            : 1.15
[03/15 13:18:08    328] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 13:18:08    328] (I)       source-to-sink ratio   : 0.00
[03/15 13:18:08    328] (I)       targetCongestionRatioH : 1.00
[03/15 13:18:08    328] (I)       targetCongestionRatioV : 1.00
[03/15 13:18:08    328] (I)       layerCongestionRatio   : 0.70
[03/15 13:18:08    328] (I)       m1CongestionRatio      : 0.10
[03/15 13:18:08    328] (I)       m2m3CongestionRatio    : 0.70
[03/15 13:18:08    328] (I)       localRouteEffort       : 1.00
[03/15 13:18:08    328] (I)       numSitesBlockedByOneVia: 8.00
[03/15 13:18:08    328] (I)       supplyScaleFactorH     : 1.00
[03/15 13:18:08    328] (I)       supplyScaleFactorV     : 1.00
[03/15 13:18:08    328] (I)       highlight3DOverflowFactor: 0.00
[03/15 13:18:08    328] (I)       doubleCutViaModelingRatio: 0.00
[03/15 13:18:08    328] (I)       blockTrack             : 
[03/15 13:18:08    328] (I)       readTROption           : true
[03/15 13:18:08    328] (I)       extraSpacingBothSide   : false
[03/15 13:18:08    328] [NR-eagl] numTracksPerClockWire  : 0
[03/15 13:18:08    328] (I)       routeSelectedNetsOnly  : false
[03/15 13:18:08    328] (I)       before initializing RouteDB syMemory usage = 1371.4 MB
[03/15 13:18:08    328] (I)       starting read tracks
[03/15 13:18:08    328] (I)       build grid graph
[03/15 13:18:08    328] (I)       build grid graph start
[03/15 13:18:08    328] [NR-eagl] Layer1 has no routable track
[03/15 13:18:08    328] [NR-eagl] Layer2 has single uniform track structure
[03/15 13:18:08    328] [NR-eagl] Layer3 has single uniform track structure
[03/15 13:18:08    328] [NR-eagl] Layer4 has single uniform track structure
[03/15 13:18:08    328] [NR-eagl] Layer5 has single uniform track structure
[03/15 13:18:08    328] [NR-eagl] Layer6 has single uniform track structure
[03/15 13:18:08    328] [NR-eagl] Layer7 has single uniform track structure
[03/15 13:18:08    328] [NR-eagl] Layer8 has single uniform track structure
[03/15 13:18:08    328] (I)       build grid graph end
[03/15 13:18:08    328] (I)       Layer1   numNetMinLayer=29383
[03/15 13:18:08    328] (I)       Layer2   numNetMinLayer=0
[03/15 13:18:08    328] (I)       Layer3   numNetMinLayer=0
[03/15 13:18:08    328] (I)       Layer4   numNetMinLayer=0
[03/15 13:18:08    328] (I)       Layer5   numNetMinLayer=0
[03/15 13:18:08    328] (I)       Layer6   numNetMinLayer=0
[03/15 13:18:08    328] (I)       Layer7   numNetMinLayer=6
[03/15 13:18:08    328] (I)       Layer8   numNetMinLayer=0
[03/15 13:18:08    328] (I)       numViaLayers=7
[03/15 13:18:08    328] (I)       end build via table
[03/15 13:18:08    328] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 13:18:08    328] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 13:18:08    328] (I)       readDataFromPlaceDB
[03/15 13:18:08    328] (I)       Read net information..
[03/15 13:18:08    328] [NR-eagl] Read numTotalNets=29389  numIgnoredNets=5
[03/15 13:18:08    328] (I)       Read testcase time = 0.010 seconds
[03/15 13:18:08    328] 
[03/15 13:18:08    328] (I)       totalPins=102577  totalGlobalPin=97297 (94.85%)
[03/15 13:18:08    328] (I)       Model blockage into capacity
[03/15 13:18:08    328] (I)       Read numBlocks=3302  numPreroutedWires=0  numCapScreens=0
[03/15 13:18:08    328] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 13:18:08    328] (I)       blocked area on Layer2 : 36934148800  (4.88%)
[03/15 13:18:08    328] (I)       blocked area on Layer3 : 6025184000  (0.80%)
[03/15 13:18:08    328] (I)       blocked area on Layer4 : 47596899200  (6.28%)
[03/15 13:18:08    328] (I)       blocked area on Layer5 : 0  (0.00%)
[03/15 13:18:08    328] (I)       blocked area on Layer6 : 0  (0.00%)
[03/15 13:18:08    328] (I)       blocked area on Layer7 : 0  (0.00%)
[03/15 13:18:08    328] (I)       blocked area on Layer8 : 0  (0.00%)
[03/15 13:18:08    328] (I)       Modeling time = 0.020 seconds
[03/15 13:18:08    328] 
[03/15 13:18:08    328] (I)       Number of ignored nets = 5
[03/15 13:18:08    328] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 13:18:08    328] (I)       Number of clock nets = 1.  Ignored: No
[03/15 13:18:08    328] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 13:18:08    328] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 13:18:08    328] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 13:18:08    328] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 13:18:08    328] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 13:18:08    328] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 13:18:08    328] (I)       Number of two pin nets which has pins at the same location = 5.  Ignored: Yes
[03/15 13:18:08    328] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 13:18:08    328] (I)       Before initializing earlyGlobalRoute syMemory usage = 1376.1 MB
[03/15 13:18:08    328] (I)       Layer1  viaCost=300.00
[03/15 13:18:08    328] (I)       Layer2  viaCost=100.00
[03/15 13:18:08    328] (I)       Layer3  viaCost=100.00
[03/15 13:18:08    328] (I)       Layer4  viaCost=100.00
[03/15 13:18:08    328] (I)       Layer5  viaCost=100.00
[03/15 13:18:08    328] (I)       Layer6  viaCost=200.00
[03/15 13:18:08    328] (I)       Layer7  viaCost=100.00
[03/15 13:18:08    328] (I)       ---------------------Grid Graph Info--------------------
[03/15 13:18:08    328] (I)       routing area        :  (0, 0) - (872800, 868000)
[03/15 13:18:08    328] (I)       core area           :  (20000, 20000) - (852800, 848000)
[03/15 13:18:08    328] (I)       Site Width          :   400  (dbu)
[03/15 13:18:08    328] (I)       Row Height          :  3600  (dbu)
[03/15 13:18:08    328] (I)       GCell Width         :  3600  (dbu)
[03/15 13:18:08    328] (I)       GCell Height        :  3600  (dbu)
[03/15 13:18:08    328] (I)       grid                :   242   241     8
[03/15 13:18:08    328] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 13:18:08    328] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 13:18:08    328] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 13:18:08    328] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 13:18:08    328] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 13:18:08    328] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/15 13:18:08    328] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 13:18:08    328] (I)       Total num of tracks :     0  2182  2169  2182  2169  2182   542   545
[03/15 13:18:08    328] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 13:18:08    328] (I)       --------------------------------------------------------
[03/15 13:18:08    328] 
[03/15 13:18:08    328] [NR-eagl] ============ Routing rule table ============
[03/15 13:18:08    328] [NR-eagl] Rule id 0. Nets 29384 
[03/15 13:18:08    328] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 13:18:08    328] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 13:18:08    328] [NR-eagl] ========================================
[03/15 13:18:08    328] [NR-eagl] 
[03/15 13:18:08    328] (I)       After initializing earlyGlobalRoute syMemory usage = 1376.1 MB
[03/15 13:18:08    328] (I)       Loading and dumping file time : 0.22 seconds
[03/15 13:18:08    328] (I)       ============= Initialization =============
[03/15 13:18:08    328] (I)       total 2D Cap : 2822646 = (1175031 H, 1647615 V)
[03/15 13:18:08    328] [NR-eagl] Layer group 2: route 29384 net(s) in layer range [2, 8]
[03/15 13:18:08    328] (I)       ============  Phase 1a Route ============
[03/15 13:18:08    328] (I)       Phase 1a runs 0.09 seconds
[03/15 13:18:08    328] (I)       Usage: 364896 = (170406 H, 194490 V) = (14.50% H, 11.80% V) = (3.067e+05um H, 3.501e+05um V)
[03/15 13:18:08    328] (I)       
[03/15 13:18:08    328] (I)       ============  Phase 1b Route ============
[03/15 13:18:08    328] (I)       Usage: 364896 = (170406 H, 194490 V) = (14.50% H, 11.80% V) = (3.067e+05um H, 3.501e+05um V)
[03/15 13:18:08    328] (I)       
[03/15 13:18:08    328] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.568128e+05um
[03/15 13:18:08    328] (I)       ============  Phase 1c Route ============
[03/15 13:18:08    328] (I)       Usage: 364896 = (170406 H, 194490 V) = (14.50% H, 11.80% V) = (3.067e+05um H, 3.501e+05um V)
[03/15 13:18:08    328] (I)       
[03/15 13:18:08    328] (I)       ============  Phase 1d Route ============
[03/15 13:18:08    328] (I)       Usage: 364896 = (170406 H, 194490 V) = (14.50% H, 11.80% V) = (3.067e+05um H, 3.501e+05um V)
[03/15 13:18:08    328] (I)       
[03/15 13:18:08    328] (I)       ============  Phase 1e Route ============
[03/15 13:18:08    328] (I)       Phase 1e runs 0.00 seconds
[03/15 13:18:08    328] (I)       Usage: 364896 = (170406 H, 194490 V) = (14.50% H, 11.80% V) = (3.067e+05um H, 3.501e+05um V)
[03/15 13:18:08    328] (I)       
[03/15 13:18:08    328] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.568128e+05um
[03/15 13:18:08    328] [NR-eagl] 
[03/15 13:18:08    328] (I)       ============  Phase 1l Route ============
[03/15 13:18:08    328] (I)       dpBasedLA: time=0.10  totalOF=4435  totalVia=196961  totalWL=364892  total(Via+WL)=561853 
[03/15 13:18:08    328] (I)       Total Global Routing Runtime: 0.30 seconds
[03/15 13:18:08    328] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 13:18:08    328] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 13:18:08    328] (I)       
[03/15 13:18:08    328] [NR-eagl] End Peak syMemory usage = 1376.1 MB
[03/15 13:18:08    328] [NR-eagl] Early Global Router Kernel+IO runtime : 0.54 seconds
[03/15 13:18:08    328] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 13:18:08    328] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/15 13:18:08    328] 
[03/15 13:18:08    328] ** np local hotspot detection info verbose **
[03/15 13:18:08    328] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/15 13:18:08    328] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/15 13:18:08    328] 
[03/15 13:18:08    329] #spOpts: N=65 
[03/15 13:18:08    329] Apply auto density screen in post-place stage.
[03/15 13:18:08    329] Auto density screen increases utilization from 0.718 to 0.718
[03/15 13:18:08    329] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1376.1M
[03/15 13:18:08    329] *** Starting refinePlace (0:05:29 mem=1376.1M) ***
[03/15 13:18:08    329] Total net bbox length = 5.434e+05 (2.522e+05 2.912e+05) (ext = 3.487e+04)
[03/15 13:18:08    329] default core: bins with density >  0.75 = 37.1 % ( 205 / 552 )
[03/15 13:18:09    329] Density distribution unevenness ratio = 5.046%
[03/15 13:18:09    329] RPlace IncrNP: Rollback Lev = -5
[03/15 13:18:09    329] RPlace: Density =1.002222, incremental np is triggered.
[03/15 13:18:09    329] incr SKP is on..., with optDC mode
[03/15 13:18:09    329] tdgpInitIgnoreNetLoadFix on 
[03/15 13:18:10    330] (cpu=0:00:01.2 mem=1376.1M) ***
[03/15 13:18:10    330] *** Build Virtual Sizing Timing Model
[03/15 13:18:10    330] (cpu=0:00:01.5 mem=1376.1M) ***
[03/15 13:18:14    333] Congestion driven padding in post-place stage.
[03/15 13:18:14    333] Congestion driven padding increases utilization from 0.927 to 0.930
[03/15 13:18:14    333] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1428.9M
[03/15 13:20:29    469] default core: bins with density >  0.75 = 37.1 % ( 205 / 552 )
[03/15 13:20:29    469] Density distribution unevenness ratio = 6.563%
[03/15 13:20:29    469] RPlace postIncrNP: Density = 1.002222 -> 1.081111.
[03/15 13:20:29    469] RPlace postIncrNP Info: Density distribution changes:
[03/15 13:20:29    469] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 13:20:29    469] [1.05 - 1.10] :	 0 (0.00%) -> 1 (0.18%)
[03/15 13:20:29    469] [1.00 - 1.05] :	 1 (0.18%) -> 4 (0.72%)
[03/15 13:20:29    469] [0.95 - 1.00] :	 8 (1.45%) -> 4 (0.72%)
[03/15 13:20:29    469] [0.90 - 0.95] :	 11 (1.99%) -> 29 (5.25%)
[03/15 13:20:29    469] [0.85 - 0.90] :	 31 (5.62%) -> 26 (4.71%)
[03/15 13:20:29    469] [0.80 - 0.85] :	 68 (12.32%) -> 66 (11.96%)
[03/15 13:20:29    469] [CPU] RefinePlace/IncrNP (cpu=0:02:20, real=0:02:21, mem=1535.4MB) @(0:05:29 - 0:07:49).
[03/15 13:20:29    469] Move report: incrNP moves 27146 insts, mean move: 23.51 um, max move: 192.20 um
[03/15 13:20:29    469] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/FE_OFC53_n16): (242.80, 226.00) --> (327.00, 334.00)
[03/15 13:20:29    469] Move report: Timing Driven Placement moves 27146 insts, mean move: 23.51 um, max move: 192.20 um
[03/15 13:20:29    469] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/FE_OFC53_n16): (242.80, 226.00) --> (327.00, 334.00)
[03/15 13:20:29    469] 	Runtime: CPU: 0:02:20 REAL: 0:02:21 MEM: 1535.4MB
[03/15 13:20:29    469] Starting refinePlace ...
[03/15 13:20:29    469] default core: bins with density >  0.75 = 37.1 % ( 205 / 552 )
[03/15 13:20:29    469] Density distribution unevenness ratio = 6.561%
[03/15 13:20:30    469]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 13:20:30    469] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1535.4MB) @(0:07:49 - 0:07:50).
[03/15 13:20:30    469] Move report: preRPlace moves 8370 insts, mean move: 0.76 um, max move: 6.20 um
[03/15 13:20:30    469] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U265): (96.20, 182.80) --> (93.60, 179.20)
[03/15 13:20:30    469] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/15 13:20:30    469] wireLenOptFixPriorityInst 0 inst fixed
[03/15 13:20:30    469] Placement tweakage begins.
[03/15 13:20:30    469] wire length = 6.165e+05
[03/15 13:20:32    472] wire length = 5.886e+05
[03/15 13:20:32    472] Placement tweakage ends.
[03/15 13:20:32    472] Move report: tweak moves 3085 insts, mean move: 2.44 um, max move: 47.80 um
[03/15 13:20:32    472] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/FE_OFC53_n16): (327.00, 334.00) --> (279.20, 334.00)
[03/15 13:20:32    472] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.4, real=0:00:02.0, mem=1535.4MB) @(0:07:50 - 0:07:52).
[03/15 13:20:32    472] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:20:32    472] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1535.4MB) @(0:07:52 - 0:07:52).
[03/15 13:20:32    472] Move report: Detail placement moves 9671 insts, mean move: 1.28 um, max move: 47.80 um
[03/15 13:20:32    472] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/FE_OFC53_n16): (327.00, 334.00) --> (279.20, 334.00)
[03/15 13:20:32    472] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1535.4MB
[03/15 13:20:32    472] Statistics of distance of Instance movement in refine placement:
[03/15 13:20:32    472]   maximum (X+Y) =       189.40 um
[03/15 13:20:32    472]   inst (qmem_instance/FE_OFC395_n108) with max move: (14, 352) -> (13.6, 163)
[03/15 13:20:32    472]   mean    (X+Y) =        23.54 um
[03/15 13:20:32    472] Total instances flipped for WireLenOpt: 1711
[03/15 13:20:32    472] Total instances flipped, including legalization: 2
[03/15 13:20:32    472] Summary Report:
[03/15 13:20:32    472] Instances move: 27144 (out of 27154 movable)
[03/15 13:20:32    472] Mean displacement: 23.54 um
[03/15 13:20:32    472] Max displacement: 189.40 um (Instance: qmem_instance/FE_OFC395_n108) (14, 352) -> (13.6, 163)
[03/15 13:20:32    472] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKBD6
[03/15 13:20:32    472] Total instances moved : 27144
[03/15 13:20:32    472] Total net bbox length = 4.615e+05 (2.109e+05 2.506e+05) (ext = 3.303e+04)
[03/15 13:20:32    472] Runtime: CPU: 0:02:23 REAL: 0:02:24 MEM: 1535.4MB
[03/15 13:20:32    472] [CPU] RefinePlace/total (cpu=0:02:23, real=0:02:24, mem=1535.4MB) @(0:05:29 - 0:07:52).
[03/15 13:20:32    472] *** Finished refinePlace (0:07:52 mem=1535.4M) ***
[03/15 13:20:32    472] #spOpts: N=65 
[03/15 13:20:32    472] default core: bins with density >  0.75 = 37.9 % ( 209 / 552 )
[03/15 13:20:32    472] Density distribution unevenness ratio = 6.422%
[03/15 13:20:32    472] Trial Route Overflow 0(H) 0(V)
[03/15 13:20:32    472] Starting congestion repair ...
[03/15 13:20:32    472] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/15 13:20:32    472] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 13:20:32    472] (I)       Reading DB...
[03/15 13:20:33    472] (I)       congestionReportName   : 
[03/15 13:20:33    472] (I)       buildTerm2TermWires    : 1
[03/15 13:20:33    472] (I)       doTrackAssignment      : 1
[03/15 13:20:33    472] (I)       dumpBookshelfFiles     : 0
[03/15 13:20:33    472] (I)       numThreads             : 1
[03/15 13:20:33    472] [NR-eagl] honorMsvRouteConstraint: false
[03/15 13:20:33    472] (I)       honorPin               : false
[03/15 13:20:33    472] (I)       honorPinGuide          : true
[03/15 13:20:33    472] (I)       honorPartition         : false
[03/15 13:20:33    472] (I)       allowPartitionCrossover: false
[03/15 13:20:33    472] (I)       honorSingleEntry       : true
[03/15 13:20:33    472] (I)       honorSingleEntryStrong : true
[03/15 13:20:33    472] (I)       handleViaSpacingRule   : false
[03/15 13:20:33    472] (I)       PDConstraint           : none
[03/15 13:20:33    472] (I)       expBetterNDRHandling   : false
[03/15 13:20:33    472] [NR-eagl] honorClockSpecNDR      : 0
[03/15 13:20:33    472] (I)       routingEffortLevel     : 3
[03/15 13:20:33    472] [NR-eagl] minRouteLayer          : 2
[03/15 13:20:33    472] [NR-eagl] maxRouteLayer          : 2147483647
[03/15 13:20:33    472] (I)       numRowsPerGCell        : 1
[03/15 13:20:33    472] (I)       speedUpLargeDesign     : 0
[03/15 13:20:33    472] (I)       speedUpBlkViolationClean: 0
[03/15 13:20:33    472] (I)       multiThreadingTA       : 0
[03/15 13:20:33    472] (I)       blockedPinEscape       : 1
[03/15 13:20:33    472] (I)       blkAwareLayerSwitching : 0
[03/15 13:20:33    472] (I)       betterClockWireModeling: 1
[03/15 13:20:33    472] (I)       punchThroughDistance   : 500.00
[03/15 13:20:33    472] (I)       scenicBound            : 1.15
[03/15 13:20:33    472] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 13:20:33    472] (I)       source-to-sink ratio   : 0.00
[03/15 13:20:33    472] (I)       targetCongestionRatioH : 1.00
[03/15 13:20:33    472] (I)       targetCongestionRatioV : 1.00
[03/15 13:20:33    472] (I)       layerCongestionRatio   : 0.70
[03/15 13:20:33    472] (I)       m1CongestionRatio      : 0.10
[03/15 13:20:33    472] (I)       m2m3CongestionRatio    : 0.70
[03/15 13:20:33    472] (I)       localRouteEffort       : 1.00
[03/15 13:20:33    472] (I)       numSitesBlockedByOneVia: 8.00
[03/15 13:20:33    472] (I)       supplyScaleFactorH     : 1.00
[03/15 13:20:33    472] (I)       supplyScaleFactorV     : 1.00
[03/15 13:20:33    472] (I)       highlight3DOverflowFactor: 0.00
[03/15 13:20:33    472] (I)       doubleCutViaModelingRatio: 0.00
[03/15 13:20:33    472] (I)       blockTrack             : 
[03/15 13:20:33    472] (I)       readTROption           : true
[03/15 13:20:33    472] (I)       extraSpacingBothSide   : false
[03/15 13:20:33    472] [NR-eagl] numTracksPerClockWire  : 0
[03/15 13:20:33    472] (I)       routeSelectedNetsOnly  : false
[03/15 13:20:33    472] (I)       before initializing RouteDB syMemory usage = 1535.4 MB
[03/15 13:20:33    472] (I)       starting read tracks
[03/15 13:20:33    472] (I)       build grid graph
[03/15 13:20:33    472] (I)       build grid graph start
[03/15 13:20:33    472] [NR-eagl] Layer1 has no routable track
[03/15 13:20:33    472] [NR-eagl] Layer2 has single uniform track structure
[03/15 13:20:33    472] [NR-eagl] Layer3 has single uniform track structure
[03/15 13:20:33    472] [NR-eagl] Layer4 has single uniform track structure
[03/15 13:20:33    472] [NR-eagl] Layer5 has single uniform track structure
[03/15 13:20:33    472] [NR-eagl] Layer6 has single uniform track structure
[03/15 13:20:33    472] [NR-eagl] Layer7 has single uniform track structure
[03/15 13:20:33    472] [NR-eagl] Layer8 has single uniform track structure
[03/15 13:20:33    472] (I)       build grid graph end
[03/15 13:20:33    472] (I)       Layer1   numNetMinLayer=29383
[03/15 13:20:33    472] (I)       Layer2   numNetMinLayer=0
[03/15 13:20:33    472] (I)       Layer3   numNetMinLayer=0
[03/15 13:20:33    472] (I)       Layer4   numNetMinLayer=0
[03/15 13:20:33    472] (I)       Layer5   numNetMinLayer=0
[03/15 13:20:33    472] (I)       Layer6   numNetMinLayer=0
[03/15 13:20:33    472] (I)       Layer7   numNetMinLayer=6
[03/15 13:20:33    472] (I)       Layer8   numNetMinLayer=0
[03/15 13:20:33    472] (I)       numViaLayers=7
[03/15 13:20:33    472] (I)       end build via table
[03/15 13:20:33    472] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 13:20:33    472] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 13:20:33    472] (I)       readDataFromPlaceDB
[03/15 13:20:33    472] (I)       Read net information..
[03/15 13:20:33    472] [NR-eagl] Read numTotalNets=29389  numIgnoredNets=0
[03/15 13:20:33    472] (I)       Read testcase time = 0.010 seconds
[03/15 13:20:33    472] 
[03/15 13:20:33    472] (I)       totalPins=102587  totalGlobalPin=100009 (97.49%)
[03/15 13:20:33    472] (I)       Model blockage into capacity
[03/15 13:20:33    472] (I)       Read numBlocks=3302  numPreroutedWires=0  numCapScreens=0
[03/15 13:20:33    472] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 13:20:33    472] (I)       blocked area on Layer2 : 36934148800  (4.88%)
[03/15 13:20:33    472] (I)       blocked area on Layer3 : 6025184000  (0.80%)
[03/15 13:20:33    472] (I)       blocked area on Layer4 : 47596899200  (6.28%)
[03/15 13:20:33    472] (I)       blocked area on Layer5 : 0  (0.00%)
[03/15 13:20:33    472] (I)       blocked area on Layer6 : 0  (0.00%)
[03/15 13:20:33    472] (I)       blocked area on Layer7 : 0  (0.00%)
[03/15 13:20:33    472] (I)       blocked area on Layer8 : 0  (0.00%)
[03/15 13:20:33    472] (I)       Modeling time = 0.020 seconds
[03/15 13:20:33    472] 
[03/15 13:20:33    472] (I)       Number of ignored nets = 0
[03/15 13:20:33    472] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 13:20:33    472] (I)       Number of clock nets = 1.  Ignored: No
[03/15 13:20:33    472] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 13:20:33    472] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 13:20:33    472] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 13:20:33    472] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 13:20:33    472] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 13:20:33    472] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 13:20:33    472] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 13:20:33    472] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 13:20:33    472] (I)       Before initializing earlyGlobalRoute syMemory usage = 1535.4 MB
[03/15 13:20:33    472] (I)       Layer1  viaCost=300.00
[03/15 13:20:33    472] (I)       Layer2  viaCost=100.00
[03/15 13:20:33    472] (I)       Layer3  viaCost=100.00
[03/15 13:20:33    472] (I)       Layer4  viaCost=100.00
[03/15 13:20:33    472] (I)       Layer5  viaCost=100.00
[03/15 13:20:33    472] (I)       Layer6  viaCost=200.00
[03/15 13:20:33    472] (I)       Layer7  viaCost=100.00
[03/15 13:20:33    472] (I)       ---------------------Grid Graph Info--------------------
[03/15 13:20:33    472] (I)       routing area        :  (0, 0) - (872800, 868000)
[03/15 13:20:33    472] (I)       core area           :  (20000, 20000) - (852800, 848000)
[03/15 13:20:33    472] (I)       Site Width          :   400  (dbu)
[03/15 13:20:33    472] (I)       Row Height          :  3600  (dbu)
[03/15 13:20:33    472] (I)       GCell Width         :  3600  (dbu)
[03/15 13:20:33    472] (I)       GCell Height        :  3600  (dbu)
[03/15 13:20:33    472] (I)       grid                :   242   241     8
[03/15 13:20:33    472] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 13:20:33    472] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 13:20:33    472] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 13:20:33    472] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 13:20:33    472] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 13:20:33    472] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/15 13:20:33    472] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 13:20:33    472] (I)       Total num of tracks :     0  2182  2169  2182  2169  2182   542   545
[03/15 13:20:33    472] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 13:20:33    472] (I)       --------------------------------------------------------
[03/15 13:20:33    472] 
[03/15 13:20:33    472] [NR-eagl] ============ Routing rule table ============
[03/15 13:20:33    472] [NR-eagl] Rule id 0. Nets 29389 
[03/15 13:20:33    472] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 13:20:33    472] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 13:20:33    472] [NR-eagl] ========================================
[03/15 13:20:33    472] [NR-eagl] 
[03/15 13:20:33    472] (I)       After initializing earlyGlobalRoute syMemory usage = 1535.4 MB
[03/15 13:20:33    472] (I)       Loading and dumping file time : 0.20 seconds
[03/15 13:20:33    472] (I)       ============= Initialization =============
[03/15 13:20:33    472] (I)       total 2D Cap : 2822646 = (1175031 H, 1647615 V)
[03/15 13:20:33    472] [NR-eagl] Layer group 2: route 29389 net(s) in layer range [2, 8]
[03/15 13:20:33    472] (I)       ============  Phase 1a Route ============
[03/15 13:20:33    472] (I)       Phase 1a runs 0.07 seconds
[03/15 13:20:33    472] (I)       Usage: 316155 = (146576 H, 169579 V) = (12.47% H, 10.29% V) = (2.638e+05um H, 3.052e+05um V)
[03/15 13:20:33    472] (I)       
[03/15 13:20:33    472] (I)       ============  Phase 1b Route ============
[03/15 13:20:33    472] (I)       Usage: 316155 = (146576 H, 169579 V) = (12.47% H, 10.29% V) = (2.638e+05um H, 3.052e+05um V)
[03/15 13:20:33    472] (I)       
[03/15 13:20:33    472] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.690790e+05um
[03/15 13:20:33    472] (I)       ============  Phase 1c Route ============
[03/15 13:20:33    472] (I)       Usage: 316155 = (146576 H, 169579 V) = (12.47% H, 10.29% V) = (2.638e+05um H, 3.052e+05um V)
[03/15 13:20:33    472] (I)       
[03/15 13:20:33    472] (I)       ============  Phase 1d Route ============
[03/15 13:20:33    472] (I)       Usage: 316155 = (146576 H, 169579 V) = (12.47% H, 10.29% V) = (2.638e+05um H, 3.052e+05um V)
[03/15 13:20:33    472] (I)       
[03/15 13:20:33    472] (I)       ============  Phase 1e Route ============
[03/15 13:20:33    472] (I)       Phase 1e runs 0.00 seconds
[03/15 13:20:33    472] (I)       Usage: 316155 = (146576 H, 169579 V) = (12.47% H, 10.29% V) = (2.638e+05um H, 3.052e+05um V)
[03/15 13:20:33    472] (I)       
[03/15 13:20:33    472] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.690790e+05um
[03/15 13:20:33    472] [NR-eagl] 
[03/15 13:20:33    472] (I)       ============  Phase 1l Route ============
[03/15 13:20:33    472] (I)       dpBasedLA: time=0.08  totalOF=2324  totalVia=194784  totalWL=316151  total(Via+WL)=510935 
[03/15 13:20:33    472] (I)       Total Global Routing Runtime: 0.25 seconds
[03/15 13:20:33    472] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 13:20:33    472] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 13:20:33    472] (I)       
[03/15 13:20:33    472] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 13:20:33    472] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/15 13:20:33    472] 
[03/15 13:20:33    472] ** np local hotspot detection info verbose **
[03/15 13:20:33    472] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/15 13:20:33    472] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/15 13:20:33    472] 
[03/15 13:20:33    472] describeCongestion: hCong = 0.00 vCong = 0.00
[03/15 13:20:33    472] Skipped repairing congestion.
[03/15 13:20:33    472] (I)       ============= track Assignment ============
[03/15 13:20:33    472] (I)       extract Global 3D Wires
[03/15 13:20:33    472] (I)       Extract Global WL : time=0.01
[03/15 13:20:33    472] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 13:20:33    472] (I)       Initialization real time=0.01 seconds
[03/15 13:20:33    473] (I)       Kernel real time=0.35 seconds
[03/15 13:20:33    473] (I)       End Greedy Track Assignment
[03/15 13:20:33    473] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 102344
[03/15 13:20:33    473] [NR-eagl] Layer2(M2)(V) length: 2.164038e+05um, number of vias: 144627
[03/15 13:20:33    473] [NR-eagl] Layer3(M3)(H) length: 2.345220e+05um, number of vias: 8185
[03/15 13:20:33    473] [NR-eagl] Layer4(M4)(V) length: 8.835592e+04um, number of vias: 2276
[03/15 13:20:33    473] [NR-eagl] Layer5(M5)(H) length: 3.066318e+04um, number of vias: 1064
[03/15 13:20:33    473] [NR-eagl] Layer6(M6)(V) length: 6.212065e+03um, number of vias: 684
[03/15 13:20:33    473] [NR-eagl] Layer7(M7)(H) length: 4.109000e+03um, number of vias: 867
[03/15 13:20:33    473] [NR-eagl] Layer8(M8)(V) length: 3.573800e+03um, number of vias: 0
[03/15 13:20:33    473] [NR-eagl] Total length: 5.838397e+05um, number of vias: 260047
[03/15 13:20:34    473] End of congRepair (cpu=0:00:01.2, real=0:00:02.0)
[03/15 13:20:34    473] Start to check current routing status for nets...
[03/15 13:20:34    473] Using hname+ instead name for net compare
[03/15 13:20:34    473] All nets are already routed correctly.
[03/15 13:20:34    473] End to check current routing status for nets (mem=1392.5M)
[03/15 13:20:34    473] Extraction called for design 'core' of instances=27154 and nets=29500 using extraction engine 'preRoute' .
[03/15 13:20:34    473] PreRoute RC Extraction called for design core.
[03/15 13:20:34    473] RC Extraction called in multi-corner(2) mode.
[03/15 13:20:34    473] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 13:20:34    473] RCMode: PreRoute
[03/15 13:20:34    473]       RC Corner Indexes            0       1   
[03/15 13:20:34    473] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 13:20:34    473] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 13:20:34    473] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 13:20:34    473] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 13:20:34    473] Shrink Factor                : 1.00000
[03/15 13:20:34    473] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 13:20:34    473] Using capacitance table file ...
[03/15 13:20:34    473] Updating RC grid for preRoute extraction ...
[03/15 13:20:34    473] Initializing multi-corner capacitance tables ... 
[03/15 13:20:34    473] Initializing multi-corner resistance tables ...
[03/15 13:20:34    474] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1392.496M)
[03/15 13:20:35    474] Compute RC Scale Done ...
[03/15 13:20:35    474] **optDesign ... cpu = 0:06:14, real = 0:06:14, mem = 1381.7M, totSessionCpu=0:07:55 **
[03/15 13:20:35    474] #################################################################################
[03/15 13:20:35    474] # Design Stage: PreRoute
[03/15 13:20:35    474] # Design Name: core
[03/15 13:20:35    474] # Design Mode: 65nm
[03/15 13:20:35    474] # Analysis Mode: MMMC Non-OCV 
[03/15 13:20:35    474] # Parasitics Mode: No SPEF/RCDB
[03/15 13:20:35    474] # Signoff Settings: SI Off 
[03/15 13:20:35    474] #################################################################################
[03/15 13:20:36    475] AAE_INFO: 1 threads acquired from CTE.
[03/15 13:20:36    475] Calculate delays in BcWc mode...
[03/15 13:20:36    475] Topological Sorting (CPU = 0:00:00.1, MEM = 1387.9M, InitMEM = 1383.7M)
[03/15 13:20:39    479] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 13:20:39    479] End delay calculation. (MEM=1461.66 CPU=0:00:03.4 REAL=0:00:03.0)
[03/15 13:20:39    479] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1461.7M) ***
[03/15 13:20:40    479] *** Timing NOT met, worst failing slack is -1.371
[03/15 13:20:40    479] *** Check timing (0:00:05.0)
[03/15 13:20:40    479] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:20:40    479] optDesignOneStep: Leakage Power Flow
[03/15 13:20:40    479] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:20:40    479] Begin: GigaOpt Optimization in TNS mode
[03/15 13:20:40    479] Effort level <high> specified for reg2reg path_group
[03/15 13:20:42    481] Info: 1 clock net  excluded from IPO operation.
[03/15 13:20:42    481] PhyDesignGrid: maxLocalDensity 0.95
[03/15 13:20:42    481] #spOpts: N=65 
[03/15 13:20:42    481] Core basic site is core
[03/15 13:20:42    481] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 13:20:45    485] *info: 1 clock net excluded
[03/15 13:20:45    485] *info: 2 special nets excluded.
[03/15 13:20:45    485] *info: 111 no-driver nets excluded.
[03/15 13:20:46    486] ** GigaOpt Optimizer WNS Slack -1.371 TNS Slack -2715.289 Density 71.79
[03/15 13:20:46    486] Optimizer TNS Opt
[03/15 13:20:46    486] Active Path Group: reg2reg  
[03/15 13:20:46    486] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:20:46    486] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:20:46    486] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:20:46    486] |  -1.371|   -1.371|-2714.836|-2715.289|    71.79%|   0:00:00.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 13:20:46    486] |  -1.350|   -1.350|-2710.327|-2710.780|    71.79%|   0:00:00.0| 1539.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 13:20:47    486] |  -1.341|   -1.341|-2695.239|-2695.692|    71.80%|   0:00:01.0| 1539.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 13:20:47    487] |  -1.336|   -1.336|-2685.966|-2686.419|    71.80%|   0:00:00.0| 1539.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 13:20:47    487] |  -1.326|   -1.326|-2678.591|-2679.044|    71.81%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 13:20:47    487] |  -1.304|   -1.304|-2670.220|-2670.673|    71.82%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
[03/15 13:20:48    487] |  -1.296|   -1.296|-2651.385|-2651.838|    71.83%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
[03/15 13:20:48    488] |  -1.292|   -1.292|-2609.997|-2610.450|    71.85%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
[03/15 13:20:48    488] |  -1.280|   -1.280|-2602.580|-2603.033|    71.86%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
[03/15 13:20:49    488] |  -1.263|   -1.263|-2590.630|-2591.083|    71.88%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
[03/15 13:20:49    489] |  -1.256|   -1.256|-2570.670|-2571.123|    71.91%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
[03/15 13:20:50    489] |  -1.247|   -1.247|-2556.398|-2556.851|    71.92%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
[03/15 13:20:50    489] |  -1.229|   -1.229|-2545.924|-2546.377|    71.92%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_19_/D  |
[03/15 13:20:50    490] |  -1.222|   -1.222|-2524.463|-2524.916|    71.93%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:20:51    490] |  -1.211|   -1.211|-2502.781|-2503.234|    71.93%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_15_/D  |
[03/15 13:20:51    491] |  -1.204|   -1.204|-2485.415|-2485.868|    71.94%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
[03/15 13:20:52    491] |  -1.200|   -1.200|-2470.247|-2470.699|    71.94%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
[03/15 13:20:52    492] |  -1.188|   -1.188|-2457.210|-2457.663|    71.95%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:20:53    492] |  -1.183|   -1.183|-2445.478|-2445.931|    71.96%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
[03/15 13:20:53    493] |  -1.175|   -1.175|-2434.990|-2435.443|    71.96%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/15 13:20:54    493] |  -1.169|   -1.169|-2425.877|-2426.330|    71.97%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/15 13:20:54    494] |  -1.163|   -1.163|-2414.097|-2414.550|    71.98%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_15_/D  |
[03/15 13:20:55    495] |  -1.159|   -1.159|-2406.969|-2407.421|    71.99%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_15_/D   |
[03/15 13:20:56    495] |  -1.155|   -1.155|-2398.795|-2399.248|    72.00%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/15 13:20:56    496] |  -1.155|   -1.155|-2390.831|-2391.284|    72.00%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/15 13:20:57    496] |  -1.155|   -1.155|-2389.529|-2389.981|    72.01%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/15 13:20:57    497] |  -1.142|   -1.142|-2382.148|-2382.601|    72.03%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:20:58    498] |  -1.138|   -1.138|-2368.867|-2369.320|    72.05%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/15 13:20:59    499] |  -1.138|   -1.138|-2362.811|-2363.264|    72.05%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/15 13:20:59    499] |  -1.138|   -1.138|-2362.806|-2363.259|    72.05%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/15 13:21:00    499] |  -1.134|   -1.134|-2357.781|-2358.234|    72.08%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:01    501] |  -1.128|   -1.128|-2350.241|-2350.694|    72.10%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:21:02    501] |  -1.125|   -1.125|-2342.740|-2343.193|    72.11%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 13:21:02    502] |  -1.125|   -1.125|-2341.157|-2341.610|    72.12%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 13:21:02    502] |  -1.125|   -1.125|-2341.102|-2341.555|    72.12%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 13:21:03    502] |  -1.120|   -1.120|-2330.001|-2330.454|    72.15%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:03    503] |  -1.120|   -1.120|-2324.073|-2324.526|    72.16%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:03    503] |  -1.120|   -1.120|-2323.585|-2324.038|    72.16%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:04    503] |  -1.119|   -1.119|-2323.569|-2324.021|    72.18%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:04    503] |  -1.118|   -1.118|-2322.143|-2322.596|    72.18%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 13:21:04    504] |  -1.118|   -1.118|-2321.404|-2321.857|    72.19%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 13:21:04    504] |  -1.116|   -1.116|-2320.000|-2320.453|    72.21%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_17_/D   |
[03/15 13:21:04    504] |  -1.116|   -1.116|-2319.387|-2319.840|    72.22%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_17_/D   |
[03/15 13:21:04    504] |  -1.116|   -1.116|-2319.248|-2319.701|    72.22%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_17_/D   |
[03/15 13:21:05    504] |  -1.114|   -1.114|-2316.752|-2317.205|    72.23%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/15 13:21:05    505] |  -1.114|   -1.114|-2314.798|-2315.251|    72.24%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/15 13:21:05    505] |  -1.111|   -1.111|-2313.366|-2313.819|    72.25%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_17_/D   |
[03/15 13:21:05    505] |  -1.111|   -1.111|-2309.009|-2309.462|    72.26%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_17_/D   |
[03/15 13:21:06    505] |  -1.108|   -1.108|-2307.324|-2307.777|    72.28%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:06    506] |  -1.108|   -1.108|-2305.121|-2305.574|    72.29%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:06    506] |  -1.108|   -1.108|-2304.648|-2305.101|    72.29%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:06    506] |  -1.105|   -1.105|-2303.799|-2304.252|    72.31%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
[03/15 13:21:07    507] |  -1.105|   -1.105|-2302.675|-2303.128|    72.32%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
[03/15 13:21:07    507] |  -1.104|   -1.104|-2300.385|-2300.838|    72.32%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
[03/15 13:21:08    507] |  -1.104|   -1.104|-2297.382|-2297.835|    72.33%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
[03/15 13:21:08    508] |  -1.102|   -1.102|-2297.182|-2297.635|    72.35%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/15 13:21:08    508] |  -1.102|   -1.102|-2296.689|-2297.142|    72.35%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/15 13:21:08    508] |  -1.102|   -1.102|-2294.701|-2295.154|    72.36%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:09    508] |  -1.102|   -1.102|-2292.884|-2293.337|    72.36%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:09    509] |  -1.100|   -1.100|-2291.583|-2292.036|    72.36%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_12_/D  |
[03/15 13:21:09    509] |  -1.100|   -1.100|-2289.244|-2289.696|    72.37%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_12_/D  |
[03/15 13:21:10    509] |  -1.100|   -1.100|-2289.178|-2289.631|    72.37%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_12_/D  |
[03/15 13:21:10    510] |  -1.095|   -1.095|-2286.912|-2287.365|    72.39%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
[03/15 13:21:11    510] |  -1.095|   -1.095|-2279.963|-2280.415|    72.40%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
[03/15 13:21:11    511] |  -1.092|   -1.092|-2278.862|-2279.315|    72.43%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 13:21:11    511] |  -1.092|   -1.092|-2277.816|-2278.269|    72.44%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 13:21:11    511] |  -1.092|   -1.092|-2277.750|-2278.203|    72.44%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
[03/15 13:21:12    511] |  -1.089|   -1.089|-2276.981|-2277.434|    72.45%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:21:12    511] |  -1.089|   -1.089|-2276.076|-2276.529|    72.45%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:21:12    511] |  -1.089|   -1.089|-2276.048|-2276.501|    72.45%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:21:12    512] |  -1.088|   -1.088|-2274.434|-2274.886|    72.47%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
[03/15 13:21:12    512] |  -1.088|   -1.088|-2273.104|-2273.557|    72.48%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
[03/15 13:21:12    512] |  -1.088|   -1.088|-2273.017|-2273.469|    72.48%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
[03/15 13:21:13    512] |  -1.086|   -1.086|-2272.484|-2272.937|    72.50%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
[03/15 13:21:13    513] |  -1.086|   -1.086|-2272.081|-2272.533|    72.50%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
[03/15 13:21:13    513] |  -1.085|   -1.085|-2271.088|-2271.541|    72.51%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
[03/15 13:21:14    513] |  -1.084|   -1.084|-2269.256|-2269.709|    72.51%|   0:00:01.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:14    513] |  -1.084|   -1.084|-2265.865|-2266.317|    72.51%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:14    514] |  -1.084|   -1.084|-2264.944|-2265.396|    72.52%|   0:00:00.0| 1540.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:14    514] |  -1.083|   -1.083|-2265.067|-2265.519|    72.52%|   0:00:00.0| 1541.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:15    514] |  -1.083|   -1.083|-2264.529|-2264.982|    72.52%|   0:00:01.0| 1541.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:15    514] |  -1.082|   -1.082|-2263.898|-2264.351|    72.54%|   0:00:00.0| 1542.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:15    515] |  -1.082|   -1.082|-2261.121|-2261.573|    72.54%|   0:00:00.0| 1542.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:15    515] |  -1.081|   -1.081|-2260.271|-2260.723|    72.56%|   0:00:00.0| 1542.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:16    515] |  -1.081|   -1.081|-2260.051|-2260.504|    72.56%|   0:00:01.0| 1542.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:16    515] |  -1.080|   -1.080|-2259.558|-2260.011|    72.57%|   0:00:00.0| 1542.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:16    516] |  -1.080|   -1.080|-2258.640|-2259.092|    72.57%|   0:00:00.0| 1542.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:16    516] |  -1.078|   -1.078|-2258.195|-2258.648|    72.59%|   0:00:00.0| 1543.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_14_/D   |
[03/15 13:21:17    516] |  -1.078|   -1.078|-2256.006|-2256.459|    72.60%|   0:00:01.0| 1543.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_14_/D   |
[03/15 13:21:17    517] |  -1.078|   -1.078|-2254.700|-2255.153|    72.62%|   0:00:00.0| 1543.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:18    517] |  -1.078|   -1.078|-2254.455|-2254.908|    72.63%|   0:00:01.0| 1543.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:18    517] |  -1.078|   -1.078|-2254.253|-2254.706|    72.63%|   0:00:00.0| 1543.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:21:19    519] |  -1.078|   -1.078|-2247.906|-2248.358|    72.66%|   0:00:01.0| 1543.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_16_/D  |
[03/15 13:21:20    519] |  -1.078|   -1.078|-2246.885|-2247.338|    72.67%|   0:00:01.0| 1543.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
[03/15 13:21:20    520] |  -1.078|   -1.078|-2244.679|-2245.132|    72.67%|   0:00:00.0| 1543.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
[03/15 13:21:20    520] |  -1.078|   -1.078|-2244.160|-2244.613|    72.67%|   0:00:00.0| 1543.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
[03/15 13:21:21    521] |  -1.078|   -1.078|-2240.598|-2241.051|    72.72%|   0:00:01.0| 1544.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/15 13:21:22    521] |  -1.078|   -1.078|-2239.704|-2240.156|    72.73%|   0:00:01.0| 1544.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/15 13:21:22    521] |  -1.078|   -1.078|-2239.498|-2239.951|    72.73%|   0:00:00.0| 1544.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_16_/D  |
[03/15 13:21:22    521] |  -1.078|   -1.078|-2238.909|-2239.361|    72.75%|   0:00:00.0| 1544.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_16_/D  |
[03/15 13:21:23    523] |  -1.078|   -1.078|-2234.600|-2235.053|    72.76%|   0:00:01.0| 1545.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
[03/15 13:21:23    523] |  -1.078|   -1.078|-2233.696|-2234.149|    72.77%|   0:00:00.0| 1545.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
[03/15 13:21:24    524] |  -1.078|   -1.078|-2231.917|-2232.370|    72.79%|   0:00:01.0| 1545.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
[03/15 13:21:25    524] |  -1.078|   -1.078|-2230.986|-2231.439|    72.79%|   0:00:01.0| 1545.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
[03/15 13:21:25    524] |  -1.078|   -1.078|-2230.667|-2231.120|    72.79%|   0:00:00.0| 1545.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
[03/15 13:21:26    526] |  -1.078|   -1.078|-2224.107|-2224.560|    72.81%|   0:00:01.0| 1545.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
[03/15 13:21:26    526] |  -1.078|   -1.078|-2224.084|-2224.537|    72.81%|   0:00:00.0| 1545.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
[03/15 13:21:27    526] |  -1.078|   -1.078|-2222.525|-2222.977|    72.82%|   0:00:01.0| 1545.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
[03/15 13:21:27    527] |  -1.078|   -1.078|-2222.489|-2222.942|    72.83%|   0:00:00.0| 1545.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
[03/15 13:21:27    527] |  -1.078|   -1.078|-2222.377|-2222.830|    72.83%|   0:00:00.0| 1545.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
[03/15 13:21:29    528] |  -1.078|   -1.078|-2219.130|-2219.583|    72.85%|   0:00:02.0| 1546.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_11_/D   |
[03/15 13:21:29    528] |  -1.078|   -1.078|-2218.711|-2219.164|    72.85%|   0:00:00.0| 1546.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:30    529] |  -1.078|   -1.078|-2216.064|-2216.517|    72.87%|   0:00:01.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:30    529] |  -1.078|   -1.078|-2215.756|-2216.208|    72.87%|   0:00:00.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:30    530] |  -1.078|   -1.078|-2214.162|-2214.615|    72.90%|   0:00:00.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:30    530] |  -1.078|   -1.078|-2213.167|-2213.620|    72.91%|   0:00:00.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:31    531] |  -1.078|   -1.078|-2212.791|-2213.244|    72.91%|   0:00:01.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:31    531] |  -1.078|   -1.078|-2212.346|-2212.798|    72.93%|   0:00:00.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:33    532] |  -1.078|   -1.078|-2209.682|-2210.135|    72.94%|   0:00:02.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_13_/D  |
[03/15 13:21:33    533] |  -1.078|   -1.078|-2207.433|-2207.886|    72.98%|   0:00:00.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_13_/D  |
[03/15 13:21:34    533] |  -1.078|   -1.078|-2207.382|-2207.835|    72.98%|   0:00:01.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_13_/D  |
[03/15 13:21:35    535] |  -1.078|   -1.078|-2205.431|-2205.884|    73.00%|   0:00:01.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
[03/15 13:21:35    535] |  -1.078|   -1.078|-2205.383|-2205.836|    73.00%|   0:00:00.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
[03/15 13:21:35    535] |  -1.078|   -1.078|-2205.075|-2205.528|    73.02%|   0:00:00.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_10_/D   |
[03/15 13:21:36    535] |  -1.078|   -1.078|-2204.847|-2205.300|    73.03%|   0:00:01.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_18_/D  |
[03/15 13:21:38    537] |  -1.078|   -1.078|-2202.091|-2202.543|    73.07%|   0:00:02.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_18_/D  |
[03/15 13:21:38    537] |  -1.078|   -1.078|-2201.702|-2202.155|    73.07%|   0:00:00.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_18_/D  |
[03/15 13:21:39    539] |  -1.078|   -1.078|-2198.201|-2198.654|    73.21%|   0:00:01.0| 1548.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
[03/15 13:21:39    539] |  -1.078|   -1.078|-2198.025|-2198.478|    73.22%|   0:00:00.0| 1548.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
[03/15 13:21:40    540] |  -1.078|   -1.078|-2197.043|-2197.496|    73.22%|   0:00:01.0| 1548.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
[03/15 13:21:40    540] |  -1.078|   -1.078|-2196.953|-2197.406|    73.23%|   0:00:00.0| 1548.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
[03/15 13:21:41    540] |  -1.078|   -1.078|-2194.903|-2195.356|    73.26%|   0:00:01.0| 1549.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_14_/D   |
[03/15 13:21:43    542] |  -1.078|   -1.078|-2190.014|-2190.467|    73.32%|   0:00:02.0| 1549.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_16_/D   |
[03/15 13:21:43    543] |  -1.078|   -1.078|-2189.595|-2190.048|    73.32%|   0:00:00.0| 1549.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
[03/15 13:21:44    544] |  -1.078|   -1.078|-2187.233|-2187.686|    73.43%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_19_/D  |
[03/15 13:21:44    544] |  -1.078|   -1.078|-2186.769|-2187.222|    73.44%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
[03/15 13:21:45    545] |  -1.078|   -1.078|-2184.674|-2185.127|    73.46%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
[03/15 13:21:45    545] |  -1.078|   -1.078|-2184.537|-2184.990|    73.46%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
[03/15 13:21:46    545] |  -1.078|   -1.078|-2182.139|-2182.591|    73.53%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
[03/15 13:21:46    545] |  -1.078|   -1.078|-2182.115|-2182.567|    73.53%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
[03/15 13:21:46    546] |  -1.078|   -1.078|-2181.686|-2182.138|    73.53%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
[03/15 13:21:46    546] |  -1.078|   -1.078|-2181.488|-2181.941|    73.54%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_11_/D  |
[03/15 13:21:48    547] |  -1.078|   -1.078|-2179.188|-2179.640|    73.57%|   0:00:02.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
[03/15 13:21:48    548] |  -1.078|   -1.078|-2179.074|-2179.527|    73.57%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_17_/D  |
[03/15 13:21:49    548] |  -1.078|   -1.078|-2178.236|-2178.689|    73.68%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_11_/D   |
[03/15 13:21:49    549] |  -1.078|   -1.078|-2177.846|-2178.299|    73.69%|   0:00:00.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_17_/D  |
[03/15 13:21:50    549] |  -1.078|   -1.078|-2177.737|-2178.190|    73.70%|   0:00:01.0| 1550.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_17_/D  |
[03/15 13:21:50    550] |  -1.078|   -1.078|-2176.050|-2176.503|    73.75%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
[03/15 13:21:50    550] |  -1.078|   -1.078|-2176.037|-2176.490|    73.75%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
[03/15 13:21:51    551] |  -1.078|   -1.078|-2175.912|-2176.365|    73.77%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
[03/15 13:21:51    551] |  -1.078|   -1.078|-2175.547|-2176.000|    73.79%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
[03/15 13:21:52    551] |  -1.078|   -1.078|-2175.407|-2175.860|    73.79%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
[03/15 13:21:52    551] |  -1.078|   -1.078|-2174.940|-2175.393|    73.81%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
[03/15 13:21:53    553] |  -1.078|   -1.078|-2173.623|-2174.076|    73.83%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/15 13:21:53    553] |  -1.078|   -1.078|-2173.349|-2173.802|    73.83%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
[03/15 13:21:54    553] |  -1.078|   -1.078|-2172.490|-2172.942|    73.87%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
[03/15 13:21:54    553] |  -1.078|   -1.078|-2172.427|-2172.879|    73.87%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
[03/15 13:21:55    554] |  -1.078|   -1.078|-2171.771|-2172.223|    73.91%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
[03/15 13:21:55    555] |  -1.078|   -1.078|-2171.286|-2171.739|    73.91%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
[03/15 13:21:55    555] |  -1.078|   -1.078|-2170.781|-2171.234|    73.92%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
[03/15 13:21:57    556] |  -1.078|   -1.078|-2169.700|-2170.153|    73.93%|   0:00:02.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/15 13:21:57    557] |  -1.078|   -1.078|-2169.289|-2169.742|    73.99%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/15 13:21:57    557] |  -1.078|   -1.078|-2169.196|-2169.648|    74.00%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/15 13:21:57    557] |  -1.078|   -1.078|-2167.789|-2168.241|    74.00%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/15 13:21:58    557] |  -1.078|   -1.078|-2167.510|-2167.962|    74.02%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/15 13:21:58    558] |  -1.078|   -1.078|-2167.490|-2167.943|    74.02%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/15 13:21:59    558] |  -1.078|   -1.078|-2166.833|-2167.286|    74.03%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/15 13:21:59    559] |  -1.078|   -1.078|-2166.441|-2166.894|    74.04%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/15 13:21:59    559] |  -1.078|   -1.078|-2166.360|-2166.813|    74.04%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/15 13:21:59    559] |  -1.078|   -1.078|-2166.346|-2166.798|    74.04%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/15 13:22:00    559] |  -1.078|   -1.078|-2166.051|-2166.504|    74.06%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/15 13:22:00    560] |  -1.078|   -1.078|-2165.027|-2165.479|    74.06%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
[03/15 13:22:00    560] |  -1.078|   -1.078|-2164.262|-2164.715|    74.08%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
[03/15 13:22:01    560] |  -1.078|   -1.078|-2164.161|-2164.614|    74.08%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
[03/15 13:22:02    561] |  -1.078|   -1.078|-2159.786|-2160.239|    74.09%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
[03/15 13:22:02    561] |  -1.078|   -1.078|-2159.435|-2159.888|    74.11%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
[03/15 13:22:02    562] |  -1.078|   -1.078|-2159.412|-2159.865|    74.11%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
[03/15 13:22:02    562] |  -1.078|   -1.078|-2157.987|-2158.440|    74.13%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
[03/15 13:22:03    562] |  -1.078|   -1.078|-2157.727|-2158.180|    74.14%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
[03/15 13:22:03    562] |  -1.078|   -1.078|-2157.683|-2158.135|    74.14%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
[03/15 13:22:04    563] |  -1.078|   -1.078|-2157.023|-2157.476|    74.16%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
[03/15 13:22:04    563] |  -1.078|   -1.078|-2156.916|-2157.369|    74.16%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
[03/15 13:22:04    564] |  -1.078|   -1.078|-2156.862|-2157.314|    74.16%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
[03/15 13:22:04    564] |  -1.078|   -1.078|-2156.028|-2156.481|    74.16%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
[03/15 13:22:04    564] |  -1.078|   -1.078|-2155.827|-2156.280|    74.16%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
[03/15 13:22:05    564] |  -1.078|   -1.078|-2155.048|-2155.500|    74.16%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
[03/15 13:22:05    564] |  -1.078|   -1.078|-2154.939|-2155.392|    74.17%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
[03/15 13:22:06    565] |  -1.078|   -1.078|-2154.836|-2155.289|    74.17%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_6_/D    |
[03/15 13:22:06    565] |  -1.078|   -1.078|-2154.729|-2155.182|    74.17%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_6_/D    |
[03/15 13:22:07    566] |  -1.078|   -1.078|-2154.119|-2154.572|    74.17%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_/D    |
[03/15 13:22:07    566] |  -1.078|   -1.078|-2154.105|-2154.558|    74.17%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_/D    |
[03/15 13:22:07    567] |  -1.078|   -1.078|-2152.542|-2152.995|    74.18%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
[03/15 13:22:07    567] |  -1.078|   -1.078|-2151.922|-2152.375|    74.18%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
[03/15 13:22:07    567] |  -1.078|   -1.078|-2151.891|-2152.344|    74.18%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
[03/15 13:22:07    567] |  -1.078|   -1.078|-2151.832|-2152.285|    74.18%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
[03/15 13:22:07    567] |  -1.078|   -1.078|-2151.813|-2152.266|    74.18%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
[03/15 13:22:08    568] |  -1.078|   -1.078|-2149.170|-2149.623|    74.18%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
[03/15 13:22:08    568] |  -1.078|   -1.078|-2149.089|-2149.542|    74.18%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
[03/15 13:22:08    568] |  -1.078|   -1.078|-2148.946|-2149.399|    74.18%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
[03/15 13:22:09    568] |  -1.078|   -1.078|-2148.245|-2148.698|    74.19%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_7_/D   |
[03/15 13:22:09    568] |  -1.078|   -1.078|-2148.062|-2148.515|    74.19%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_7_/D   |
[03/15 13:22:09    568] |  -1.078|   -1.078|-2148.047|-2148.500|    74.19%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_7_/D   |
[03/15 13:22:09    568] |  -1.078|   -1.078|-2148.034|-2148.487|    74.19%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_7_/D   |
[03/15 13:22:10    569] |  -1.078|   -1.078|-2147.071|-2147.524|    74.20%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
[03/15 13:22:10    569] |  -1.078|   -1.078|-2147.009|-2147.462|    74.20%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
[03/15 13:22:10    570] |  -1.078|   -1.078|-2146.890|-2147.343|    74.20%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
[03/15 13:22:11    570] |  -1.078|   -1.078|-2145.289|-2145.742|    74.21%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
[03/15 13:22:11    570] |  -1.078|   -1.078|-2145.234|-2145.687|    74.21%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
[03/15 13:22:11    571] |  -1.078|   -1.078|-2145.151|-2145.604|    74.21%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
[03/15 13:22:12    571] |  -1.078|   -1.078|-2145.076|-2145.529|    74.23%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
[03/15 13:22:12    571] |  -1.078|   -1.078|-2144.979|-2145.431|    74.23%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
[03/15 13:22:12    571] |  -1.078|   -1.078|-2144.912|-2145.365|    74.23%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
[03/15 13:22:13    572] |  -1.078|   -1.078|-2144.400|-2144.853|    74.23%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
[03/15 13:22:13    572] |  -1.078|   -1.078|-2144.346|-2144.799|    74.23%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
[03/15 13:22:13    573] |  -1.078|   -1.078|-2143.260|-2143.713|    74.24%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_/D    |
[03/15 13:22:13    573] |  -1.078|   -1.078|-2143.227|-2143.680|    74.24%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_/D    |
[03/15 13:22:14    573] |  -1.078|   -1.078|-2143.032|-2143.485|    74.25%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_/D    |
[03/15 13:22:14    573] |  -1.078|   -1.078|-2142.847|-2143.300|    74.25%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 13:22:14    573] |  -1.078|   -1.078|-2142.836|-2143.289|    74.25%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 13:22:14    573] |  -1.078|   -1.078|-2142.798|-2143.250|    74.25%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 13:22:14    573] |  -1.078|   -1.078|-2142.649|-2143.102|    74.25%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 13:22:14    574] |  -1.078|   -1.078|-2142.323|-2142.775|    74.26%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_5_/D   |
[03/15 13:22:14    574] |  -1.078|   -1.078|-2142.297|-2142.750|    74.26%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_5_/D   |
[03/15 13:22:15    574] |  -1.078|   -1.078|-2141.752|-2142.205|    74.26%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_4_/D    |
[03/15 13:22:15    574] |  -1.078|   -1.078|-2141.740|-2142.193|    74.26%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_4_/D    |
[03/15 13:22:15    574] |  -1.078|   -1.078|-2141.729|-2142.181|    74.26%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_4_/D    |
[03/15 13:22:15    575] |  -1.078|   -1.078|-2141.630|-2142.083|    74.26%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
[03/15 13:22:15    575] |  -1.078|   -1.078|-2141.624|-2142.076|    74.26%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
[03/15 13:22:16    575] |  -1.078|   -1.078|-2140.457|-2140.910|    74.27%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D    |
[03/15 13:22:16    575] |  -1.078|   -1.078|-2140.199|-2140.652|    74.27%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D    |
[03/15 13:22:16    576] |  -1.078|   -1.078|-2140.125|-2140.578|    74.27%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D    |
[03/15 13:22:16    576] |  -1.078|   -1.078|-2140.069|-2140.521|    74.28%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D    |
[03/15 13:22:16    576] |  -1.078|   -1.078|-2139.658|-2140.111|    74.28%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
[03/15 13:22:16    576] |  -1.078|   -1.078|-2139.655|-2140.107|    74.28%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
[03/15 13:22:17    576] |  -1.078|   -1.078|-2137.885|-2138.338|    74.28%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/15 13:22:17    576] |  -1.078|   -1.078|-2137.877|-2138.330|    74.28%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/15 13:22:17    576] |  -1.078|   -1.078|-2137.844|-2138.297|    74.28%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/15 13:22:17    577] |  -1.078|   -1.078|-2137.577|-2138.030|    74.29%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/15 13:22:18    577] |  -1.078|   -1.078|-2137.542|-2137.995|    74.28%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D    |
[03/15 13:22:18    577] |  -1.078|   -1.078|-2137.518|-2137.970|    74.29%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
[03/15 13:22:18    578] |  -1.078|   -1.078|-2137.502|-2137.955|    74.29%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 13:22:18    578] |  -1.078|   -1.078|-2137.396|-2137.849|    74.29%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
[03/15 13:22:18    578] |  -1.078|   -1.078|-2136.983|-2137.436|    74.29%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_3_/D   |
[03/15 13:22:18    578] |  -1.078|   -1.078|-2136.899|-2137.351|    74.29%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_3_/D   |
[03/15 13:22:19    578] |  -1.078|   -1.078|-2136.861|-2137.314|    74.29%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_3_/D   |
[03/15 13:22:19    578] |  -1.078|   -1.078|-2136.740|-2137.192|    74.29%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_3_/D   |
[03/15 13:22:19    578] |  -1.078|   -1.078|-2136.679|-2137.132|    74.29%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/15 13:22:19    578] |  -1.078|   -1.078|-2136.036|-2136.489|    74.29%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
[03/15 13:22:19    579] |  -1.078|   -1.078|-2135.575|-2136.028|    74.29%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_2_/D   |
[03/15 13:22:19    579] |  -1.078|   -1.078|-2134.901|-2135.354|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_2_/D   |
[03/15 13:22:19    579] |  -1.078|   -1.078|-2134.868|-2135.321|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_2_/D   |
[03/15 13:22:19    579] |  -1.078|   -1.078|-2134.732|-2135.185|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_2_/D   |
[03/15 13:22:19    579] |  -1.078|   -1.078|-2134.634|-2135.087|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_2_/D   |
[03/15 13:22:19    579] |  -1.078|   -1.078|-2134.597|-2135.050|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_2_/D   |
[03/15 13:22:20    579] |  -1.078|   -1.078|-2134.365|-2134.817|    74.30%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
[03/15 13:22:20    579] |  -1.078|   -1.078|-2134.203|-2134.656|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_2_/D    |
[03/15 13:22:20    579] |  -1.078|   -1.078|-2133.738|-2134.191|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 13:22:20    579] |  -1.078|   -1.078|-2133.727|-2134.179|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 13:22:20    579] |  -1.078|   -1.078|-2133.700|-2134.153|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 13:22:20    580] |  -1.078|   -1.078|-2133.300|-2133.753|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
[03/15 13:22:20    580] |  -1.078|   -1.078|-2133.285|-2133.738|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
[03/15 13:22:20    580] |  -1.078|   -1.078|-2133.276|-2133.729|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_2_/D   |
[03/15 13:22:20    580] |  -1.078|   -1.078|-2133.105|-2133.558|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
[03/15 13:22:21    580] |  -1.078|   -1.078|-2132.475|-2132.928|    74.30%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_2_/D    |
[03/15 13:22:21    580] |  -1.078|   -1.078|-2132.082|-2132.534|    74.30%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_2_/D    |
[03/15 13:22:21    580] |  -1.078|   -1.078|-2131.989|-2132.442|    74.31%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/D    |
[03/15 13:22:21    581] |  -1.078|   -1.078|-2131.943|-2132.396|    74.31%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/D    |
[03/15 13:22:21    581] |  -1.078|   -1.078|-2131.929|-2132.382|    74.31%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_1_/D    |
[03/15 13:22:21    581] |  -1.078|   -1.078|-2131.749|-2132.201|    74.31%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_2_/D   |
[03/15 13:22:21    581] |  -1.078|   -1.078|-2131.707|-2132.160|    74.31%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_2_/D   |
[03/15 13:22:22    581] |  -1.078|   -1.078|-2130.894|-2131.346|    74.31%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_1_/D   |
[03/15 13:22:22    581] |  -1.078|   -1.078|-2130.864|-2131.317|    74.31%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_1_/D   |
[03/15 13:22:22    581] |  -1.078|   -1.078|-2130.835|-2131.288|    74.31%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_1_/D   |
[03/15 13:22:22    582] |  -1.078|   -1.078|-2130.698|-2131.151|    74.31%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
[03/15 13:22:22    582] |  -1.078|   -1.078|-2130.690|-2131.143|    74.31%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
[03/15 13:22:22    582] |  -1.078|   -1.078|-2130.682|-2131.135|    74.31%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_1_/D   |
[03/15 13:22:23    582] |  -1.078|   -1.078|-2130.494|-2130.947|    74.31%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_1_/D   |
[03/15 13:22:23    582] |  -1.078|   -1.078|-2130.371|-2130.824|    74.32%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_1_/D    |
[03/15 13:22:23    582] |  -1.078|   -1.078|-2124.447|-2124.900|    74.32%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_0_/D    |
[03/15 13:22:23    583] |  -1.078|   -1.078|-2122.735|-2123.188|    74.32%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_4_/ |
[03/15 13:22:23    583] |        |         |         |         |          |            |        |          |         | D                                                  |
[03/15 13:22:23    583] |  -1.078|   -1.078|-2121.601|-2122.054|    74.32%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/15 13:22:23    583] |        |         |         |         |          |            |        |          |         | eg_18_/D                                           |
[03/15 13:22:23    583] |  -1.078|   -1.078|-2112.639|-2113.092|    74.33%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_23_/D                |
[03/15 13:22:24    583] |  -1.078|   -1.078|-2110.890|-2111.343|    74.33%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
[03/15 13:22:24    583] |        |         |         |         |          |            |        |          |         | D                                                  |
[03/15 13:22:24    583] |  -1.078|   -1.078|-2110.156|-2110.608|    74.34%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
[03/15 13:22:24    583] |        |         |         |         |          |            |        |          |         | D                                                  |
[03/15 13:22:24    584] |  -1.078|   -1.078|-2109.820|-2110.272|    74.35%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_1_/ |
[03/15 13:22:24    584] |        |         |         |         |          |            |        |          |         | D                                                  |
[03/15 13:22:24    584] |  -1.078|   -1.078|-2109.801|-2110.254|    74.35%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
[03/15 13:22:24    584] |        |         |         |         |          |            |        |          |         | D                                                  |
[03/15 13:22:25    584] |  -1.078|   -1.078|-2109.794|-2110.247|    74.35%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
[03/15 13:22:25    584] |        |         |         |         |          |            |        |          |         | D                                                  |
[03/15 13:22:25    584] |  -1.078|   -1.078|-2109.792|-2110.245|    74.35%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
[03/15 13:22:25    584] |        |         |         |         |          |            |        |          |         | D                                                  |
[03/15 13:22:25    584] |  -1.078|   -1.078|-2109.791|-2110.243|    74.35%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/ |
[03/15 13:22:25    584] |        |         |         |         |          |            |        |          |         | D                                                  |
[03/15 13:22:25    584] |  -1.078|   -1.078|-2109.786|-2110.239|    74.35%|   0:00:00.0| 1553.5M|        NA|       NA| NA                                                 |
[03/15 13:22:25    584] |  -1.078|   -1.078|-2109.786|-2110.239|    74.35%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:22:25    584] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:22:25    584] 
[03/15 13:22:25    584] *** Finish Core Optimize Step (cpu=0:01:38 real=0:01:39 mem=1553.5M) ***
[03/15 13:22:25    584] 
[03/15 13:22:25    584] *** Finished Optimize Step Cumulative (cpu=0:01:38 real=0:01:39 mem=1553.5M) ***
[03/15 13:22:25    584] ** GigaOpt Optimizer WNS Slack -1.078 TNS Slack -2110.239 Density 74.35
[03/15 13:22:25    584] Placement Snapshot: Density distribution:
[03/15 13:22:25    584] [1.00 -  +++]: 0 (0.00%)
[03/15 13:22:25    584] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:22:25    584] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:22:25    584] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:22:25    584] [0.80 - 0.85]: 0 (0.00%)
[03/15 13:22:25    584] [0.75 - 0.80]: 0 (0.00%)
[03/15 13:22:25    584] [0.70 - 0.75]: 2 (0.38%)
[03/15 13:22:25    584] [0.65 - 0.70]: 4 (0.76%)
[03/15 13:22:25    584] [0.60 - 0.65]: 7 (1.32%)
[03/15 13:22:25    584] [0.55 - 0.60]: 9 (1.70%)
[03/15 13:22:25    584] [0.50 - 0.55]: 13 (2.46%)
[03/15 13:22:25    584] [0.45 - 0.50]: 34 (6.43%)
[03/15 13:22:25    584] [0.40 - 0.45]: 47 (8.88%)
[03/15 13:22:25    584] [0.35 - 0.40]: 91 (17.20%)
[03/15 13:22:25    584] [0.30 - 0.35]: 84 (15.88%)
[03/15 13:22:25    584] [0.25 - 0.30]: 73 (13.80%)
[03/15 13:22:25    584] [0.20 - 0.25]: 49 (9.26%)
[03/15 13:22:25    584] [0.15 - 0.20]: 42 (7.94%)
[03/15 13:22:25    584] [0.10 - 0.15]: 30 (5.67%)
[03/15 13:22:25    584] [0.05 - 0.10]: 25 (4.73%)
[03/15 13:22:25    584] [0.00 - 0.05]: 19 (3.59%)
[03/15 13:22:25    584] Begin: Area Reclaim Optimization
[03/15 13:22:25    584] Reclaim Optimization WNS Slack -1.078  TNS Slack -2110.239 Density 74.35
[03/15 13:22:25    584] +----------+---------+--------+---------+------------+--------+
[03/15 13:22:25    584] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 13:22:25    584] +----------+---------+--------+---------+------------+--------+
[03/15 13:22:25    584] |    74.35%|        -|  -1.078|-2110.239|   0:00:00.0| 1553.5M|
[03/15 13:22:27    586] |    74.26%|       85|  -1.078|-2110.182|   0:00:02.0| 1553.5M|
[03/15 13:22:33    593] |    73.87%|      729|  -1.078|-2111.870|   0:00:06.0| 1553.5M|
[03/15 13:22:33    593] |    73.86%|       10|  -1.078|-2111.870|   0:00:00.0| 1553.5M|
[03/15 13:22:34    593] |    73.86%|        2|  -1.078|-2111.870|   0:00:01.0| 1553.5M|
[03/15 13:22:34    593] |    73.86%|        0|  -1.078|-2111.870|   0:00:00.0| 1553.5M|
[03/15 13:22:34    593] +----------+---------+--------+---------+------------+--------+
[03/15 13:22:34    593] Reclaim Optimization End WNS Slack -1.078  TNS Slack -2111.870 Density 73.86
[03/15 13:22:34    593] 
[03/15 13:22:34    593] ** Summary: Restruct = 0 Buffer Deletion = 27 Declone = 82 Resize = 661 **
[03/15 13:22:34    593] --------------------------------------------------------------
[03/15 13:22:34    593] |                                   | Total     | Sequential |
[03/15 13:22:34    593] --------------------------------------------------------------
[03/15 13:22:34    593] | Num insts resized                 |     649  |       0    |
[03/15 13:22:34    593] | Num insts undone                  |      80  |       0    |
[03/15 13:22:34    593] | Num insts Downsized               |     649  |       0    |
[03/15 13:22:34    593] | Num insts Samesized               |       0  |       0    |
[03/15 13:22:34    593] | Num insts Upsized                 |       0  |       0    |
[03/15 13:22:34    593] | Num multiple commits+uncommits    |      12  |       -    |
[03/15 13:22:34    593] --------------------------------------------------------------
[03/15 13:22:34    593] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:22:34    593] Layer 7 has 6 constrained nets 
[03/15 13:22:34    593] **** End NDR-Layer Usage Statistics ****
[03/15 13:22:34    593] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.9) (real = 0:00:09.0) **
[03/15 13:22:34    593] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1551.03M, totSessionCpu=0:09:54).
[03/15 13:22:34    593] Placement Snapshot: Density distribution:
[03/15 13:22:34    593] [1.00 -  +++]: 0 (0.00%)
[03/15 13:22:34    593] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:22:34    593] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:22:34    593] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:22:34    593] [0.80 - 0.85]: 0 (0.00%)
[03/15 13:22:34    593] [0.75 - 0.80]: 0 (0.00%)
[03/15 13:22:34    593] [0.70 - 0.75]: 2 (0.38%)
[03/15 13:22:34    593] [0.65 - 0.70]: 4 (0.76%)
[03/15 13:22:34    593] [0.60 - 0.65]: 7 (1.32%)
[03/15 13:22:34    593] [0.55 - 0.60]: 9 (1.70%)
[03/15 13:22:34    593] [0.50 - 0.55]: 14 (2.65%)
[03/15 13:22:34    593] [0.45 - 0.50]: 35 (6.62%)
[03/15 13:22:34    593] [0.40 - 0.45]: 48 (9.07%)
[03/15 13:22:34    593] [0.35 - 0.40]: 94 (17.77%)
[03/15 13:22:34    593] [0.30 - 0.35]: 84 (15.88%)
[03/15 13:22:34    593] [0.25 - 0.30]: 71 (13.42%)
[03/15 13:22:34    593] [0.20 - 0.25]: 49 (9.26%)
[03/15 13:22:34    593] [0.15 - 0.20]: 46 (8.70%)
[03/15 13:22:34    593] [0.10 - 0.15]: 28 (5.29%)
[03/15 13:22:34    593] [0.05 - 0.10]: 23 (4.35%)
[03/15 13:22:34    593] [0.00 - 0.05]: 15 (2.84%)
[03/15 13:22:34    593] ** GigaOpt Optimizer WNS Slack -1.078 TNS Slack -2111.870 Density 73.86
[03/15 13:22:34    593] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:22:34    593] Layer 7 has 6 constrained nets 
[03/15 13:22:34    593] **** End NDR-Layer Usage Statistics ****
[03/15 13:22:34    593] 
[03/15 13:22:34    593] *** Finish pre-CTS Setup Fixing (cpu=0:01:48 real=0:01:48 mem=1551.0M) ***
[03/15 13:22:34    593] 
[03/15 13:22:34    593] End: GigaOpt Optimization in TNS mode
[03/15 13:22:34    594] setup target slack: 0.1
[03/15 13:22:34    594] extra slack: 0.1
[03/15 13:22:34    594] std delay: 0.0142
[03/15 13:22:34    594] real setup target slack: 0.0142
[03/15 13:22:34    594] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:22:34    594] #spOpts: N=65 
[03/15 13:22:34    594] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 13:22:34    594] [NR-eagl] Started earlyGlobalRoute kernel
[03/15 13:22:34    594] [NR-eagl] Initial Peak syMemory usage = 1415.5 MB
[03/15 13:22:34    594] (I)       Reading DB...
[03/15 13:22:35    594] (I)       congestionReportName   : 
[03/15 13:22:35    594] (I)       buildTerm2TermWires    : 0
[03/15 13:22:35    594] (I)       doTrackAssignment      : 1
[03/15 13:22:35    594] (I)       dumpBookshelfFiles     : 0
[03/15 13:22:35    594] (I)       numThreads             : 1
[03/15 13:22:35    594] [NR-eagl] honorMsvRouteConstraint: false
[03/15 13:22:35    594] (I)       honorPin               : false
[03/15 13:22:35    594] (I)       honorPinGuide          : true
[03/15 13:22:35    594] (I)       honorPartition         : false
[03/15 13:22:35    594] (I)       allowPartitionCrossover: false
[03/15 13:22:35    594] (I)       honorSingleEntry       : true
[03/15 13:22:35    594] (I)       honorSingleEntryStrong : true
[03/15 13:22:35    594] (I)       handleViaSpacingRule   : false
[03/15 13:22:35    594] (I)       PDConstraint           : none
[03/15 13:22:35    594] (I)       expBetterNDRHandling   : false
[03/15 13:22:35    594] [NR-eagl] honorClockSpecNDR      : 0
[03/15 13:22:35    594] (I)       routingEffortLevel     : 3
[03/15 13:22:35    594] [NR-eagl] minRouteLayer          : 2
[03/15 13:22:35    594] [NR-eagl] maxRouteLayer          : 2147483647
[03/15 13:22:35    594] (I)       numRowsPerGCell        : 1
[03/15 13:22:35    594] (I)       speedUpLargeDesign     : 0
[03/15 13:22:35    594] (I)       speedUpBlkViolationClean: 0
[03/15 13:22:35    594] (I)       multiThreadingTA       : 0
[03/15 13:22:35    594] (I)       blockedPinEscape       : 1
[03/15 13:22:35    594] (I)       blkAwareLayerSwitching : 0
[03/15 13:22:35    594] (I)       betterClockWireModeling: 1
[03/15 13:22:35    594] (I)       punchThroughDistance   : 500.00
[03/15 13:22:35    594] (I)       scenicBound            : 1.15
[03/15 13:22:35    594] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 13:22:35    594] (I)       source-to-sink ratio   : 0.00
[03/15 13:22:35    594] (I)       targetCongestionRatioH : 1.00
[03/15 13:22:35    594] (I)       targetCongestionRatioV : 1.00
[03/15 13:22:35    594] (I)       layerCongestionRatio   : 0.70
[03/15 13:22:35    594] (I)       m1CongestionRatio      : 0.10
[03/15 13:22:35    594] (I)       m2m3CongestionRatio    : 0.70
[03/15 13:22:35    594] (I)       localRouteEffort       : 1.00
[03/15 13:22:35    594] (I)       numSitesBlockedByOneVia: 8.00
[03/15 13:22:35    594] (I)       supplyScaleFactorH     : 1.00
[03/15 13:22:35    594] (I)       supplyScaleFactorV     : 1.00
[03/15 13:22:35    594] (I)       highlight3DOverflowFactor: 0.00
[03/15 13:22:35    594] (I)       doubleCutViaModelingRatio: 0.00
[03/15 13:22:35    594] (I)       blockTrack             : 
[03/15 13:22:35    594] (I)       readTROption           : true
[03/15 13:22:35    594] (I)       extraSpacingBothSide   : false
[03/15 13:22:35    594] [NR-eagl] numTracksPerClockWire  : 0
[03/15 13:22:35    594] (I)       routeSelectedNetsOnly  : false
[03/15 13:22:35    594] (I)       before initializing RouteDB syMemory usage = 1431.2 MB
[03/15 13:22:35    594] (I)       starting read tracks
[03/15 13:22:35    594] (I)       build grid graph
[03/15 13:22:35    594] (I)       build grid graph start
[03/15 13:22:35    594] [NR-eagl] Layer1 has no routable track
[03/15 13:22:35    594] [NR-eagl] Layer2 has single uniform track structure
[03/15 13:22:35    594] [NR-eagl] Layer3 has single uniform track structure
[03/15 13:22:35    594] [NR-eagl] Layer4 has single uniform track structure
[03/15 13:22:35    594] [NR-eagl] Layer5 has single uniform track structure
[03/15 13:22:35    594] [NR-eagl] Layer6 has single uniform track structure
[03/15 13:22:35    594] [NR-eagl] Layer7 has single uniform track structure
[03/15 13:22:35    594] [NR-eagl] Layer8 has single uniform track structure
[03/15 13:22:35    594] (I)       build grid graph end
[03/15 13:22:35    594] (I)       Layer1   numNetMinLayer=30607
[03/15 13:22:35    594] (I)       Layer2   numNetMinLayer=0
[03/15 13:22:35    594] (I)       Layer3   numNetMinLayer=0
[03/15 13:22:35    594] (I)       Layer4   numNetMinLayer=0
[03/15 13:22:35    594] (I)       Layer5   numNetMinLayer=0
[03/15 13:22:35    594] (I)       Layer6   numNetMinLayer=0
[03/15 13:22:35    594] (I)       Layer7   numNetMinLayer=6
[03/15 13:22:35    594] (I)       Layer8   numNetMinLayer=0
[03/15 13:22:35    594] (I)       numViaLayers=7
[03/15 13:22:35    594] (I)       end build via table
[03/15 13:22:35    594] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 13:22:35    594] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 13:22:35    594] (I)       readDataFromPlaceDB
[03/15 13:22:35    594] (I)       Read net information..
[03/15 13:22:35    594] [NR-eagl] Read numTotalNets=30613  numIgnoredNets=4
[03/15 13:22:35    594] (I)       Read testcase time = 0.010 seconds
[03/15 13:22:35    594] 
[03/15 13:22:35    594] (I)       totalPins=106145  totalGlobalPin=101178 (95.32%)
[03/15 13:22:35    594] (I)       Model blockage into capacity
[03/15 13:22:35    594] (I)       Read numBlocks=3302  numPreroutedWires=0  numCapScreens=0
[03/15 13:22:35    594] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 13:22:35    594] (I)       blocked area on Layer2 : 36934148800  (4.88%)
[03/15 13:22:35    594] (I)       blocked area on Layer3 : 6025184000  (0.80%)
[03/15 13:22:35    594] (I)       blocked area on Layer4 : 47596899200  (6.28%)
[03/15 13:22:35    594] (I)       blocked area on Layer5 : 0  (0.00%)
[03/15 13:22:35    594] (I)       blocked area on Layer6 : 0  (0.00%)
[03/15 13:22:35    594] (I)       blocked area on Layer7 : 0  (0.00%)
[03/15 13:22:35    594] (I)       blocked area on Layer8 : 0  (0.00%)
[03/15 13:22:35    594] (I)       Modeling time = 0.030 seconds
[03/15 13:22:35    594] 
[03/15 13:22:35    594] (I)       Number of ignored nets = 4
[03/15 13:22:35    594] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 13:22:35    594] (I)       Number of clock nets = 1.  Ignored: No
[03/15 13:22:35    594] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 13:22:35    594] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 13:22:35    594] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 13:22:35    594] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 13:22:35    594] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 13:22:35    594] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 13:22:35    594] (I)       Number of two pin nets which has pins at the same location = 4.  Ignored: Yes
[03/15 13:22:35    594] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 13:22:35    594] (I)       Before initializing earlyGlobalRoute syMemory usage = 1436.1 MB
[03/15 13:22:35    594] (I)       Layer1  viaCost=300.00
[03/15 13:22:35    594] (I)       Layer2  viaCost=100.00
[03/15 13:22:35    594] (I)       Layer3  viaCost=100.00
[03/15 13:22:35    594] (I)       Layer4  viaCost=100.00
[03/15 13:22:35    594] (I)       Layer5  viaCost=100.00
[03/15 13:22:35    594] (I)       Layer6  viaCost=200.00
[03/15 13:22:35    594] (I)       Layer7  viaCost=100.00
[03/15 13:22:35    594] (I)       ---------------------Grid Graph Info--------------------
[03/15 13:22:35    594] (I)       routing area        :  (0, 0) - (872800, 868000)
[03/15 13:22:35    594] (I)       core area           :  (20000, 20000) - (852800, 848000)
[03/15 13:22:35    594] (I)       Site Width          :   400  (dbu)
[03/15 13:22:35    594] (I)       Row Height          :  3600  (dbu)
[03/15 13:22:35    594] (I)       GCell Width         :  3600  (dbu)
[03/15 13:22:35    594] (I)       GCell Height        :  3600  (dbu)
[03/15 13:22:35    594] (I)       grid                :   242   241     8
[03/15 13:22:35    594] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 13:22:35    594] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 13:22:35    594] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 13:22:35    594] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 13:22:35    594] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 13:22:35    594] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/15 13:22:35    594] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 13:22:35    594] (I)       Total num of tracks :     0  2182  2169  2182  2169  2182   542   545
[03/15 13:22:35    594] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 13:22:35    594] (I)       --------------------------------------------------------
[03/15 13:22:35    594] 
[03/15 13:22:35    594] [NR-eagl] ============ Routing rule table ============
[03/15 13:22:35    594] [NR-eagl] Rule id 0. Nets 30609 
[03/15 13:22:35    594] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 13:22:35    594] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 13:22:35    594] [NR-eagl] ========================================
[03/15 13:22:35    594] [NR-eagl] 
[03/15 13:22:35    594] (I)       After initializing earlyGlobalRoute syMemory usage = 1438.5 MB
[03/15 13:22:35    594] (I)       Loading and dumping file time : 0.23 seconds
[03/15 13:22:35    594] (I)       ============= Initialization =============
[03/15 13:22:35    594] (I)       total 2D Cap : 2822646 = (1175031 H, 1647615 V)
[03/15 13:22:35    594] [NR-eagl] Layer group 2: route 30609 net(s) in layer range [2, 8]
[03/15 13:22:35    594] (I)       ============  Phase 1a Route ============
[03/15 13:22:35    594] (I)       Phase 1a runs 0.08 seconds
[03/15 13:22:35    594] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/15 13:22:35    594] (I)       Usage: 319598 = (148943 H, 170655 V) = (12.68% H, 10.36% V) = (2.681e+05um H, 3.072e+05um V)
[03/15 13:22:35    594] (I)       
[03/15 13:22:35    594] (I)       ============  Phase 1b Route ============
[03/15 13:22:35    594] (I)       Phase 1b runs 0.02 seconds
[03/15 13:22:35    594] (I)       Usage: 319599 = (148944 H, 170655 V) = (12.68% H, 10.36% V) = (2.681e+05um H, 3.072e+05um V)
[03/15 13:22:35    594] (I)       
[03/15 13:22:35    594] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.752782e+05um
[03/15 13:22:35    594] (I)       ============  Phase 1c Route ============
[03/15 13:22:35    594] (I)       Level2 Grid: 49 x 49
[03/15 13:22:35    594] (I)       Phase 1c runs 0.00 seconds
[03/15 13:22:35    594] (I)       Usage: 319599 = (148944 H, 170655 V) = (12.68% H, 10.36% V) = (2.681e+05um H, 3.072e+05um V)
[03/15 13:22:35    594] (I)       
[03/15 13:22:35    594] (I)       ============  Phase 1d Route ============
[03/15 13:22:35    594] (I)       Phase 1d runs 0.03 seconds
[03/15 13:22:35    594] (I)       Usage: 319601 = (148946 H, 170655 V) = (12.68% H, 10.36% V) = (2.681e+05um H, 3.072e+05um V)
[03/15 13:22:35    594] (I)       
[03/15 13:22:35    594] (I)       ============  Phase 1e Route ============
[03/15 13:22:35    594] (I)       Phase 1e runs 0.00 seconds
[03/15 13:22:35    594] (I)       Usage: 319601 = (148946 H, 170655 V) = (12.68% H, 10.36% V) = (2.681e+05um H, 3.072e+05um V)
[03/15 13:22:35    594] (I)       
[03/15 13:22:35    594] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.752818e+05um
[03/15 13:22:35    594] [NR-eagl] 
[03/15 13:22:35    594] (I)       ============  Phase 1l Route ============
[03/15 13:22:35    594] (I)       dpBasedLA: time=0.07  totalOF=4226  totalVia=199665  totalWL=319596  total(Via+WL)=519261 
[03/15 13:22:35    594] (I)       Total Global Routing Runtime: 0.31 seconds
[03/15 13:22:35    594] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[03/15 13:22:35    594] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
[03/15 13:22:35    594] (I)       
[03/15 13:22:35    594] [NR-eagl] End Peak syMemory usage = 1438.5 MB
[03/15 13:22:35    594] [NR-eagl] Early Global Router Kernel+IO runtime : 0.56 seconds
[03/15 13:22:35    594] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 13:22:35    594] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/15 13:22:35    594] 
[03/15 13:22:35    594] ** np local hotspot detection info verbose **
[03/15 13:22:35    594] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/15 13:22:35    594] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/15 13:22:35    594] 
[03/15 13:22:35    595] #spOpts: N=65 
[03/15 13:22:35    595] Apply auto density screen in post-place stage.
[03/15 13:22:35    595] Auto density screen increases utilization from 0.739 to 0.739
[03/15 13:22:35    595] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1438.5M
[03/15 13:22:35    595] *** Starting refinePlace (0:09:55 mem=1438.5M) ***
[03/15 13:22:35    595] Total net bbox length = 4.681e+05 (2.151e+05 2.529e+05) (ext = 3.395e+04)
[03/15 13:22:35    595] default core: bins with density >  0.75 = 42.8 % ( 236 / 552 )
[03/15 13:22:35    595] Density distribution unevenness ratio = 7.216%
[03/15 13:22:35    595] RPlace IncrNP: Rollback Lev = -5
[03/15 13:22:35    595] RPlace: Density =1.171111, incremental np is triggered.
[03/15 13:22:35    595] incr SKP is on..., with optDC mode
[03/15 13:22:35    595] tdgpInitIgnoreNetLoadFix on 
[03/15 13:22:38    597] Congestion driven padding in post-place stage.
[03/15 13:22:38    598] Congestion driven padding increases utilization from 0.954 to 0.957
[03/15 13:22:38    598] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1471.2M
[03/15 13:24:29    708] default core: bins with density >  0.75 = 41.8 % ( 231 / 552 )
[03/15 13:24:29    708] Density distribution unevenness ratio = 8.483%
[03/15 13:24:29    708] RPlace postIncrNP: Density = 1.171111 -> 1.120000.
[03/15 13:24:29    708] RPlace postIncrNP Info: Density distribution changes:
[03/15 13:24:29    708] [1.10+      ] :	 1 (0.18%) -> 1 (0.18%)
[03/15 13:24:29    708] [1.05 - 1.10] :	 4 (0.72%) -> 6 (1.09%)
[03/15 13:24:29    708] [1.00 - 1.05] :	 6 (1.09%) -> 20 (3.62%)
[03/15 13:24:29    708] [0.95 - 1.00] :	 28 (5.07%) -> 35 (6.34%)
[03/15 13:24:29    708] [0.90 - 0.95] :	 30 (5.43%) -> 31 (5.62%)
[03/15 13:24:29    708] [0.85 - 0.90] :	 37 (6.70%) -> 35 (6.34%)
[03/15 13:24:29    708] [0.80 - 0.85] :	 53 (9.60%) -> 53 (9.60%)
[03/15 13:24:29    708] [CPU] RefinePlace/IncrNP (cpu=0:01:54, real=0:01:54, mem=1561.0MB) @(0:09:55 - 0:11:49).
[03/15 13:24:29    708] Move report: incrNP moves 28384 insts, mean move: 10.19 um, max move: 89.00 um
[03/15 13:24:29    708] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1373_0): (114.40, 127.00) --> (117.00, 213.40)
[03/15 13:24:29    708] Move report: Timing Driven Placement moves 28384 insts, mean move: 10.19 um, max move: 89.00 um
[03/15 13:24:29    708] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1373_0): (114.40, 127.00) --> (117.00, 213.40)
[03/15 13:24:29    708] 	Runtime: CPU: 0:01:54 REAL: 0:01:54 MEM: 1561.0MB
[03/15 13:24:29    708] Starting refinePlace ...
[03/15 13:24:29    708] default core: bins with density >  0.75 = 41.8 % ( 231 / 552 )
[03/15 13:24:29    708] Density distribution unevenness ratio = 8.483%
[03/15 13:24:29    709]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 13:24:29    709] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1561.0MB) @(0:11:49 - 0:11:49).
[03/15 13:24:29    709] Move report: preRPlace moves 12014 insts, mean move: 0.98 um, max move: 8.20 um
[03/15 13:24:29    709] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1212): (214.40, 307.00) --> (219.00, 303.40)
[03/15 13:24:29    709] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/15 13:24:29    709] wireLenOptFixPriorityInst 0 inst fixed
[03/15 13:24:29    709] Placement tweakage begins.
[03/15 13:24:29    709] wire length = 6.050e+05
[03/15 13:24:32    712] wire length = 5.773e+05
[03/15 13:24:32    712] Placement tweakage ends.
[03/15 13:24:32    712] Move report: tweak moves 4033 insts, mean move: 2.22 um, max move: 31.60 um
[03/15 13:24:32    712] 	Max move on inst (mac_array_instance/FE_OFC1388_q_temp_101_): (97.40, 190.00) --> (129.00, 190.00)
[03/15 13:24:32    712] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:03.0, mem=1561.0MB) @(0:11:50 - 0:11:52).
[03/15 13:24:32    712] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:24:32    712] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1561.0MB) @(0:11:52 - 0:11:52).
[03/15 13:24:32    712] Move report: Detail placement moves 13064 insts, mean move: 1.37 um, max move: 32.20 um
[03/15 13:24:32    712] 	Max move on inst (mac_array_instance/FE_OFC1388_q_temp_101_): (96.80, 190.00) --> (129.00, 190.00)
[03/15 13:24:32    712] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 1561.0MB
[03/15 13:24:32    712] Statistics of distance of Instance movement in refine placement:
[03/15 13:24:32    712]   maximum (X+Y) =        89.20 um
[03/15 13:24:32    712]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1373_0) with max move: (114.4, 127) -> (117.2, 213.4)
[03/15 13:24:32    712]   mean    (X+Y) =        10.27 um
[03/15 13:24:32    712] Total instances flipped for WireLenOpt: 1721
[03/15 13:24:32    712] Total instances flipped, including legalization: 23
[03/15 13:24:32    712] Summary Report:
[03/15 13:24:32    712] Instances move: 28383 (out of 28460 movable)
[03/15 13:24:32    712] Mean displacement: 10.27 um
[03/15 13:24:32    712] Max displacement: 89.20 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1373_0) (114.4, 127) -> (117.2, 213.4)
[03/15 13:24:32    712] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 13:24:32    712] Total instances moved : 28383
[03/15 13:24:32    712] Total net bbox length = 4.533e+05 (2.084e+05 2.449e+05) (ext = 3.320e+04)
[03/15 13:24:32    712] Runtime: CPU: 0:01:57 REAL: 0:01:57 MEM: 1561.0MB
[03/15 13:24:32    712] [CPU] RefinePlace/total (cpu=0:01:57, real=0:01:57, mem=1561.0MB) @(0:09:55 - 0:11:52).
[03/15 13:24:32    712] *** Finished refinePlace (0:11:52 mem=1561.0M) ***
[03/15 13:24:32    712] #spOpts: N=65 
[03/15 13:24:32    712] default core: bins with density >  0.75 = 43.8 % ( 242 / 552 )
[03/15 13:24:32    712] Density distribution unevenness ratio = 8.355%
[03/15 13:24:32    712] Trial Route Overflow 0(H) 0(V)
[03/15 13:24:32    712] Starting congestion repair ...
[03/15 13:24:32    712] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/15 13:24:32    712] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 13:24:32    712] (I)       Reading DB...
[03/15 13:24:32    712] (I)       congestionReportName   : 
[03/15 13:24:32    712] (I)       buildTerm2TermWires    : 1
[03/15 13:24:32    712] (I)       doTrackAssignment      : 1
[03/15 13:24:32    712] (I)       dumpBookshelfFiles     : 0
[03/15 13:24:32    712] (I)       numThreads             : 1
[03/15 13:24:32    712] [NR-eagl] honorMsvRouteConstraint: false
[03/15 13:24:32    712] (I)       honorPin               : false
[03/15 13:24:32    712] (I)       honorPinGuide          : true
[03/15 13:24:32    712] (I)       honorPartition         : false
[03/15 13:24:32    712] (I)       allowPartitionCrossover: false
[03/15 13:24:32    712] (I)       honorSingleEntry       : true
[03/15 13:24:32    712] (I)       honorSingleEntryStrong : true
[03/15 13:24:32    712] (I)       handleViaSpacingRule   : false
[03/15 13:24:32    712] (I)       PDConstraint           : none
[03/15 13:24:32    712] (I)       expBetterNDRHandling   : false
[03/15 13:24:32    712] [NR-eagl] honorClockSpecNDR      : 0
[03/15 13:24:32    712] (I)       routingEffortLevel     : 3
[03/15 13:24:32    712] [NR-eagl] minRouteLayer          : 2
[03/15 13:24:32    712] [NR-eagl] maxRouteLayer          : 2147483647
[03/15 13:24:32    712] (I)       numRowsPerGCell        : 1
[03/15 13:24:32    712] (I)       speedUpLargeDesign     : 0
[03/15 13:24:32    712] (I)       speedUpBlkViolationClean: 0
[03/15 13:24:32    712] (I)       multiThreadingTA       : 0
[03/15 13:24:32    712] (I)       blockedPinEscape       : 1
[03/15 13:24:32    712] (I)       blkAwareLayerSwitching : 0
[03/15 13:24:32    712] (I)       betterClockWireModeling: 1
[03/15 13:24:32    712] (I)       punchThroughDistance   : 500.00
[03/15 13:24:32    712] (I)       scenicBound            : 1.15
[03/15 13:24:32    712] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 13:24:32    712] (I)       source-to-sink ratio   : 0.00
[03/15 13:24:32    712] (I)       targetCongestionRatioH : 1.00
[03/15 13:24:32    712] (I)       targetCongestionRatioV : 1.00
[03/15 13:24:32    712] (I)       layerCongestionRatio   : 0.70
[03/15 13:24:32    712] (I)       m1CongestionRatio      : 0.10
[03/15 13:24:32    712] (I)       m2m3CongestionRatio    : 0.70
[03/15 13:24:32    712] (I)       localRouteEffort       : 1.00
[03/15 13:24:32    712] (I)       numSitesBlockedByOneVia: 8.00
[03/15 13:24:32    712] (I)       supplyScaleFactorH     : 1.00
[03/15 13:24:32    712] (I)       supplyScaleFactorV     : 1.00
[03/15 13:24:32    712] (I)       highlight3DOverflowFactor: 0.00
[03/15 13:24:32    712] (I)       doubleCutViaModelingRatio: 0.00
[03/15 13:24:32    712] (I)       blockTrack             : 
[03/15 13:24:32    712] (I)       readTROption           : true
[03/15 13:24:32    712] (I)       extraSpacingBothSide   : false
[03/15 13:24:32    712] [NR-eagl] numTracksPerClockWire  : 0
[03/15 13:24:32    712] (I)       routeSelectedNetsOnly  : false
[03/15 13:24:32    712] (I)       before initializing RouteDB syMemory usage = 1561.0 MB
[03/15 13:24:32    712] (I)       starting read tracks
[03/15 13:24:32    712] (I)       build grid graph
[03/15 13:24:32    712] (I)       build grid graph start
[03/15 13:24:32    712] [NR-eagl] Layer1 has no routable track
[03/15 13:24:32    712] [NR-eagl] Layer2 has single uniform track structure
[03/15 13:24:32    712] [NR-eagl] Layer3 has single uniform track structure
[03/15 13:24:32    712] [NR-eagl] Layer4 has single uniform track structure
[03/15 13:24:32    712] [NR-eagl] Layer5 has single uniform track structure
[03/15 13:24:32    712] [NR-eagl] Layer6 has single uniform track structure
[03/15 13:24:32    712] [NR-eagl] Layer7 has single uniform track structure
[03/15 13:24:32    712] [NR-eagl] Layer8 has single uniform track structure
[03/15 13:24:32    712] (I)       build grid graph end
[03/15 13:24:32    712] (I)       Layer1   numNetMinLayer=30607
[03/15 13:24:32    712] (I)       Layer2   numNetMinLayer=0
[03/15 13:24:32    712] (I)       Layer3   numNetMinLayer=0
[03/15 13:24:32    712] (I)       Layer4   numNetMinLayer=0
[03/15 13:24:32    712] (I)       Layer5   numNetMinLayer=0
[03/15 13:24:32    712] (I)       Layer6   numNetMinLayer=0
[03/15 13:24:32    712] (I)       Layer7   numNetMinLayer=6
[03/15 13:24:32    712] (I)       Layer8   numNetMinLayer=0
[03/15 13:24:32    712] (I)       numViaLayers=7
[03/15 13:24:32    712] (I)       end build via table
[03/15 13:24:32    712] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 13:24:32    712] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 13:24:32    712] (I)       readDataFromPlaceDB
[03/15 13:24:32    712] (I)       Read net information..
[03/15 13:24:32    712] [NR-eagl] Read numTotalNets=30613  numIgnoredNets=0
[03/15 13:24:32    712] (I)       Read testcase time = 0.010 seconds
[03/15 13:24:32    712] 
[03/15 13:24:32    712] (I)       totalPins=106153  totalGlobalPin=102823 (96.86%)
[03/15 13:24:32    712] (I)       Model blockage into capacity
[03/15 13:24:32    712] (I)       Read numBlocks=3302  numPreroutedWires=0  numCapScreens=0
[03/15 13:24:32    712] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 13:24:32    712] (I)       blocked area on Layer2 : 36934148800  (4.88%)
[03/15 13:24:32    712] (I)       blocked area on Layer3 : 6025184000  (0.80%)
[03/15 13:24:32    712] (I)       blocked area on Layer4 : 47596899200  (6.28%)
[03/15 13:24:32    712] (I)       blocked area on Layer5 : 0  (0.00%)
[03/15 13:24:32    712] (I)       blocked area on Layer6 : 0  (0.00%)
[03/15 13:24:32    712] (I)       blocked area on Layer7 : 0  (0.00%)
[03/15 13:24:32    712] (I)       blocked area on Layer8 : 0  (0.00%)
[03/15 13:24:32    712] (I)       Modeling time = 0.020 seconds
[03/15 13:24:32    712] 
[03/15 13:24:32    712] (I)       Number of ignored nets = 0
[03/15 13:24:32    712] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 13:24:32    712] (I)       Number of clock nets = 1.  Ignored: No
[03/15 13:24:32    712] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 13:24:32    712] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 13:24:32    712] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 13:24:32    712] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 13:24:32    712] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 13:24:32    712] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 13:24:32    712] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 13:24:32    712] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 13:24:32    712] (I)       Before initializing earlyGlobalRoute syMemory usage = 1561.0 MB
[03/15 13:24:32    712] (I)       Layer1  viaCost=300.00
[03/15 13:24:32    712] (I)       Layer2  viaCost=100.00
[03/15 13:24:32    712] (I)       Layer3  viaCost=100.00
[03/15 13:24:32    712] (I)       Layer4  viaCost=100.00
[03/15 13:24:32    712] (I)       Layer5  viaCost=100.00
[03/15 13:24:32    712] (I)       Layer6  viaCost=200.00
[03/15 13:24:32    712] (I)       Layer7  viaCost=100.00
[03/15 13:24:32    712] (I)       ---------------------Grid Graph Info--------------------
[03/15 13:24:32    712] (I)       routing area        :  (0, 0) - (872800, 868000)
[03/15 13:24:32    712] (I)       core area           :  (20000, 20000) - (852800, 848000)
[03/15 13:24:32    712] (I)       Site Width          :   400  (dbu)
[03/15 13:24:32    712] (I)       Row Height          :  3600  (dbu)
[03/15 13:24:32    712] (I)       GCell Width         :  3600  (dbu)
[03/15 13:24:32    712] (I)       GCell Height        :  3600  (dbu)
[03/15 13:24:32    712] (I)       grid                :   242   241     8
[03/15 13:24:32    712] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 13:24:32    712] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 13:24:32    712] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 13:24:32    712] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 13:24:32    712] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 13:24:32    712] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/15 13:24:32    712] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 13:24:32    712] (I)       Total num of tracks :     0  2182  2169  2182  2169  2182   542   545
[03/15 13:24:32    712] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 13:24:32    712] (I)       --------------------------------------------------------
[03/15 13:24:32    712] 
[03/15 13:24:32    712] [NR-eagl] ============ Routing rule table ============
[03/15 13:24:32    712] [NR-eagl] Rule id 0. Nets 30613 
[03/15 13:24:32    712] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 13:24:32    712] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 13:24:32    712] [NR-eagl] ========================================
[03/15 13:24:32    712] [NR-eagl] 
[03/15 13:24:32    712] (I)       After initializing earlyGlobalRoute syMemory usage = 1561.0 MB
[03/15 13:24:32    712] (I)       Loading and dumping file time : 0.21 seconds
[03/15 13:24:32    712] (I)       ============= Initialization =============
[03/15 13:24:32    712] (I)       total 2D Cap : 2822646 = (1175031 H, 1647615 V)
[03/15 13:24:32    712] [NR-eagl] Layer group 2: route 30613 net(s) in layer range [2, 8]
[03/15 13:24:32    712] (I)       ============  Phase 1a Route ============
[03/15 13:24:32    712] (I)       Phase 1a runs 0.08 seconds
[03/15 13:24:32    712] (I)       Usage: 310474 = (144913 H, 165561 V) = (12.33% H, 10.05% V) = (2.608e+05um H, 2.980e+05um V)
[03/15 13:24:32    712] (I)       
[03/15 13:24:32    712] (I)       ============  Phase 1b Route ============
[03/15 13:24:32    712] (I)       Usage: 310474 = (144913 H, 165561 V) = (12.33% H, 10.05% V) = (2.608e+05um H, 2.980e+05um V)
[03/15 13:24:32    712] (I)       
[03/15 13:24:32    712] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.588532e+05um
[03/15 13:24:32    712] (I)       ============  Phase 1c Route ============
[03/15 13:24:32    712] (I)       Usage: 310474 = (144913 H, 165561 V) = (12.33% H, 10.05% V) = (2.608e+05um H, 2.980e+05um V)
[03/15 13:24:32    712] (I)       
[03/15 13:24:32    712] (I)       ============  Phase 1d Route ============
[03/15 13:24:32    712] (I)       Usage: 310474 = (144913 H, 165561 V) = (12.33% H, 10.05% V) = (2.608e+05um H, 2.980e+05um V)
[03/15 13:24:32    712] (I)       
[03/15 13:24:32    712] (I)       ============  Phase 1e Route ============
[03/15 13:24:32    712] (I)       Phase 1e runs 0.00 seconds
[03/15 13:24:32    712] (I)       Usage: 310474 = (144913 H, 165561 V) = (12.33% H, 10.05% V) = (2.608e+05um H, 2.980e+05um V)
[03/15 13:24:32    712] (I)       
[03/15 13:24:32    712] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.588532e+05um
[03/15 13:24:32    712] [NR-eagl] 
[03/15 13:24:32    712] (I)       ============  Phase 1l Route ============
[03/15 13:24:33    712] (I)       dpBasedLA: time=0.08  totalOF=2625  totalVia=200086  totalWL=310473  total(Via+WL)=510559 
[03/15 13:24:33    712] (I)       Total Global Routing Runtime: 0.26 seconds
[03/15 13:24:33    712] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 13:24:33    712] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 13:24:33    712] (I)       
[03/15 13:24:33    712] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 13:24:33    712] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/15 13:24:33    712] 
[03/15 13:24:33    712] ** np local hotspot detection info verbose **
[03/15 13:24:33    712] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/15 13:24:33    712] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/15 13:24:33    712] 
[03/15 13:24:33    712] describeCongestion: hCong = 0.00 vCong = 0.00
[03/15 13:24:33    712] Skipped repairing congestion.
[03/15 13:24:33    712] (I)       ============= track Assignment ============
[03/15 13:24:33    712] (I)       extract Global 3D Wires
[03/15 13:24:33    712] (I)       Extract Global WL : time=0.01
[03/15 13:24:33    712] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 13:24:33    712] (I)       Initialization real time=0.01 seconds
[03/15 13:24:33    713] (I)       Kernel real time=0.35 seconds
[03/15 13:24:33    713] (I)       End Greedy Track Assignment
[03/15 13:24:33    713] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 105910
[03/15 13:24:33    713] [NR-eagl] Layer2(M2)(V) length: 2.102667e+05um, number of vias: 148157
[03/15 13:24:33    713] [NR-eagl] Layer3(M3)(H) length: 2.296516e+05um, number of vias: 8534
[03/15 13:24:33    713] [NR-eagl] Layer4(M4)(V) length: 8.792981e+04um, number of vias: 2567
[03/15 13:24:33    713] [NR-eagl] Layer5(M5)(H) length: 3.242478e+04um, number of vias: 1184
[03/15 13:24:33    713] [NR-eagl] Layer6(M6)(V) length: 6.075000e+03um, number of vias: 683
[03/15 13:24:33    713] [NR-eagl] Layer7(M7)(H) length: 4.137000e+03um, number of vias: 936
[03/15 13:24:33    713] [NR-eagl] Layer8(M8)(V) length: 3.513600e+03um, number of vias: 0
[03/15 13:24:33    713] [NR-eagl] Total length: 5.739985e+05um, number of vias: 267971
[03/15 13:24:33    713] End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
[03/15 13:24:33    713] Start to check current routing status for nets...
[03/15 13:24:33    713] Using hname+ instead name for net compare
[03/15 13:24:33    713] All nets are already routed correctly.
[03/15 13:24:33    713] End to check current routing status for nets (mem=1407.8M)
[03/15 13:24:33    713] Extraction called for design 'core' of instances=28460 and nets=30724 using extraction engine 'preRoute' .
[03/15 13:24:33    713] PreRoute RC Extraction called for design core.
[03/15 13:24:33    713] RC Extraction called in multi-corner(2) mode.
[03/15 13:24:33    713] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 13:24:33    713] RCMode: PreRoute
[03/15 13:24:33    713]       RC Corner Indexes            0       1   
[03/15 13:24:33    713] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 13:24:33    713] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 13:24:33    713] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 13:24:33    713] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 13:24:33    713] Shrink Factor                : 1.00000
[03/15 13:24:33    713] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 13:24:33    713] Using capacitance table file ...
[03/15 13:24:33    713] Updating RC grid for preRoute extraction ...
[03/15 13:24:33    713] Initializing multi-corner capacitance tables ... 
[03/15 13:24:34    713] Initializing multi-corner resistance tables ...
[03/15 13:24:34    714] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1407.816M)
[03/15 13:24:35    714] Compute RC Scale Done ...
[03/15 13:24:35    714] **optDesign ... cpu = 0:10:14, real = 0:10:14, mem = 1399.9M, totSessionCpu=0:11:55 **
[03/15 13:24:35    715] Include MVT Delays for Hold Opt
[03/15 13:24:35    715] #################################################################################
[03/15 13:24:35    715] # Design Stage: PreRoute
[03/15 13:24:35    715] # Design Name: core
[03/15 13:24:35    715] # Design Mode: 65nm
[03/15 13:24:35    715] # Analysis Mode: MMMC Non-OCV 
[03/15 13:24:35    715] # Parasitics Mode: No SPEF/RCDB
[03/15 13:24:35    715] # Signoff Settings: SI Off 
[03/15 13:24:35    715] #################################################################################
[03/15 13:24:36    716] AAE_INFO: 1 threads acquired from CTE.
[03/15 13:24:36    716] Calculate delays in BcWc mode...
[03/15 13:24:36    716] Topological Sorting (CPU = 0:00:00.0, MEM = 1402.2M, InitMEM = 1397.9M)
[03/15 13:24:40    719] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/15 13:24:40    719] End delay calculation. (MEM=1475.96 CPU=0:00:03.5 REAL=0:00:04.0)
[03/15 13:24:40    719] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 1476.0M) ***
[03/15 13:24:41    721] *** Timing NOT met, worst failing slack is -1.149
[03/15 13:24:41    721] *** Check timing (0:00:00.0)
[03/15 13:24:41    721] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:24:41    721] optDesignOneStep: Leakage Power Flow
[03/15 13:24:41    721] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:24:41    721] Begin: GigaOpt Optimization in WNS mode
[03/15 13:24:41    721] Info: 1 clock net  excluded from IPO operation.
[03/15 13:24:41    721] PhyDesignGrid: maxLocalDensity 1.00
[03/15 13:24:41    721] #spOpts: N=65 
[03/15 13:24:41    721] Core basic site is core
[03/15 13:24:41    721] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 13:24:41    721] Summary for sequential cells idenfication: 
[03/15 13:24:41    721] Identified SBFF number: 199
[03/15 13:24:41    721] Identified MBFF number: 0
[03/15 13:24:41    721] Not identified SBFF number: 0
[03/15 13:24:41    721] Not identified MBFF number: 0
[03/15 13:24:41    721] Number of sequential cells which are not FFs: 104
[03/15 13:24:41    721] 
[03/15 13:24:44    724] *info: 1 clock net excluded
[03/15 13:24:44    724] *info: 2 special nets excluded.
[03/15 13:24:44    724] *info: 111 no-driver nets excluded.
[03/15 13:24:46    726] ** GigaOpt Optimizer WNS Slack -1.149 TNS Slack -2196.333 Density 73.86
[03/15 13:24:46    726] Optimizer WNS Pass 0
[03/15 13:24:46    726] Active Path Group: reg2reg  
[03/15 13:24:46    726] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:24:46    726] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:24:46    726] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:24:46    726] |  -1.149|   -1.149|-2195.730|-2196.333|    73.86%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:46    726] |  -1.128|   -1.128|-2190.223|-2190.826|    73.86%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_13_/D   |
[03/15 13:24:46    726] |  -1.118|   -1.118|-2184.579|-2185.182|    73.86%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:46    726] |  -1.105|   -1.105|-2180.815|-2181.418|    73.86%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:47    727] |  -1.096|   -1.096|-2169.940|-2170.543|    73.86%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/15 13:24:47    727] |  -1.094|   -1.094|-2165.927|-2166.531|    73.86%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/15 13:24:47    727] |  -1.091|   -1.091|-2163.195|-2163.798|    73.86%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_12_/D   |
[03/15 13:24:47    727] |  -1.085|   -1.085|-2163.256|-2163.859|    73.86%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
[03/15 13:24:47    727] |  -1.078|   -1.078|-2156.690|-2157.293|    73.87%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_13_/D   |
[03/15 13:24:48    728] |  -1.071|   -1.071|-2151.283|-2151.886|    73.87%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:24:48    728] |  -1.063|   -1.063|-2142.651|-2143.254|    73.87%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
[03/15 13:24:49    729] |  -1.056|   -1.056|-2136.489|-2137.092|    73.88%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:49    729] |  -1.053|   -1.053|-2123.135|-2123.739|    73.89%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
[03/15 13:24:49    729] |  -1.046|   -1.046|-2114.520|-2115.123|    73.89%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:50    730] |  -1.044|   -1.044|-2103.592|-2104.195|    73.91%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:50    730] |  -1.036|   -1.036|-2101.788|-2102.391|    73.91%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:51    731] |  -1.034|   -1.034|-2088.196|-2088.799|    73.93%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
[03/15 13:24:51    731] |  -1.027|   -1.027|-2086.634|-2087.237|    73.94%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
[03/15 13:24:52    732] |  -1.026|   -1.026|-2077.676|-2078.279|    73.95%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
[03/15 13:24:52    732] |  -1.019|   -1.019|-2074.679|-2075.282|    73.96%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:52    732] |  -1.015|   -1.015|-2064.276|-2064.879|    73.98%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:53    733] |  -1.012|   -1.012|-2053.772|-2054.375|    73.99%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:53    733] |  -1.005|   -1.005|-2049.049|-2049.652|    74.00%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
[03/15 13:24:54    734] |  -1.003|   -1.003|-2034.760|-2035.363|    74.02%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:54    734] |  -0.996|   -0.996|-2031.022|-2031.625|    74.03%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
[03/15 13:24:55    735] |  -0.995|   -0.995|-2019.964|-2020.567|    74.05%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 13:24:56    735] |  -0.990|   -0.990|-2014.803|-2015.406|    74.06%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:56    736] |  -0.990|   -0.990|-2007.270|-2007.873|    74.08%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:56    736] |  -0.985|   -0.985|-2006.097|-2006.700|    74.08%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:57    737] |  -0.985|   -0.985|-1998.728|-1999.331|    74.10%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:57    737] |  -0.985|   -0.985|-1996.607|-1997.210|    74.10%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:57    737] |  -0.978|   -0.978|-1995.250|-1995.853|    74.11%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:58    738] |  -0.978|   -0.978|-1985.993|-1986.596|    74.13%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:58    738] |  -0.978|   -0.978|-1985.244|-1985.847|    74.14%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:24:58    738] |  -0.971|   -0.971|-1984.226|-1984.829|    74.15%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
[03/15 13:24:59    739] |  -0.970|   -0.970|-1969.234|-1969.837|    74.18%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 13:24:59    739] |  -0.969|   -0.969|-1967.511|-1968.114|    74.18%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
[03/15 13:24:59    739] |  -0.969|   -0.969|-1966.322|-1966.925|    74.19%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
[03/15 13:25:00    739] |  -0.962|   -0.962|-1966.129|-1966.731|    74.19%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 13:25:01    741] |  -0.962|   -0.962|-1954.947|-1955.550|    74.23%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
[03/15 13:25:01    741] |  -0.962|   -0.962|-1953.644|-1954.247|    74.23%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
[03/15 13:25:01    741] |  -0.958|   -0.958|-1953.530|-1954.133|    74.24%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:25:02    742] |  -0.958|   -0.958|-1946.983|-1947.586|    74.26%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:25:02    742] |  -0.958|   -0.958|-1946.211|-1946.814|    74.26%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:25:02    742] |  -0.951|   -0.951|-1945.436|-1946.039|    74.28%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
[03/15 13:25:03    743] |  -0.951|   -0.951|-1934.877|-1935.480|    74.31%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
[03/15 13:25:03    743] |  -0.950|   -0.950|-1931.657|-1932.260|    74.32%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
[03/15 13:25:04    743] |  -0.950|   -0.950|-1929.939|-1930.542|    74.33%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
[03/15 13:25:04    744] |  -0.945|   -0.945|-1928.698|-1929.301|    74.34%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_17_/D   |
[03/15 13:25:05    745] |  -0.945|   -0.945|-1917.736|-1918.339|    74.39%|   0:00:01.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_17_/D   |
[03/15 13:25:05    745] |  -0.945|   -0.945|-1916.502|-1917.105|    74.40%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_17_/D   |
[03/15 13:25:05    745] |  -0.944|   -0.944|-1915.616|-1916.219|    74.41%|   0:00:00.0| 1571.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_17_/D   |
[03/15 13:25:06    745] |  -0.942|   -0.942|-1914.109|-1914.712|    74.42%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_14_/D   |
[03/15 13:25:06    746] |  -0.936|   -0.936|-1911.061|-1911.664|    74.44%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
[03/15 13:25:07    747] |  -0.936|   -0.936|-1905.676|-1906.279|    74.49%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
[03/15 13:25:07    747] |  -0.936|   -0.936|-1904.998|-1905.600|    74.49%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_12_/D   |
[03/15 13:25:08    748] |  -0.935|   -0.935|-1900.783|-1901.386|    74.52%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_14_/D   |
[03/15 13:25:09    749] |  -0.935|   -0.935|-1899.066|-1899.669|    74.52%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_14_/D   |
[03/15 13:25:09    749] |  -0.928|   -0.928|-1898.691|-1899.294|    74.52%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_13_/D   |
[03/15 13:25:10    750] |  -0.928|   -0.928|-1893.658|-1894.261|    74.57%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_13_/D   |
[03/15 13:25:11    751] |  -0.928|   -0.928|-1891.966|-1892.569|    74.57%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_13_/D   |
[03/15 13:25:11    751] |  -0.926|   -0.926|-1890.868|-1891.471|    74.61%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_13_/D   |
[03/15 13:25:12    751] |  -0.926|   -0.926|-1886.453|-1887.056|    74.62%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_13_/D   |
[03/15 13:25:12    752] |  -0.923|   -0.923|-1884.654|-1885.257|    74.64%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
[03/15 13:25:13    753] |  -0.924|   -0.924|-1882.225|-1882.828|    74.66%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 13:25:13    753] |  -0.924|   -0.924|-1882.085|-1882.688|    74.66%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 13:25:13    753] |  -0.922|   -0.922|-1881.386|-1881.989|    74.67%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
[03/15 13:25:13    753] |  -0.922|   -0.922|-1879.071|-1879.674|    74.68%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
[03/15 13:25:14    754] |  -0.919|   -0.919|-1878.374|-1878.977|    74.69%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/D  |
[03/15 13:25:15    755] |  -0.919|   -0.919|-1875.043|-1875.646|    74.72%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/D  |
[03/15 13:25:15    755] |  -0.919|   -0.919|-1874.962|-1875.565|    74.72%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/D  |
[03/15 13:25:15    755] |  -0.916|   -0.916|-1874.167|-1874.770|    74.73%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
[03/15 13:25:16    756] |  -0.916|   -0.916|-1872.152|-1872.755|    74.75%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
[03/15 13:25:16    756] |  -0.916|   -0.916|-1871.102|-1871.705|    74.76%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
[03/15 13:25:17    757] |  -0.914|   -0.914|-1869.079|-1869.682|    74.77%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_13_/D  |
[03/15 13:25:17    757] |  -0.914|   -0.914|-1868.451|-1869.054|    74.78%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_13_/D  |
[03/15 13:25:17    757] |  -0.914|   -0.914|-1868.376|-1868.979|    74.78%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_13_/D  |
[03/15 13:25:18    758] |  -0.911|   -0.911|-1866.289|-1866.892|    74.80%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/15 13:25:19    759] |  -0.911|   -0.911|-1863.834|-1864.437|    74.82%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/15 13:25:19    759] |  -0.911|   -0.911|-1863.516|-1864.119|    74.82%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/15 13:25:20    760] |  -0.909|   -0.909|-1861.259|-1861.862|    74.86%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
[03/15 13:25:20    760] |  -0.909|   -0.909|-1859.770|-1860.373|    74.87%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
[03/15 13:25:20    760] |  -0.909|   -0.909|-1859.703|-1860.306|    74.87%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
[03/15 13:25:20    760] |  -0.908|   -0.908|-1858.985|-1859.588|    74.87%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_14_/D  |
[03/15 13:25:21    760] |  -0.908|   -0.908|-1858.280|-1858.883|    74.88%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_14_/D  |
[03/15 13:25:21    761] |  -0.906|   -0.906|-1857.476|-1858.079|    74.88%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
[03/15 13:25:21    761] |  -0.906|   -0.906|-1855.375|-1855.978|    74.89%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
[03/15 13:25:21    761] |  -0.906|   -0.906|-1855.048|-1855.651|    74.89%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
[03/15 13:25:22    762] |  -0.902|   -0.902|-1852.804|-1853.407|    74.90%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:25:23    762] |  -0.902|   -0.902|-1850.757|-1851.360|    74.93%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:25:23    763] |  -0.902|   -0.902|-1848.896|-1849.499|    74.94%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:25:23    763] |  -0.900|   -0.900|-1848.087|-1848.689|    74.95%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
[03/15 13:25:24    763] |  -0.900|   -0.900|-1846.496|-1847.099|    74.96%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
[03/15 13:25:24    764] |  -0.898|   -0.898|-1846.055|-1846.658|    74.98%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:25:24    764] |  -0.898|   -0.898|-1842.123|-1842.726|    75.00%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:25:25    765] |  -0.898|   -0.898|-1841.830|-1842.433|    75.00%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:25:25    765] |  -0.896|   -0.896|-1840.799|-1841.402|    75.01%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 13:25:25    765] |  -0.896|   -0.896|-1839.818|-1840.421|    75.02%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 13:25:26    765] |  -0.893|   -0.893|-1839.097|-1839.700|    75.03%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 13:25:26    766] |  -0.893|   -0.893|-1837.748|-1838.351|    75.06%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 13:25:26    766] |  -0.893|   -0.893|-1837.021|-1837.624|    75.06%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 13:25:27    767] |  -0.892|   -0.892|-1835.929|-1836.532|    75.08%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
[03/15 13:25:27    767] |  -0.892|   -0.892|-1834.877|-1835.480|    75.08%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
[03/15 13:25:27    767] |  -0.892|   -0.892|-1834.869|-1835.472|    75.08%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
[03/15 13:25:28    768] |  -0.890|   -0.890|-1832.218|-1832.821|    75.10%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
[03/15 13:25:28    768] |  -0.889|   -0.889|-1828.096|-1828.699|    75.11%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_11_/D  |
[03/15 13:25:29    768] |  -0.885|   -0.885|-1826.281|-1826.884|    75.12%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
[03/15 13:25:31    771] |  -0.882|   -0.882|-1819.700|-1820.303|    75.15%|   0:00:02.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
[03/15 13:25:32    772] |  -0.884|   -0.884|-1818.378|-1818.981|    75.18%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
[03/15 13:25:32    772] |  -0.884|   -0.884|-1818.259|-1818.861|    75.18%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
[03/15 13:25:32    772] |  -0.883|   -0.883|-1815.907|-1816.510|    75.20%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:25:32    772] |  -0.881|   -0.881|-1815.235|-1815.838|    75.22%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
[03/15 13:25:33    773] |  -0.881|   -0.881|-1813.901|-1814.505|    75.23%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
[03/15 13:25:33    773] |  -0.880|   -0.880|-1812.595|-1813.198|    75.24%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:25:33    773] |  -0.879|   -0.879|-1812.054|-1812.657|    75.25%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_14_/D  |
[03/15 13:25:34    774] |  -0.877|   -0.877|-1808.700|-1809.303|    75.27%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:25:35    775] |  -0.876|   -0.876|-1805.521|-1806.124|    75.30%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
[03/15 13:25:35    775] |  -0.874|   -0.874|-1802.732|-1803.335|    75.31%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_11_/D  |
[03/15 13:25:36    776] |  -0.873|   -0.873|-1801.593|-1802.196|    75.32%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
[03/15 13:25:37    776] |  -0.872|   -0.872|-1799.949|-1800.552|    75.35%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 13:25:37    777] |  -0.870|   -0.870|-1798.586|-1799.189|    75.37%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_17_/D  |
[03/15 13:25:38    778] |  -0.869|   -0.869|-1797.907|-1798.510|    75.38%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
[03/15 13:25:40    780] |  -0.868|   -0.868|-1795.761|-1796.364|    75.40%|   0:00:02.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 13:25:41    781] |  -0.867|   -0.867|-1794.935|-1795.538|    75.42%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/15 13:25:42    782] |  -0.865|   -0.865|-1793.682|-1794.285|    75.43%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/15 13:25:44    784] |  -0.865|   -0.865|-1791.118|-1791.721|    75.44%|   0:00:02.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_19_/D  |
[03/15 13:25:46    786] |  -0.864|   -0.864|-1790.004|-1790.607|    75.45%|   0:00:02.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
[03/15 13:25:47    787] |  -0.863|   -0.863|-1789.678|-1790.281|    75.45%|   0:00:01.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
[03/15 13:25:50    790] |  -0.862|   -0.862|-1788.731|-1789.334|    75.47%|   0:00:03.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_9_/D   |
[03/15 13:25:50    790] |  -0.860|   -0.860|-1787.850|-1788.453|    75.48%|   0:00:00.0| 1569.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 13:25:52    792] |  -0.858|   -0.858|-1783.092|-1783.695|    75.49%|   0:00:02.0| 1566.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/15 13:25:57    797] |  -0.857|   -0.857|-1779.071|-1779.673|    75.51%|   0:00:05.0| 1558.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 13:25:58    798] |  -0.856|   -0.856|-1778.255|-1778.859|    75.51%|   0:00:01.0| 1559.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
[03/15 13:26:00    800] |  -0.855|   -0.855|-1777.026|-1777.629|    75.52%|   0:00:02.0| 1558.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
[03/15 13:26:01    801] |  -0.854|   -0.854|-1775.299|-1775.902|    75.53%|   0:00:01.0| 1558.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:26:03    803] |  -0.853|   -0.853|-1775.011|-1775.614|    75.55%|   0:00:02.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:26:08    808] |  -0.852|   -0.852|-1772.282|-1772.885|    75.56%|   0:00:05.0| 1560.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:26:11    810] |  -0.854|   -0.854|-1771.281|-1771.884|    75.58%|   0:00:03.0| 1560.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/15 13:26:11    811] |  -0.851|   -0.851|-1771.091|-1771.694|    75.58%|   0:00:00.0| 1560.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
[03/15 13:26:12    812] |  -0.849|   -0.849|-1768.810|-1769.413|    75.59%|   0:00:01.0| 1560.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
[03/15 13:26:15    815] |  -0.848|   -0.848|-1764.518|-1765.121|    75.60%|   0:00:03.0| 1560.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/15 13:26:19    819] |  -0.847|   -0.847|-1763.266|-1763.869|    75.62%|   0:00:04.0| 1561.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_12_/D  |
[03/15 13:26:22    822] |  -0.846|   -0.846|-1759.760|-1760.363|    75.63%|   0:00:03.0| 1561.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
[03/15 13:26:26    826] |  -0.845|   -0.845|-1758.223|-1758.825|    75.65%|   0:00:04.0| 1561.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:26:27    827] |  -0.843|   -0.843|-1753.329|-1753.932|    75.67%|   0:00:01.0| 1561.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
[03/15 13:26:30    830] |  -0.842|   -0.842|-1750.984|-1751.587|    75.69%|   0:00:03.0| 1562.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:26:32    832] |  -0.841|   -0.841|-1749.669|-1750.272|    75.72%|   0:00:02.0| 1562.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
[03/15 13:26:35    835] |  -0.841|   -0.841|-1747.519|-1748.122|    75.74%|   0:00:03.0| 1562.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:26:37    837] |  -0.841|   -0.841|-1746.272|-1746.875|    75.75%|   0:00:02.0| 1563.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:26:37    837] |  -0.840|   -0.840|-1746.216|-1746.819|    75.75%|   0:00:00.0| 1564.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:26:40    839] |  -0.839|   -0.839|-1743.961|-1744.564|    75.77%|   0:00:03.0| 1564.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 13:26:41    841] |  -0.839|   -0.839|-1743.373|-1743.976|    75.78%|   0:00:01.0| 1564.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 13:26:42    842] |  -0.836|   -0.836|-1739.755|-1740.358|    75.87%|   0:00:01.0| 1564.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:26:43    843] |  -0.835|   -0.835|-1738.494|-1739.097|    75.90%|   0:00:01.0| 1564.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:26:47    847] |  -0.833|   -0.833|-1735.011|-1735.614|    75.94%|   0:00:04.0| 1564.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:26:50    850] |  -0.832|   -0.832|-1730.400|-1731.003|    75.98%|   0:00:03.0| 1564.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:26:53    853] |  -0.833|   -0.833|-1729.646|-1730.249|    76.01%|   0:00:03.0| 1564.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
[03/15 13:26:54    853] |  -0.831|   -0.831|-1728.709|-1729.312|    76.01%|   0:00:01.0| 1566.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
[03/15 13:26:57    857] |  -0.830|   -0.830|-1727.587|-1728.190|    76.02%|   0:00:03.0| 1566.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
[03/15 13:27:00    860] |  -0.830|   -0.830|-1726.692|-1727.295|    76.04%|   0:00:03.0| 1566.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:27:01    861] |  -0.828|   -0.828|-1725.438|-1726.041|    76.04%|   0:00:01.0| 1566.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:27:04    863] |  -0.828|   -0.828|-1724.373|-1724.976|    76.06%|   0:00:03.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
[03/15 13:27:10    870] |  -0.826|   -0.826|-1721.944|-1722.547|    76.08%|   0:00:06.0| 1568.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:27:12    872] |  -0.826|   -0.826|-1719.849|-1720.452|    76.11%|   0:00:02.0| 1569.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:27:16    876] |  -0.825|   -0.825|-1717.463|-1718.066|    76.13%|   0:00:04.0| 1569.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 13:27:17    877] |  -0.824|   -0.824|-1716.687|-1717.290|    76.15%|   0:00:01.0| 1569.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:27:22    882] |  -0.824|   -0.824|-1716.713|-1717.316|    76.17%|   0:00:05.0| 1570.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:27:24    884] |  -0.823|   -0.823|-1714.795|-1715.397|    76.18%|   0:00:02.0| 1570.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:27:26    886] |  -0.823|   -0.823|-1713.705|-1714.308|    76.19%|   0:00:02.0| 1570.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:27:28    888] |  -0.821|   -0.821|-1708.843|-1709.446|    76.33%|   0:00:02.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_11_/D  |
[03/15 13:27:30    890] |  -0.821|   -0.821|-1706.829|-1707.432|    76.36%|   0:00:02.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:27:31    891] |  -0.821|   -0.821|-1706.502|-1707.105|    76.36%|   0:00:01.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:27:32    891] |  -0.820|   -0.820|-1704.168|-1704.771|    76.45%|   0:00:01.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 13:27:32    892] |  -0.819|   -0.819|-1703.080|-1703.683|    76.46%|   0:00:00.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
[03/15 13:27:34    894] |  -0.818|   -0.818|-1702.577|-1703.180|    76.48%|   0:00:02.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:27:35    895] |  -0.816|   -0.816|-1701.379|-1701.982|    76.49%|   0:00:01.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:27:40    900] |  -0.815|   -0.815|-1700.481|-1701.084|    76.52%|   0:00:05.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:27:44    904] |  -0.815|   -0.815|-1699.261|-1699.864|    76.55%|   0:00:04.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:27:45    905] |  -0.815|   -0.815|-1699.169|-1699.772|    76.55%|   0:00:01.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:27:46    906] |  -0.814|   -0.814|-1696.195|-1696.798|    76.68%|   0:00:01.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:27:50    910] |  -0.813|   -0.813|-1694.728|-1695.331|    76.69%|   0:00:04.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:27:53    913] |  -0.813|   -0.813|-1691.118|-1691.721|    76.72%|   0:00:03.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:27:54    914] |  -0.813|   -0.813|-1690.590|-1691.193|    76.79%|   0:00:01.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/15 13:27:56    916] |  -0.812|   -0.812|-1690.060|-1690.663|    76.85%|   0:00:02.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:27:58    918] |  -0.811|   -0.811|-1689.520|-1690.123|    76.87%|   0:00:02.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:01    921] |  -0.810|   -0.810|-1687.724|-1688.327|    76.89%|   0:00:03.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:28:03    923] |  -0.810|   -0.810|-1686.731|-1687.334|    76.89%|   0:00:02.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:28:03    923] |  -0.810|   -0.810|-1686.220|-1686.823|    76.90%|   0:00:00.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:28:04    924] |  -0.809|   -0.809|-1684.011|-1684.614|    76.97%|   0:00:01.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:28:08    928] |  -0.809|   -0.809|-1683.139|-1683.742|    76.98%|   0:00:04.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
[03/15 13:28:09    929] |  -0.809|   -0.809|-1682.666|-1683.269|    76.98%|   0:00:01.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_15_/D  |
[03/15 13:28:09    929] |  -0.808|   -0.808|-1681.704|-1682.307|    77.03%|   0:00:00.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:28:12    932] |  -0.808|   -0.808|-1680.728|-1681.330|    77.05%|   0:00:03.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:13    933] |  -0.808|   -0.808|-1680.371|-1680.974|    77.09%|   0:00:01.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:13    933] |  -0.808|   -0.808|-1680.339|-1680.942|    77.10%|   0:00:00.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:13    933] |  -0.808|   -0.808|-1680.312|-1680.915|    77.10%|   0:00:00.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:16    936] |  -0.808|   -0.808|-1679.211|-1679.814|    77.14%|   0:00:03.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:17    937] |  -0.808|   -0.808|-1679.086|-1679.689|    77.19%|   0:00:01.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:17    937] |  -0.808|   -0.808|-1679.069|-1679.672|    77.18%|   0:00:00.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:17    937] |  -0.808|   -0.808|-1679.067|-1679.670|    77.19%|   0:00:00.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:17    937] |  -0.808|   -0.808|-1679.067|-1679.670|    77.19%|   0:00:00.0| 1571.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:17    937] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:28:17    937] 
[03/15 13:28:17    937] *** Finish Core Optimize Step (cpu=0:03:32 real=0:03:31 mem=1571.5M) ***
[03/15 13:28:18    937] Active Path Group: default 
[03/15 13:28:18    938] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:28:18    938] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:28:18    938] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:28:18    938] |  -0.154|   -0.808|  -0.603|-1679.670|    77.19%|   0:00:00.0| 1571.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_69_/D                      |
[03/15 13:28:19    939] |   0.005|   -0.808|   0.000|-1679.067|    77.21%|   0:00:01.0| 1609.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_147_/D                     |
[03/15 13:28:19    939] |   0.012|   -0.808|   0.000|-1679.067|    77.22%|   0:00:00.0| 1609.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_129_/D                     |
[03/15 13:28:19    939] |   0.017|   -0.808|   0.000|-1679.067|    77.22%|   0:00:00.0| 1609.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_30_/D                      |
[03/15 13:28:19    939] |   0.017|   -0.808|   0.000|-1679.067|    77.22%|   0:00:00.0| 1609.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_30_/D                      |
[03/15 13:28:19    939] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:28:19    939] 
[03/15 13:28:19    939] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=1609.7M) ***
[03/15 13:28:19    939] 
[03/15 13:28:19    939] *** Finished Optimize Step Cumulative (cpu=0:03:33 real=0:03:33 mem=1609.7M) ***
[03/15 13:28:19    939] ** GigaOpt Optimizer WNS Slack -0.808 TNS Slack -1679.067 Density 77.22
[03/15 13:28:19    939] Placement Snapshot: Density distribution:
[03/15 13:28:19    939] [1.00 -  +++]: 0 (0.00%)
[03/15 13:28:19    939] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:28:19    939] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:28:19    939] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:28:19    939] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:28:19    939] [0.75 - 0.80]: 1 (0.19%)
[03/15 13:28:19    939] [0.70 - 0.75]: 6 (1.13%)
[03/15 13:28:19    939] [0.65 - 0.70]: 5 (0.95%)
[03/15 13:28:19    939] [0.60 - 0.65]: 7 (1.32%)
[03/15 13:28:19    939] [0.55 - 0.60]: 9 (1.70%)
[03/15 13:28:19    939] [0.50 - 0.55]: 21 (3.97%)
[03/15 13:28:19    939] [0.45 - 0.50]: 33 (6.24%)
[03/15 13:28:19    939] [0.40 - 0.45]: 54 (10.21%)
[03/15 13:28:19    939] [0.35 - 0.40]: 56 (10.59%)
[03/15 13:28:19    939] [0.30 - 0.35]: 71 (13.42%)
[03/15 13:28:19    939] [0.25 - 0.30]: 62 (11.72%)
[03/15 13:28:19    939] [0.20 - 0.25]: 35 (6.62%)
[03/15 13:28:19    939] [0.15 - 0.20]: 25 (4.73%)
[03/15 13:28:19    939] [0.10 - 0.15]: 26 (4.91%)
[03/15 13:28:19    939] [0.05 - 0.10]: 38 (7.18%)
[03/15 13:28:19    939] [0.00 - 0.05]: 79 (14.93%)
[03/15 13:28:19    939] Begin: Area Reclaim Optimization
[03/15 13:28:19    939] Reclaim Optimization WNS Slack -0.808  TNS Slack -1679.067 Density 77.22
[03/15 13:28:19    939] +----------+---------+--------+---------+------------+--------+
[03/15 13:28:19    939] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 13:28:19    939] +----------+---------+--------+---------+------------+--------+
[03/15 13:28:19    939] |    77.22%|        -|  -0.808|-1679.067|   0:00:00.0| 1609.7M|
[03/15 13:28:21    941] |    77.06%|       66|  -0.814|-1678.966|   0:00:02.0| 1609.7M|
[03/15 13:28:27    947] |    76.76%|      483|  -0.814|-1677.659|   0:00:06.0| 1609.7M|
[03/15 13:28:27    947] |    76.76%|        4|  -0.814|-1677.659|   0:00:00.0| 1609.7M|
[03/15 13:28:27    947] |    76.76%|        0|  -0.814|-1677.659|   0:00:00.0| 1609.7M|
[03/15 13:28:27    947] +----------+---------+--------+---------+------------+--------+
[03/15 13:28:27    947] Reclaim Optimization End WNS Slack -0.814  TNS Slack -1677.659 Density 76.76
[03/15 13:28:27    947] 
[03/15 13:28:27    947] ** Summary: Restruct = 0 Buffer Deletion = 43 Declone = 24 Resize = 440 **
[03/15 13:28:27    947] --------------------------------------------------------------
[03/15 13:28:27    947] |                                   | Total     | Sequential |
[03/15 13:28:27    947] --------------------------------------------------------------
[03/15 13:28:27    947] | Num insts resized                 |     436  |       0    |
[03/15 13:28:27    947] | Num insts undone                  |      47  |       0    |
[03/15 13:28:27    947] | Num insts Downsized               |     436  |       0    |
[03/15 13:28:27    947] | Num insts Samesized               |       0  |       0    |
[03/15 13:28:27    947] | Num insts Upsized                 |       0  |       0    |
[03/15 13:28:27    947] | Num multiple commits+uncommits    |       4  |       -    |
[03/15 13:28:27    947] --------------------------------------------------------------
[03/15 13:28:27    947] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:28:27    947] Layer 7 has 227 constrained nets 
[03/15 13:28:27    947] **** End NDR-Layer Usage Statistics ****
[03/15 13:28:27    947] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.6) (real = 0:00:08.0) **
[03/15 13:28:27    947] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1571.53M, totSessionCpu=0:15:47).
[03/15 13:28:27    947] Placement Snapshot: Density distribution:
[03/15 13:28:27    947] [1.00 -  +++]: 0 (0.00%)
[03/15 13:28:27    947] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:28:27    947] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:28:27    947] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:28:27    947] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:28:27    947] [0.75 - 0.80]: 1 (0.19%)
[03/15 13:28:27    947] [0.70 - 0.75]: 6 (1.13%)
[03/15 13:28:27    947] [0.65 - 0.70]: 5 (0.95%)
[03/15 13:28:27    947] [0.60 - 0.65]: 7 (1.32%)
[03/15 13:28:27    947] [0.55 - 0.60]: 10 (1.89%)
[03/15 13:28:27    947] [0.50 - 0.55]: 21 (3.97%)
[03/15 13:28:27    947] [0.45 - 0.50]: 32 (6.05%)
[03/15 13:28:27    947] [0.40 - 0.45]: 55 (10.40%)
[03/15 13:28:27    947] [0.35 - 0.40]: 55 (10.40%)
[03/15 13:28:27    947] [0.30 - 0.35]: 75 (14.18%)
[03/15 13:28:27    947] [0.25 - 0.30]: 60 (11.34%)
[03/15 13:28:27    947] [0.20 - 0.25]: 39 (7.37%)
[03/15 13:28:27    947] [0.15 - 0.20]: 24 (4.54%)
[03/15 13:28:27    947] [0.10 - 0.15]: 29 (5.48%)
[03/15 13:28:27    947] [0.05 - 0.10]: 35 (6.62%)
[03/15 13:28:27    947] [0.00 - 0.05]: 74 (13.99%)
[03/15 13:28:27    947] *** Starting refinePlace (0:15:47 mem=1603.5M) ***
[03/15 13:28:27    947] Total net bbox length = 4.588e+05 (2.126e+05 2.461e+05) (ext = 3.320e+04)
[03/15 13:28:27    947] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:28:27    947] default core: bins with density >  0.75 = 47.3 % ( 261 / 552 )
[03/15 13:28:27    947] Density distribution unevenness ratio = 9.557%
[03/15 13:28:27    947] RPlace IncrNP: Rollback Lev = -3
[03/15 13:28:27    947] RPlace: Density =1.196667, incremental np is triggered.
[03/15 13:28:27    947] nrCritNet: 1.99% ( 620 / 31107 ) cutoffSlk: -823.0ps stdDelay: 14.2ps
[03/15 13:28:37    957] default core: bins with density >  0.75 = 64.3 % ( 355 / 552 )
[03/15 13:28:37    957] Density distribution unevenness ratio = 6.649%
[03/15 13:28:37    957] RPlace postIncrNP: Density = 1.196667 -> 0.950000.
[03/15 13:28:37    957] RPlace postIncrNP Info: Density distribution changes:
[03/15 13:28:37    957] [1.10+      ] :	 12 (2.17%) -> 0 (0.00%)
[03/15 13:28:37    957] [1.05 - 1.10] :	 27 (4.89%) -> 0 (0.00%)
[03/15 13:28:37    957] [1.00 - 1.05] :	 29 (5.25%) -> 0 (0.00%)
[03/15 13:28:37    957] [0.95 - 1.00] :	 40 (7.25%) -> 0 (0.00%)
[03/15 13:28:37    957] [0.90 - 0.95] :	 33 (5.98%) -> 32 (5.80%)
[03/15 13:28:37    957] [0.85 - 0.90] :	 21 (3.80%) -> 139 (25.18%)
[03/15 13:28:37    957] [0.80 - 0.85] :	 40 (7.25%) -> 120 (21.74%)
[03/15 13:28:37    957] [CPU] RefinePlace/IncrNP (cpu=0:00:09.8, real=0:00:10.0, mem=1623.8MB) @(0:15:48 - 0:15:57).
[03/15 13:28:37    957] Move report: incrNP moves 17209 insts, mean move: 7.42 um, max move: 54.20 um
[03/15 13:28:37    957] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/U88): (228.40, 294.40) --> (188.60, 308.80)
[03/15 13:28:37    957] Move report: Timing Driven Placement moves 17209 insts, mean move: 7.42 um, max move: 54.20 um
[03/15 13:28:37    957] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/U88): (228.40, 294.40) --> (188.60, 308.80)
[03/15 13:28:37    957] 	Runtime: CPU: 0:00:09.8 REAL: 0:00:10.0 MEM: 1623.8MB
[03/15 13:28:37    957] Starting refinePlace ...
[03/15 13:28:37    957] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:28:37    957] default core: bins with density >  0.75 = 63.6 % ( 351 / 552 )
[03/15 13:28:37    957] Density distribution unevenness ratio = 6.646%
[03/15 13:28:37    957]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 13:28:37    957] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1623.8MB) @(0:15:57 - 0:15:58).
[03/15 13:28:37    957] Move report: preRPlace moves 8532 insts, mean move: 0.59 um, max move: 5.00 um
[03/15 13:28:37    957] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U12): (294.20, 265.60) --> (297.40, 263.80)
[03/15 13:28:37    957] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/15 13:28:37    957] Move report: Detail placement moves 8532 insts, mean move: 0.59 um, max move: 5.00 um
[03/15 13:28:37    957] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U12): (294.20, 265.60) --> (297.40, 263.80)
[03/15 13:28:37    957] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1623.8MB
[03/15 13:28:37    957] Statistics of distance of Instance movement in refine placement:
[03/15 13:28:37    957]   maximum (X+Y) =        52.60 um
[03/15 13:28:37    957]   inst (mac_array_instance/col_idx_5__mac_col_inst/U24) with max move: (242, 312.4) -> (189.4, 312.4)
[03/15 13:28:37    957]   mean    (X+Y) =         7.19 um
[03/15 13:28:37    957] Total instances flipped for legalization: 43
[03/15 13:28:37    957] Summary Report:
[03/15 13:28:37    957] Instances move: 17906 (out of 28975 movable)
[03/15 13:28:37    957] Mean displacement: 7.19 um
[03/15 13:28:37    957] Max displacement: 52.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/U24) (242, 312.4) -> (189.4, 312.4)
[03/15 13:28:37    957] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/15 13:28:37    957] Total instances moved : 17906
[03/15 13:28:37    957] Total net bbox length = 4.877e+05 (2.337e+05 2.540e+05) (ext = 3.330e+04)
[03/15 13:28:37    957] Runtime: CPU: 0:00:10.3 REAL: 0:00:10.0 MEM: 1623.8MB
[03/15 13:28:37    957] [CPU] RefinePlace/total (cpu=0:00:10.3, real=0:00:10.0, mem=1623.8MB) @(0:15:47 - 0:15:58).
[03/15 13:28:37    957] *** Finished refinePlace (0:15:58 mem=1623.8M) ***
[03/15 13:28:38    958] Finished re-routing un-routed nets (0:00:00.2 1623.8M)
[03/15 13:28:38    958] 
[03/15 13:28:39    959] 
[03/15 13:28:39    959] Density : 0.7676
[03/15 13:28:39    959] Max route overflow : 0.0000
[03/15 13:28:39    959] 
[03/15 13:28:39    959] 
[03/15 13:28:39    959] *** Finish Physical Update (cpu=0:00:12.6 real=0:00:12.0 mem=1623.8M) ***
[03/15 13:28:40    960] ** GigaOpt Optimizer WNS Slack -0.886 TNS Slack -1759.901 Density 76.76
[03/15 13:28:40    960] Skipped Place ECO bump recovery (WNS opt)
[03/15 13:28:40    960] Optimizer WNS Pass 1
[03/15 13:28:40    960] Active Path Group: reg2reg  
[03/15 13:28:40    960] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:28:40    960] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:28:40    960] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:28:40    960] |  -0.886|   -0.886|-1759.865|-1759.901|    76.76%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
[03/15 13:28:40    960] |  -0.879|   -0.879|-1758.928|-1758.965|    76.76%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:40    960] |  -0.862|   -0.862|-1749.621|-1749.657|    76.76%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
[03/15 13:28:41    961] |  -0.854|   -0.854|-1738.424|-1738.460|    76.76%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/D  |
[03/15 13:28:41    961] |  -0.845|   -0.845|-1733.724|-1733.760|    76.76%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
[03/15 13:28:42    962] |  -0.840|   -0.840|-1729.082|-1729.119|    76.77%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
[03/15 13:28:44    964] |  -0.839|   -0.839|-1720.690|-1720.727|    76.79%|   0:00:02.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/15 13:28:44    964] |  -0.834|   -0.834|-1720.102|-1720.139|    76.79%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:48    968] |  -0.831|   -0.831|-1714.191|-1714.227|    76.81%|   0:00:04.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
[03/15 13:28:51    971] |  -0.825|   -0.825|-1711.565|-1711.602|    76.82%|   0:00:03.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
[03/15 13:29:01    981] |  -0.824|   -0.824|-1707.752|-1707.789|    76.86%|   0:00:10.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
[03/15 13:29:03    983] |  -0.824|   -0.824|-1704.690|-1704.727|    76.87%|   0:00:02.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
[03/15 13:29:03    983] |  -0.823|   -0.823|-1704.562|-1704.599|    76.87%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
[03/15 13:29:04    984] |  -0.823|   -0.823|-1703.073|-1703.109|    76.88%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
[03/15 13:29:04    985] |  -0.823|   -0.823|-1702.607|-1702.643|    76.89%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
[03/15 13:29:05    985] |  -0.816|   -0.816|-1699.921|-1699.958|    76.92%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 13:29:08    988] |  -0.816|   -0.816|-1696.254|-1696.290|    76.98%|   0:00:03.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/15 13:29:09    989] |  -0.816|   -0.816|-1693.692|-1693.729|    76.99%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
[03/15 13:29:10    991] |  -0.815|   -0.815|-1690.775|-1690.811|    77.06%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
[03/15 13:29:11    991] |  -0.814|   -0.814|-1689.831|-1689.867|    77.06%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
[03/15 13:29:12    992] |  -0.814|   -0.814|-1688.685|-1688.722|    77.07%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
[03/15 13:29:12    992] |  -0.813|   -0.813|-1688.650|-1688.686|    77.07%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
[03/15 13:29:12    992] |  -0.813|   -0.813|-1688.357|-1688.393|    77.08%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
[03/15 13:29:12    992] |  -0.809|   -0.809|-1687.345|-1687.381|    77.11%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 13:29:16    996] |  -0.809|   -0.809|-1683.461|-1683.497|    77.15%|   0:00:04.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
[03/15 13:29:16    996] |  -0.809|   -0.809|-1682.508|-1682.545|    77.16%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
[03/15 13:29:19    999] |  -0.806|   -0.806|-1678.932|-1678.968|    77.29%|   0:00:03.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
[03/15 13:29:22   1002] |  -0.806|   -0.806|-1676.504|-1676.540|    77.33%|   0:00:03.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:29:23   1003] |  -0.806|   -0.806|-1676.214|-1676.250|    77.34%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:29:25   1005] |  -0.803|   -0.803|-1674.126|-1674.162|    77.44%|   0:00:02.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
[03/15 13:29:27   1007] |  -0.803|   -0.803|-1673.764|-1673.800|    77.47%|   0:00:02.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
[03/15 13:29:27   1007] |  -0.803|   -0.803|-1673.750|-1673.787|    77.47%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
[03/15 13:29:29   1010] |  -0.802|   -0.802|-1670.455|-1670.491|    77.57%|   0:00:02.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:29:31   1011] |  -0.802|   -0.802|-1669.778|-1669.815|    77.58%|   0:00:02.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:29:31   1011] |  -0.802|   -0.802|-1669.626|-1669.663|    77.58%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:29:36   1016] |  -0.801|   -0.801|-1668.685|-1668.721|    77.64%|   0:00:05.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 13:29:37   1017] |  -0.801|   -0.801|-1666.273|-1666.309|    77.66%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 13:29:40   1020] |  -0.799|   -0.799|-1665.437|-1665.473|    77.69%|   0:00:03.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:29:42   1022] |  -0.799|   -0.799|-1664.977|-1665.013|    77.72%|   0:00:02.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:29:43   1023] |  -0.799|   -0.799|-1664.517|-1664.554|    77.73%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:29:44   1025] |  -0.798|   -0.798|-1662.809|-1662.845|    77.81%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_19_/D  |
[03/15 13:29:46   1026] |  -0.798|   -0.798|-1662.120|-1662.156|    77.83%|   0:00:02.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_19_/D  |
[03/15 13:29:46   1027] |  -0.798|   -0.798|-1661.971|-1662.008|    77.83%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_19_/D  |
[03/15 13:29:51   1031] |  -0.797|   -0.797|-1660.386|-1660.422|    77.91%|   0:00:05.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
[03/15 13:29:52   1032] |  -0.798|   -0.798|-1659.049|-1659.085|    77.94%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_13_/D  |
[03/15 13:29:52   1033] |  -0.798|   -0.798|-1659.012|-1659.048|    77.94%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_13_/D  |
[03/15 13:29:53   1033] |  -0.796|   -0.796|-1659.146|-1659.182|    77.95%|   0:00:01.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
[03/15 13:29:56   1036] |  -0.795|   -0.795|-1657.174|-1657.211|    78.05%|   0:00:03.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/15 13:29:58   1038] |  -0.795|   -0.795|-1656.601|-1656.637|    78.06%|   0:00:02.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/15 13:29:58   1038] |  -0.795|   -0.795|-1656.486|-1656.523|    78.06%|   0:00:00.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/15 13:30:00   1040] |  -0.794|   -0.794|-1654.611|-1654.648|    78.12%|   0:00:02.0| 1623.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/15 13:30:02   1043] |  -0.793|   -0.793|-1653.334|-1653.370|    78.17%|   0:00:02.0| 1623.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:30:05   1045] |  -0.793|   -0.793|-1652.959|-1652.995|    78.18%|   0:00:03.0| 1623.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:30:05   1045] |  -0.793|   -0.793|-1652.681|-1652.718|    78.18%|   0:00:00.0| 1623.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:30:07   1047] |  -0.792|   -0.792|-1652.181|-1652.217|    78.25%|   0:00:02.0| 1623.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:30:08   1048] |  -0.792|   -0.792|-1651.322|-1651.358|    78.27%|   0:00:01.0| 1623.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:30:08   1048] |  -0.792|   -0.792|-1650.820|-1650.856|    78.27%|   0:00:00.0| 1623.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:30:09   1049] |  -0.791|   -0.791|-1650.186|-1650.223|    78.31%|   0:00:01.0| 1623.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:30:11   1051] |  -0.791|   -0.791|-1648.988|-1649.025|    78.33%|   0:00:02.0| 1623.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:30:14   1054] |  -0.790|   -0.790|-1648.170|-1648.206|    78.40%|   0:00:03.0| 1624.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/D  |
[03/15 13:30:16   1056] |  -0.790|   -0.790|-1647.515|-1647.551|    78.41%|   0:00:02.0| 1624.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/D  |
[03/15 13:30:16   1056] |  -0.790|   -0.790|-1647.514|-1647.551|    78.41%|   0:00:00.0| 1624.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/D  |
[03/15 13:30:21   1061] |  -0.794|   -0.794|-1645.787|-1645.823|    78.49%|   0:00:05.0| 1624.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:30:21   1062] |  -0.790|   -0.790|-1645.449|-1645.485|    78.49%|   0:00:00.0| 1624.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:30:23   1064] |  -0.789|   -0.789|-1645.051|-1645.087|    78.50%|   0:00:02.0| 1624.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/15 13:30:25   1065] |  -0.789|   -0.789|-1644.593|-1644.629|    78.51%|   0:00:02.0| 1624.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/15 13:30:27   1067] |  -0.788|   -0.788|-1643.411|-1643.448|    78.58%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_17_/D  |
[03/15 13:30:29   1070] |  -0.788|   -0.788|-1642.665|-1642.701|    78.60%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_17_/D  |
[03/15 13:30:30   1070] |  -0.788|   -0.788|-1642.503|-1642.539|    78.60%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_17_/D  |
[03/15 13:30:34   1074] |  -0.789|   -0.789|-1641.826|-1641.862|    78.69%|   0:00:04.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
[03/15 13:30:34   1074] |  -0.787|   -0.787|-1640.812|-1640.849|    78.69%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/D  |
[03/15 13:30:36   1076] |  -0.787|   -0.787|-1640.232|-1640.269|    78.70%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/D  |
[03/15 13:30:41   1081] |  -0.786|   -0.786|-1639.337|-1639.373|    78.77%|   0:00:05.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:30:43   1083] |  -0.786|   -0.786|-1639.048|-1639.085|    78.80%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:30:49   1089] |  -0.786|   -0.786|-1637.901|-1637.937|    78.86%|   0:00:06.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:30:51   1091] |  -0.785|   -0.785|-1637.692|-1637.728|    78.90%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_12_/D  |
[03/15 13:30:54   1094] |  -0.784|   -0.784|-1636.867|-1636.904|    78.92%|   0:00:03.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:30:56   1096] |  -0.784|   -0.784|-1635.319|-1635.356|    78.95%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 13:31:00   1100] |  -0.783|   -0.783|-1634.538|-1634.574|    79.05%|   0:00:04.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 13:31:01   1102] |  -0.783|   -0.783|-1634.509|-1634.546|    79.06%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 13:31:04   1104] |  -0.782|   -0.782|-1634.088|-1634.125|    79.13%|   0:00:03.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
[03/15 13:31:05   1106] |  -0.782|   -0.782|-1632.501|-1632.537|    79.16%|   0:00:01.0| 1629.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
[03/15 13:31:09   1109] |  -0.782|   -0.782|-1632.111|-1632.147|    79.23%|   0:00:04.0| 1629.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:31:09   1110] |  -0.782|   -0.782|-1631.954|-1631.990|    79.28%|   0:00:00.0| 1629.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:31:12   1113] |  -0.783|   -0.783|-1631.194|-1631.231|    79.34%|   0:00:03.0| 1629.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
[03/15 13:31:14   1114] |  -0.782|   -0.782|-1630.557|-1630.594|    79.39%|   0:00:02.0| 1629.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:31:15   1115] |  -0.782|   -0.782|-1630.432|-1630.469|    79.40%|   0:00:01.0| 1629.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:31:20   1120] |  -0.782|   -0.782|-1630.177|-1630.214|    79.54%|   0:00:05.0| 1624.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:31:20   1120] |  -0.782|   -0.782|-1630.567|-1630.604|    79.55%|   0:00:00.0| 1624.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:31:20   1120] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:31:20   1120] 
[03/15 13:31:20   1120] *** Finish Core Optimize Step (cpu=0:02:40 real=0:02:40 mem=1624.9M) ***
[03/15 13:31:20   1120] Active Path Group: default 
[03/15 13:31:20   1120] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:31:20   1120] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:31:20   1120] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:31:20   1120] |  -0.026|   -0.782|  -0.036|-1630.604|    79.55%|   0:00:00.0| 1624.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_67_/D                      |
[03/15 13:31:20   1120] |   0.002|   -0.782|   0.000|-1630.567|    79.55%|   0:00:00.0| 1644.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_33_/D                      |
[03/15 13:31:20   1120] |   0.009|   -0.782|   0.000|-1630.567|    79.55%|   0:00:00.0| 1644.0M|   WC_VIEW|  default| kmem_instance/memory0_reg_27_/D                    |
[03/15 13:31:20   1120] |   0.017|   -0.782|   0.000|-1630.567|    79.55%|   0:00:00.0| 1644.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_30_/D                      |
[03/15 13:31:20   1120] |   0.017|   -0.782|   0.000|-1630.567|    79.55%|   0:00:00.0| 1644.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_30_/D                      |
[03/15 13:31:20   1120] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:31:20   1120] 
[03/15 13:31:20   1120] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1644.0M) ***
[03/15 13:31:20   1121] 
[03/15 13:31:20   1121] *** Finished Optimize Step Cumulative (cpu=0:02:41 real=0:02:40 mem=1644.0M) ***
[03/15 13:31:20   1121] ** GigaOpt Optimizer WNS Slack -0.782 TNS Slack -1630.567 Density 79.55
[03/15 13:31:20   1121] Placement Snapshot: Density distribution:
[03/15 13:31:20   1121] [1.00 -  +++]: 0 (0.00%)
[03/15 13:31:20   1121] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:31:20   1121] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:31:20   1121] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:31:20   1121] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:31:20   1121] [0.75 - 0.80]: 1 (0.19%)
[03/15 13:31:20   1121] [0.70 - 0.75]: 5 (0.95%)
[03/15 13:31:20   1121] [0.65 - 0.70]: 5 (0.95%)
[03/15 13:31:20   1121] [0.60 - 0.65]: 6 (1.13%)
[03/15 13:31:20   1121] [0.55 - 0.60]: 6 (1.13%)
[03/15 13:31:20   1121] [0.50 - 0.55]: 16 (3.02%)
[03/15 13:31:20   1121] [0.45 - 0.50]: 21 (3.97%)
[03/15 13:31:20   1121] [0.40 - 0.45]: 30 (5.67%)
[03/15 13:31:20   1121] [0.35 - 0.40]: 41 (7.75%)
[03/15 13:31:20   1121] [0.30 - 0.35]: 39 (7.37%)
[03/15 13:31:20   1121] [0.25 - 0.30]: 54 (10.21%)
[03/15 13:31:20   1121] [0.20 - 0.25]: 82 (15.50%)
[03/15 13:31:20   1121] [0.15 - 0.20]: 85 (16.07%)
[03/15 13:31:20   1121] [0.10 - 0.15]: 61 (11.53%)
[03/15 13:31:20   1121] [0.05 - 0.10]: 45 (8.51%)
[03/15 13:31:20   1121] [0.00 - 0.05]: 31 (5.86%)
[03/15 13:31:20   1121] Begin: Area Reclaim Optimization
[03/15 13:31:21   1121] Reclaim Optimization WNS Slack -0.782  TNS Slack -1630.567 Density 79.55
[03/15 13:31:21   1121] +----------+---------+--------+---------+------------+--------+
[03/15 13:31:21   1121] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 13:31:21   1121] +----------+---------+--------+---------+------------+--------+
[03/15 13:31:21   1121] |    79.55%|        -|  -0.782|-1630.567|   0:00:00.0| 1644.0M|
[03/15 13:31:22   1123] |    79.39%|       78|  -0.787|-1634.179|   0:00:01.0| 1644.0M|
[03/15 13:31:28   1128] |    79.02%|      551|  -0.787|-1634.161|   0:00:06.0| 1644.0M|
[03/15 13:31:28   1129] |    79.02%|        1|  -0.787|-1634.161|   0:00:00.0| 1644.0M|
[03/15 13:31:28   1129] |    79.02%|        0|  -0.787|-1634.161|   0:00:00.0| 1644.0M|
[03/15 13:31:28   1129] +----------+---------+--------+---------+------------+--------+
[03/15 13:31:28   1129] Reclaim Optimization End WNS Slack -0.787  TNS Slack -1634.161 Density 79.02
[03/15 13:31:28   1129] 
[03/15 13:31:28   1129] ** Summary: Restruct = 0 Buffer Deletion = 43 Declone = 42 Resize = 477 **
[03/15 13:31:28   1129] --------------------------------------------------------------
[03/15 13:31:28   1129] |                                   | Total     | Sequential |
[03/15 13:31:29   1129] --------------------------------------------------------------
[03/15 13:31:29   1129] | Num insts resized                 |     477  |       0    |
[03/15 13:31:29   1129] | Num insts undone                  |      74  |       0    |
[03/15 13:31:29   1129] | Num insts Downsized               |     477  |       0    |
[03/15 13:31:29   1129] | Num insts Samesized               |       0  |       0    |
[03/15 13:31:29   1129] | Num insts Upsized                 |       0  |       0    |
[03/15 13:31:29   1129] | Num multiple commits+uncommits    |       2  |       -    |
[03/15 13:31:29   1129] --------------------------------------------------------------
[03/15 13:31:29   1129] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:31:29   1129] Layer 7 has 320 constrained nets 
[03/15 13:31:29   1129] **** End NDR-Layer Usage Statistics ****
[03/15 13:31:29   1129] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.1) (real = 0:00:09.0) **
[03/15 13:31:29   1129] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:09, mem=1624.93M, totSessionCpu=0:18:49).
[03/15 13:31:29   1129] Placement Snapshot: Density distribution:
[03/15 13:31:29   1129] [1.00 -  +++]: 0 (0.00%)
[03/15 13:31:29   1129] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:31:29   1129] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:31:29   1129] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:31:29   1129] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:31:29   1129] [0.75 - 0.80]: 1 (0.19%)
[03/15 13:31:29   1129] [0.70 - 0.75]: 5 (0.95%)
[03/15 13:31:29   1129] [0.65 - 0.70]: 5 (0.95%)
[03/15 13:31:29   1129] [0.60 - 0.65]: 6 (1.13%)
[03/15 13:31:29   1129] [0.55 - 0.60]: 6 (1.13%)
[03/15 13:31:29   1129] [0.50 - 0.55]: 16 (3.02%)
[03/15 13:31:29   1129] [0.45 - 0.50]: 21 (3.97%)
[03/15 13:31:29   1129] [0.40 - 0.45]: 30 (5.67%)
[03/15 13:31:29   1129] [0.35 - 0.40]: 41 (7.75%)
[03/15 13:31:29   1129] [0.30 - 0.35]: 40 (7.56%)
[03/15 13:31:29   1129] [0.25 - 0.30]: 57 (10.78%)
[03/15 13:31:29   1129] [0.20 - 0.25]: 90 (17.01%)
[03/15 13:31:29   1129] [0.15 - 0.20]: 85 (16.07%)
[03/15 13:31:29   1129] [0.10 - 0.15]: 68 (12.85%)
[03/15 13:31:29   1129] [0.05 - 0.10]: 32 (6.05%)
[03/15 13:31:29   1129] [0.00 - 0.05]: 25 (4.73%)
[03/15 13:31:29   1129] *** Starting refinePlace (0:18:49 mem=1624.9M) ***
[03/15 13:31:29   1129] Total net bbox length = 4.915e+05 (2.358e+05 2.557e+05) (ext = 3.330e+04)
[03/15 13:31:29   1129] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:31:29   1129] default core: bins with density >  0.75 = 65.8 % ( 363 / 552 )
[03/15 13:31:29   1129] Density distribution unevenness ratio = 7.518%
[03/15 13:31:29   1129] RPlace IncrNP: Rollback Lev = -3
[03/15 13:31:29   1129] RPlace: Density =1.094444, incremental np is triggered.
[03/15 13:31:29   1129] nrCritNet: 1.99% ( 632 / 31682 ) cutoffSlk: -797.9ps stdDelay: 14.2ps
[03/15 13:31:37   1137] default core: bins with density >  0.75 = 66.8 % ( 369 / 552 )
[03/15 13:31:37   1137] Density distribution unevenness ratio = 7.329%
[03/15 13:31:37   1137] RPlace postIncrNP: Density = 1.094444 -> 0.986667.
[03/15 13:31:37   1137] RPlace postIncrNP Info: Density distribution changes:
[03/15 13:31:37   1137] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 13:31:37   1137] [1.05 - 1.10] :	 6 (1.09%) -> 0 (0.00%)
[03/15 13:31:37   1137] [1.00 - 1.05] :	 16 (2.90%) -> 0 (0.00%)
[03/15 13:31:37   1137] [0.95 - 1.00] :	 39 (7.07%) -> 21 (3.80%)
[03/15 13:31:37   1137] [0.90 - 0.95] :	 68 (12.32%) -> 93 (16.85%)
[03/15 13:31:37   1137] [0.85 - 0.90] :	 81 (14.67%) -> 130 (23.55%)
[03/15 13:31:37   1137] [0.80 - 0.85] :	 94 (17.03%) -> 86 (15.58%)
[03/15 13:31:37   1137] [CPU] RefinePlace/IncrNP (cpu=0:00:07.9, real=0:00:08.0, mem=1643.9MB) @(0:18:49 - 0:18:57).
[03/15 13:31:37   1137] Move report: incrNP moves 16416 insts, mean move: 4.30 um, max move: 65.60 um
[03/15 13:31:37   1137] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/U88): (189.60, 307.00) --> (231.80, 283.60)
[03/15 13:31:37   1137] Move report: Timing Driven Placement moves 16416 insts, mean move: 4.30 um, max move: 65.60 um
[03/15 13:31:37   1137] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/U88): (189.60, 307.00) --> (231.80, 283.60)
[03/15 13:31:37   1137] 	Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 1643.9MB
[03/15 13:31:37   1137] Starting refinePlace ...
[03/15 13:31:37   1137] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:31:37   1137] default core: bins with density >  0.75 = 65.4 % ( 361 / 552 )
[03/15 13:31:37   1137] Density distribution unevenness ratio = 7.323%
[03/15 13:31:37   1137]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 13:31:37   1137] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1643.9MB) @(0:18:57 - 0:18:58).
[03/15 13:31:37   1137] Move report: preRPlace moves 10250 insts, mean move: 0.68 um, max move: 5.40 um
[03/15 13:31:37   1137] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1075): (247.00, 299.80) --> (248.80, 303.40)
[03/15 13:31:37   1137] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/15 13:31:37   1137] Move report: Detail placement moves 10250 insts, mean move: 0.68 um, max move: 5.40 um
[03/15 13:31:37   1137] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1075): (247.00, 299.80) --> (248.80, 303.40)
[03/15 13:31:37   1137] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1643.9MB
[03/15 13:31:37   1137] Statistics of distance of Instance movement in refine placement:
[03/15 13:31:37   1137]   maximum (X+Y) =        65.40 um
[03/15 13:31:37   1137]   inst (mac_array_instance/col_idx_5__mac_col_inst/U88) with max move: (189.6, 307) -> (231.6, 283.6)
[03/15 13:31:37   1137]   mean    (X+Y) =         4.18 um
[03/15 13:31:37   1137] Total instances flipped for legalization: 14
[03/15 13:31:37   1137] Summary Report:
[03/15 13:31:37   1137] Instances move: 17268 (out of 29581 movable)
[03/15 13:31:37   1137] Mean displacement: 4.18 um
[03/15 13:31:37   1137] Max displacement: 65.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/U88) (189.6, 307) -> (231.6, 283.6)
[03/15 13:31:37   1137] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/15 13:31:37   1137] Total instances moved : 17268
[03/15 13:31:37   1137] Total net bbox length = 4.926e+05 (2.366e+05 2.560e+05) (ext = 3.344e+04)
[03/15 13:31:37   1137] Runtime: CPU: 0:00:08.5 REAL: 0:00:08.0 MEM: 1643.9MB
[03/15 13:31:37   1137] [CPU] RefinePlace/total (cpu=0:00:08.5, real=0:00:08.0, mem=1643.9MB) @(0:18:49 - 0:18:58).
[03/15 13:31:37   1137] *** Finished refinePlace (0:18:58 mem=1643.9M) ***
[03/15 13:31:37   1138] Finished re-routing un-routed nets (0:00:00.1 1643.9M)
[03/15 13:31:37   1138] 
[03/15 13:31:39   1139] 
[03/15 13:31:39   1139] Density : 0.7903
[03/15 13:31:39   1139] Max route overflow : 0.0000
[03/15 13:31:39   1139] 
[03/15 13:31:39   1139] 
[03/15 13:31:39   1139] *** Finish Physical Update (cpu=0:00:10.3 real=0:00:10.0 mem=1643.9M) ***
[03/15 13:31:39   1139] ** GigaOpt Optimizer WNS Slack -0.817 TNS Slack -1670.628 Density 79.03
[03/15 13:31:39   1139] Skipped Place ECO bump recovery (WNS opt)
[03/15 13:31:39   1139] Optimizer WNS Pass 2
[03/15 13:31:39   1140] Active Path Group: reg2reg  
[03/15 13:31:39   1140] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:31:39   1140] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:31:39   1140] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:31:39   1140] |  -0.817|   -0.817|-1670.605|-1670.628|    79.03%|   0:00:00.0| 1643.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_10_/D  |
[03/15 13:31:40   1140] |  -0.806|   -0.806|-1667.102|-1667.125|    79.03%|   0:00:01.0| 1643.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
[03/15 13:31:43   1144] |  -0.800|   -0.800|-1656.683|-1656.706|    79.04%|   0:00:03.0| 1643.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 13:31:45   1145] |  -0.795|   -0.795|-1651.457|-1651.480|    79.05%|   0:00:02.0| 1643.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 13:31:48   1148] |  -0.795|   -0.795|-1648.014|-1648.037|    79.05%|   0:00:03.0| 1643.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:31:49   1149] |  -0.791|   -0.791|-1646.811|-1646.834|    79.06%|   0:00:01.0| 1643.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 13:31:51   1151] |  -0.788|   -0.788|-1643.144|-1643.167|    79.08%|   0:00:02.0| 1643.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 13:32:08   1168] |  -0.785|   -0.785|-1639.923|-1639.946|    79.12%|   0:00:17.0| 1643.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 13:32:22   1182] |  -0.784|   -0.784|-1635.663|-1635.686|    79.17%|   0:00:14.0| 1643.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:32:28   1189] |  -0.784|   -0.784|-1635.507|-1635.530|    79.19%|   0:00:06.0| 1643.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:32:29   1189] |  -0.784|   -0.784|-1635.261|-1635.284|    79.19%|   0:00:01.0| 1643.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:32:30   1190] |  -0.784|   -0.784|-1635.135|-1635.158|    79.19%|   0:00:01.0| 1643.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:32:32   1192] |  -0.781|   -0.781|-1633.860|-1633.884|    79.26%|   0:00:02.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 13:32:52   1212] |  -0.781|   -0.781|-1631.120|-1631.143|    79.28%|   0:00:20.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 13:32:57   1217] |  -0.780|   -0.780|-1630.246|-1630.269|    79.31%|   0:00:05.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 13:32:57   1217] |  -0.780|   -0.780|-1630.224|-1630.248|    79.31%|   0:00:00.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 13:33:00   1220] |  -0.780|   -0.780|-1629.531|-1629.554|    79.44%|   0:00:03.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 13:33:10   1230] |  -0.779|   -0.779|-1628.223|-1628.247|    79.45%|   0:00:10.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:17   1237] |  -0.779|   -0.779|-1627.425|-1627.448|    79.46%|   0:00:07.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:17   1237] |  -0.779|   -0.779|-1627.421|-1627.444|    79.47%|   0:00:00.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:18   1239] |  -0.779|   -0.779|-1626.640|-1626.663|    79.52%|   0:00:01.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:19   1239] |  -0.779|   -0.779|-1626.347|-1626.370|    79.53%|   0:00:01.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:21   1241] |  -0.778|   -0.778|-1625.015|-1625.038|    79.59%|   0:00:02.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:22   1242] |  -0.778|   -0.778|-1624.665|-1624.689|    79.64%|   0:00:01.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:22   1242] |  -0.778|   -0.778|-1624.376|-1624.400|    79.64%|   0:00:00.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:23   1243] |  -0.778|   -0.778|-1624.305|-1624.328|    79.68%|   0:00:01.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:23   1243] |  -0.778|   -0.778|-1624.261|-1624.285|    79.69%|   0:00:00.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:23   1244] |  -0.778|   -0.778|-1624.261|-1624.285|    79.70%|   0:00:00.0| 1636.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:23   1244] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:33:23   1244] 
[03/15 13:33:23   1244] *** Finish Core Optimize Step (cpu=0:01:44 real=0:01:44 mem=1636.7M) ***
[03/15 13:33:23   1244] Active Path Group: default 
[03/15 13:33:24   1244] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:33:24   1244] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:33:24   1244] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:33:24   1244] |  -0.023|   -0.778|  -0.023|-1624.285|    79.70%|   0:00:01.0| 1636.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_100_/D                     |
[03/15 13:33:24   1244] |   0.002|   -0.778|   0.000|-1624.261|    79.70%|   0:00:00.0| 1636.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_31_/D                      |
[03/15 13:33:24   1244] |   0.009|   -0.778|   0.000|-1624.261|    79.70%|   0:00:00.0| 1636.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_23_/D                      |
[03/15 13:33:24   1244] |   0.011|   -0.778|   0.000|-1624.261|    79.70%|   0:00:00.0| 1655.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_23_/D                      |
[03/15 13:33:24   1245] |   0.012|   -0.778|   0.000|-1624.261|    79.70%|   0:00:00.0| 1655.7M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_23_/D                |
[03/15 13:33:24   1245] |   0.019|   -0.778|   0.000|-1624.261|    79.70%|   0:00:00.0| 1655.7M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
[03/15 13:33:24   1245] |   0.019|   -0.778|   0.000|-1624.262|    79.70%|   0:00:00.0| 1655.7M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
[03/15 13:33:24   1245] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:33:24   1245] 
[03/15 13:33:24   1245] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1655.7M) ***
[03/15 13:33:24   1245] 
[03/15 13:33:24   1245] *** Finished Optimize Step Cumulative (cpu=0:01:45 real=0:01:45 mem=1655.7M) ***
[03/15 13:33:24   1245] ** GigaOpt Optimizer WNS Slack -0.778 TNS Slack -1624.262 Density 79.70
[03/15 13:33:24   1245] Placement Snapshot: Density distribution:
[03/15 13:33:24   1245] [1.00 -  +++]: 0 (0.00%)
[03/15 13:33:24   1245] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:33:24   1245] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:33:24   1245] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:33:24   1245] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:33:24   1245] [0.75 - 0.80]: 1 (0.19%)
[03/15 13:33:24   1245] [0.70 - 0.75]: 5 (0.95%)
[03/15 13:33:24   1245] [0.65 - 0.70]: 5 (0.95%)
[03/15 13:33:24   1245] [0.60 - 0.65]: 6 (1.13%)
[03/15 13:33:24   1245] [0.55 - 0.60]: 7 (1.32%)
[03/15 13:33:24   1245] [0.50 - 0.55]: 15 (2.84%)
[03/15 13:33:24   1245] [0.45 - 0.50]: 21 (3.97%)
[03/15 13:33:24   1245] [0.40 - 0.45]: 29 (5.48%)
[03/15 13:33:24   1245] [0.35 - 0.40]: 38 (7.18%)
[03/15 13:33:24   1245] [0.30 - 0.35]: 41 (7.75%)
[03/15 13:33:24   1245] [0.25 - 0.30]: 33 (6.24%)
[03/15 13:33:24   1245] [0.20 - 0.25]: 63 (11.91%)
[03/15 13:33:24   1245] [0.15 - 0.20]: 120 (22.68%)
[03/15 13:33:24   1245] [0.10 - 0.15]: 102 (19.28%)
[03/15 13:33:24   1245] [0.05 - 0.10]: 35 (6.62%)
[03/15 13:33:24   1245] [0.00 - 0.05]: 7 (1.32%)
[03/15 13:33:24   1245] Begin: Area Reclaim Optimization
[03/15 13:33:25   1245] Reclaim Optimization WNS Slack -0.778  TNS Slack -1624.262 Density 79.70
[03/15 13:33:25   1245] +----------+---------+--------+---------+------------+--------+
[03/15 13:33:25   1245] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 13:33:25   1245] +----------+---------+--------+---------+------------+--------+
[03/15 13:33:25   1245] |    79.70%|        -|  -0.778|-1624.262|   0:00:00.0| 1655.7M|
[03/15 13:33:26   1246] |    79.68%|       25|  -0.778|-1624.076|   0:00:01.0| 1655.7M|
[03/15 13:33:32   1252] |    79.43%|      444|  -0.777|-1622.693|   0:00:06.0| 1655.7M|
[03/15 13:33:32   1252] |    79.43%|        0|  -0.777|-1622.693|   0:00:00.0| 1655.7M|
[03/15 13:33:32   1252] +----------+---------+--------+---------+------------+--------+
[03/15 13:33:32   1252] Reclaim Optimization End WNS Slack -0.777  TNS Slack -1622.693 Density 79.43
[03/15 13:33:32   1252] 
[03/15 13:33:32   1252] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 19 Resize = 350 **
[03/15 13:33:32   1252] --------------------------------------------------------------
[03/15 13:33:32   1252] |                                   | Total     | Sequential |
[03/15 13:33:32   1252] --------------------------------------------------------------
[03/15 13:33:32   1252] | Num insts resized                 |     350  |       0    |
[03/15 13:33:32   1252] | Num insts undone                  |      94  |       0    |
[03/15 13:33:32   1252] | Num insts Downsized               |     350  |       0    |
[03/15 13:33:32   1252] | Num insts Samesized               |       0  |       0    |
[03/15 13:33:32   1252] | Num insts Upsized                 |       0  |       0    |
[03/15 13:33:32   1252] | Num multiple commits+uncommits    |       0  |       -    |
[03/15 13:33:32   1252] --------------------------------------------------------------
[03/15 13:33:32   1252] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:33:32   1252] Layer 7 has 329 constrained nets 
[03/15 13:33:32   1252] **** End NDR-Layer Usage Statistics ****
[03/15 13:33:32   1252] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:08.0) **
[03/15 13:33:32   1252] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:08, mem=1627.29M, totSessionCpu=0:20:53).
[03/15 13:33:32   1252] Placement Snapshot: Density distribution:
[03/15 13:33:32   1252] [1.00 -  +++]: 0 (0.00%)
[03/15 13:33:32   1252] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:33:32   1252] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:33:32   1252] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:33:32   1252] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:33:32   1252] [0.75 - 0.80]: 1 (0.19%)
[03/15 13:33:32   1252] [0.70 - 0.75]: 5 (0.95%)
[03/15 13:33:32   1252] [0.65 - 0.70]: 5 (0.95%)
[03/15 13:33:32   1252] [0.60 - 0.65]: 6 (1.13%)
[03/15 13:33:32   1252] [0.55 - 0.60]: 7 (1.32%)
[03/15 13:33:32   1252] [0.50 - 0.55]: 15 (2.84%)
[03/15 13:33:32   1252] [0.45 - 0.50]: 21 (3.97%)
[03/15 13:33:32   1252] [0.40 - 0.45]: 29 (5.48%)
[03/15 13:33:32   1252] [0.35 - 0.40]: 38 (7.18%)
[03/15 13:33:32   1252] [0.30 - 0.35]: 42 (7.94%)
[03/15 13:33:32   1252] [0.25 - 0.30]: 33 (6.24%)
[03/15 13:33:32   1252] [0.20 - 0.25]: 65 (12.29%)
[03/15 13:33:32   1252] [0.15 - 0.20]: 128 (24.20%)
[03/15 13:33:32   1252] [0.10 - 0.15]: 99 (18.71%)
[03/15 13:33:32   1252] [0.05 - 0.10]: 29 (5.48%)
[03/15 13:33:32   1252] [0.00 - 0.05]: 5 (0.95%)
[03/15 13:33:32   1252] *** Starting refinePlace (0:20:53 mem=1627.3M) ***
[03/15 13:33:32   1252] Total net bbox length = 4.939e+05 (2.373e+05 2.566e+05) (ext = 3.344e+04)
[03/15 13:33:32   1252] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:33:32   1252] default core: bins with density >  0.75 = 66.8 % ( 369 / 552 )
[03/15 13:33:32   1252] Density distribution unevenness ratio = 7.479%
[03/15 13:33:32   1252] RPlace IncrNP: Rollback Lev = -3
[03/15 13:33:32   1252] RPlace: Density =1.053333, incremental np is triggered.
[03/15 13:33:32   1253] nrCritNet: 1.98% ( 629 / 31820 ) cutoffSlk: -791.4ps stdDelay: 14.2ps
[03/15 13:33:37   1258] default core: bins with density >  0.75 = 69.4 % ( 383 / 552 )
[03/15 13:33:37   1258] Density distribution unevenness ratio = 7.066%
[03/15 13:33:37   1258] RPlace postIncrNP: Density = 1.053333 -> 0.975556.
[03/15 13:33:37   1258] RPlace postIncrNP Info: Density distribution changes:
[03/15 13:33:37   1258] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 13:33:37   1258] [1.05 - 1.10] :	 1 (0.18%) -> 0 (0.00%)
[03/15 13:33:37   1258] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/15 13:33:37   1258] [0.95 - 1.00] :	 31 (5.62%) -> 16 (2.90%)
[03/15 13:33:37   1258] [0.90 - 0.95] :	 101 (18.30%) -> 103 (18.66%)
[03/15 13:33:37   1258] [0.85 - 0.90] :	 128 (23.19%) -> 141 (25.54%)
[03/15 13:33:37   1258] [0.80 - 0.85] :	 71 (12.86%) -> 87 (15.76%)
[03/15 13:33:37   1258] [CPU] RefinePlace/IncrNP (cpu=0:00:05.5, real=0:00:05.0, mem=1644.3MB) @(0:20:53 - 0:20:58).
[03/15 13:33:37   1258] Move report: incrNP moves 11795 insts, mean move: 4.32 um, max move: 38.60 um
[03/15 13:33:37   1258] 	Max move on inst (psum_mem_instance/FE_RC_4049_0): (107.00, 375.40) --> (124.00, 353.80)
[03/15 13:33:37   1258] Move report: Timing Driven Placement moves 11795 insts, mean move: 4.32 um, max move: 38.60 um
[03/15 13:33:37   1258] 	Max move on inst (psum_mem_instance/FE_RC_4049_0): (107.00, 375.40) --> (124.00, 353.80)
[03/15 13:33:37   1258] 	Runtime: CPU: 0:00:05.5 REAL: 0:00:05.0 MEM: 1644.3MB
[03/15 13:33:37   1258] Starting refinePlace ...
[03/15 13:33:37   1258] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:33:37   1258] default core: bins with density >  0.75 = 67.2 % ( 371 / 552 )
[03/15 13:33:37   1258] Density distribution unevenness ratio = 7.053%
[03/15 13:33:38   1258]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 13:33:38   1258] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1644.3MB) @(0:20:58 - 0:20:59).
[03/15 13:33:38   1258] Move report: preRPlace moves 7937 insts, mean move: 0.66 um, max move: 5.00 um
[03/15 13:33:38   1258] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U846): (285.80, 280.00) --> (282.60, 281.80)
[03/15 13:33:38   1258] 	Length: 29 sites, height: 1 rows, site name: core, cell type: FA1D2
[03/15 13:33:38   1258] Move report: Detail placement moves 7937 insts, mean move: 0.66 um, max move: 5.00 um
[03/15 13:33:38   1258] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U846): (285.80, 280.00) --> (282.60, 281.80)
[03/15 13:33:38   1258] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1644.3MB
[03/15 13:33:38   1258] Statistics of distance of Instance movement in refine placement:
[03/15 13:33:38   1258]   maximum (X+Y) =        38.80 um
[03/15 13:33:38   1258]   inst (psum_mem_instance/FE_RC_4049_0) with max move: (107, 375.4) -> (124.2, 353.8)
[03/15 13:33:38   1258]   mean    (X+Y) =         4.01 um
[03/15 13:33:38   1258] Total instances flipped for legalization: 2
[03/15 13:33:38   1258] Summary Report:
[03/15 13:33:38   1258] Instances move: 13080 (out of 29725 movable)
[03/15 13:33:38   1258] Mean displacement: 4.01 um
[03/15 13:33:38   1258] Max displacement: 38.80 um (Instance: psum_mem_instance/FE_RC_4049_0) (107, 375.4) -> (124.2, 353.8)
[03/15 13:33:38   1258] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
[03/15 13:33:38   1258] Total instances moved : 13080
[03/15 13:33:38   1258] Total net bbox length = 4.958e+05 (2.387e+05 2.570e+05) (ext = 3.352e+04)
[03/15 13:33:38   1258] Runtime: CPU: 0:00:06.1 REAL: 0:00:06.0 MEM: 1644.3MB
[03/15 13:33:38   1258] [CPU] RefinePlace/total (cpu=0:00:06.1, real=0:00:06.0, mem=1644.3MB) @(0:20:53 - 0:20:59).
[03/15 13:33:38   1258] *** Finished refinePlace (0:20:59 mem=1644.3M) ***
[03/15 13:33:38   1259] Finished re-routing un-routed nets (0:00:00.1 1644.3M)
[03/15 13:33:38   1259] 
[03/15 13:33:39   1260] 
[03/15 13:33:39   1260] Density : 0.7943
[03/15 13:33:39   1260] Max route overflow : 0.0000
[03/15 13:33:39   1260] 
[03/15 13:33:39   1260] 
[03/15 13:33:39   1260] *** Finish Physical Update (cpu=0:00:07.5 real=0:00:07.0 mem=1644.3M) ***
[03/15 13:33:40   1260] ** GigaOpt Optimizer WNS Slack -0.820 TNS Slack -1646.154 Density 79.43
[03/15 13:33:40   1260] Skipped Place ECO bump recovery (WNS opt)
[03/15 13:33:40   1260] Optimizer WNS Pass 3
[03/15 13:33:40   1260] Active Path Group: reg2reg  
[03/15 13:33:40   1260] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:33:40   1260] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:33:40   1260] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:33:40   1260] |  -0.820|   -0.820|-1646.133|-1646.154|    79.43%|   0:00:00.0| 1644.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:40   1261] |  -0.807|   -0.807|-1642.868|-1642.889|    79.43%|   0:00:00.0| 1644.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
[03/15 13:33:40   1261] |  -0.795|   -0.795|-1639.104|-1639.125|    79.44%|   0:00:00.0| 1644.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_12_/D  |
[03/15 13:33:41   1261] |  -0.792|   -0.792|-1635.782|-1635.803|    79.45%|   0:00:01.0| 1644.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_12_/D  |
[03/15 13:33:43   1263] |  -0.789|   -0.789|-1633.824|-1633.845|    79.45%|   0:00:02.0| 1644.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:45   1266] |  -0.783|   -0.783|-1632.516|-1632.537|    79.47%|   0:00:02.0| 1644.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:33:56   1276] |  -0.780|   -0.780|-1630.389|-1630.410|    79.50%|   0:00:11.0| 1644.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 13:34:11   1292] |  -0.782|   -0.782|-1628.900|-1628.921|    79.51%|   0:00:15.0| 1644.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
[03/15 13:34:12   1292] |  -0.782|   -0.782|-1627.496|-1627.517|    79.51%|   0:00:01.0| 1644.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
[03/15 13:34:12   1293] |  -0.780|   -0.780|-1627.317|-1627.338|    79.51%|   0:00:00.0| 1644.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_12_/D  |
[03/15 13:34:14   1295] |  -0.779|   -0.779|-1626.444|-1626.465|    79.59%|   0:00:02.0| 1644.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
[03/15 13:34:20   1301] |  -0.776|   -0.776|-1624.772|-1624.793|    79.60%|   0:00:06.0| 1644.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 13:34:47   1328] |  -0.776|   -0.776|-1622.391|-1622.412|    79.62%|   0:00:27.0| 1663.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 13:34:53   1334] |  -0.776|   -0.776|-1621.574|-1621.596|    79.63%|   0:00:06.0| 1663.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 13:34:54   1335] |  -0.772|   -0.772|-1621.385|-1621.406|    79.71%|   0:00:01.0| 1663.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:35:29   1369] |  -0.772|   -0.772|-1615.631|-1615.652|    79.75%|   0:00:35.0| 1663.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:35:32   1373] |  -0.772|   -0.772|-1614.021|-1614.042|    79.76%|   0:00:03.0| 1663.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:35:35   1376] |  -0.769|   -0.769|-1611.520|-1611.541|    79.90%|   0:00:03.0| 1663.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:35:37   1378] |  -0.770|   -0.770|-1610.987|-1611.008|    79.93%|   0:00:02.0| 1663.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:35:38   1378] |  -0.770|   -0.770|-1610.726|-1610.747|    79.93%|   0:00:01.0| 1663.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:35:40   1380] |  -0.769|   -0.769|-1609.210|-1609.231|    80.06%|   0:00:02.0| 1663.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/15 13:35:44   1384] |  -0.768|   -0.768|-1608.324|-1608.345|    80.13%|   0:00:04.0| 1663.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:35:45   1385] |  -0.768|   -0.768|-1607.728|-1607.749|    80.14%|   0:00:01.0| 1663.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:35:48   1388] |  -0.769|   -0.769|-1607.622|-1607.643|    80.19%|   0:00:03.0| 1659.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:35:48   1389] |  -0.768|   -0.768|-1607.164|-1607.185|    80.20%|   0:00:00.0| 1659.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:35:50   1391] |  -0.770|   -0.770|-1606.915|-1606.936|    80.28%|   0:00:02.0| 1659.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 13:35:51   1392] |  -0.771|   -0.771|-1606.571|-1606.593|    80.32%|   0:00:01.0| 1659.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:35:52   1392] Analyzing useful skew in preCTS mode ...
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/15 13:35:52   1392] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
[03/15 13:35:52   1393]  ** Useful skew failure reasons **
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:35:52   1393] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:36:20   1420] |  -0.762|   -0.762|-1603.008|-1603.029|    80.36%|   0:00:29.0| 1659.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:36:23   1424] |  -0.762|   -0.762|-1602.554|-1602.575|    80.38%|   0:00:03.0| 1659.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:36:27   1428] |  -0.762|   -0.762|-1602.194|-1602.216|    80.38%|   0:00:04.0| 1659.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:36:29   1430] |  -0.761|   -0.761|-1600.512|-1600.533|    80.61%|   0:00:02.0| 1659.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 13:36:31   1432] |  -0.761|   -0.761|-1600.331|-1600.352|    80.67%|   0:00:02.0| 1659.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/15 13:36:35   1436] |  -0.760|   -0.760|-1598.703|-1598.724|    80.68%|   0:00:04.0| 1659.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 13:36:43   1444] |  -0.760|   -0.760|-1597.791|-1597.813|    80.70%|   0:00:08.0| 1640.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 13:36:44   1444] |  -0.759|   -0.759|-1597.771|-1597.793|    80.70%|   0:00:01.0| 1641.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:36:52   1453] |  -0.758|   -0.758|-1596.439|-1596.461|    80.70%|   0:00:08.0| 1641.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:37:03   1463] |  -0.758|   -0.758|-1594.424|-1594.445|    80.71%|   0:00:11.0| 1641.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:37:03   1463] |  -0.758|   -0.758|-1594.399|-1594.421|    80.71%|   0:00:00.0| 1641.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:37:04   1465] |  -0.757|   -0.757|-1594.102|-1594.124|    80.84%|   0:00:01.0| 1641.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:37:08   1469] |  -0.757|   -0.757|-1594.021|-1594.042|    80.85%|   0:00:04.0| 1641.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:37:08   1469] |  -0.758|   -0.758|-1593.970|-1593.991|    80.86%|   0:00:00.0| 1641.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:37:09   1470] |  -0.757|   -0.757|-1593.504|-1593.526|    80.86%|   0:00:01.0| 1641.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:37:10   1470] |  -0.757|   -0.757|-1593.055|-1593.077|    80.93%|   0:00:01.0| 1641.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_17_/D  |
[03/15 13:37:11   1471] |  -0.756|   -0.756|-1592.617|-1592.639|    80.98%|   0:00:01.0| 1641.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:37:19   1479] |  -0.756|   -0.756|-1591.998|-1592.019|    80.98%|   0:00:08.0| 1642.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:37:19   1479] |  -0.756|   -0.756|-1591.776|-1591.797|    80.99%|   0:00:00.0| 1642.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:37:20   1480] |  -0.756|   -0.756|-1591.498|-1591.520|    81.06%|   0:00:01.0| 1642.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:37:23   1483] |  -0.757|   -0.757|-1589.550|-1589.572|    81.12%|   0:00:03.0| 1642.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:37:23   1484] |  -0.757|   -0.757|-1588.601|-1588.622|    81.17%|   0:00:00.0| 1642.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:37:23   1484] |  -0.756|   -0.756|-1588.579|-1588.600|    81.17%|   0:00:00.0| 1642.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:37:24   1484] Analyzing useful skew in preCTS mode ...
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/15 13:37:24   1484] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/15 13:37:24   1484]  ** Useful skew failure reasons **
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484]  ** Useful skew failure reasons **
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484]  ** Useful skew failure reasons **
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:24   1484] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:37:44   1505] |  -0.752|   -0.752|-1588.133|-1588.154|    81.19%|   0:00:21.0| 1645.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:37:46   1506] |  -0.752|   -0.752|-1587.823|-1587.844|    81.19%|   0:00:02.0| 1645.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:37:46   1506] |  -0.752|   -0.752|-1587.819|-1587.840|    81.19%|   0:00:00.0| 1645.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:37:47   1508] |  -0.751|   -0.751|-1587.135|-1587.156|    81.33%|   0:00:01.0| 1645.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:37:49   1510] |  -0.751|   -0.751|-1586.740|-1586.761|    81.42%|   0:00:02.0| 1645.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:37:50   1510] |  -0.750|   -0.750|-1586.645|-1586.666|    81.43%|   0:00:01.0| 1645.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:37:55   1515] |  -0.750|   -0.750|-1585.442|-1585.463|    81.44%|   0:00:05.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:37:59   1519] |  -0.750|   -0.750|-1585.182|-1585.203|    81.44%|   0:00:04.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:38:00   1521] |  -0.750|   -0.750|-1584.790|-1584.812|    81.44%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:38:01   1522] |  -0.750|   -0.750|-1584.101|-1584.122|    81.50%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:38:02   1522] |  -0.750|   -0.750|-1584.099|-1584.120|    81.55%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:38:03   1523] |  -0.750|   -0.750|-1583.904|-1583.926|    81.56%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:38:05   1526] |  -0.751|   -0.751|-1582.773|-1582.795|    81.60%|   0:00:02.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/15 13:38:06   1527] |  -0.751|   -0.751|-1582.356|-1582.378|    81.66%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/15 13:38:07   1527] |  -0.751|   -0.751|-1582.114|-1582.135|    81.67%|   0:00:01.0| 1654.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/15 13:38:07   1527] Analyzing useful skew in preCTS mode ...
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/15 13:38:07   1527] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/15 13:38:07   1527]  ** Useful skew failure reasons **
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527]  ** Useful skew failure reasons **
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527]  ** Useful skew failure reasons **
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:07   1527] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:24   1544] |  -0.745|   -0.745|-1581.964|-1581.985|    81.69%|   0:00:17.0| 1655.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:38:25   1545] |  -0.745|   -0.745|-1581.774|-1581.796|    81.70%|   0:00:01.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 13:38:28   1548] |  -0.745|   -0.745|-1581.703|-1581.724|    81.69%|   0:00:03.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 13:38:29   1550] |  -0.745|   -0.745|-1580.682|-1580.703|    81.86%|   0:00:01.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:38:31   1551] |  -0.744|   -0.744|-1579.617|-1579.638|    81.91%|   0:00:02.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 13:38:34   1555] |  -0.743|   -0.743|-1578.337|-1578.358|    81.91%|   0:00:03.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_16_/D  |
[03/15 13:38:39   1559] |  -0.743|   -0.743|-1577.339|-1577.360|    81.92%|   0:00:05.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_16_/D  |
[03/15 13:38:39   1560] |  -0.743|   -0.743|-1577.330|-1577.351|    81.92%|   0:00:00.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_16_/D  |
[03/15 13:38:40   1560] |  -0.743|   -0.743|-1577.268|-1577.289|    82.00%|   0:00:01.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 13:38:42   1562] |  -0.743|   -0.743|-1576.462|-1576.484|    82.05%|   0:00:02.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 13:38:42   1562] |  -0.743|   -0.743|-1576.435|-1576.456|    82.05%|   0:00:00.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 13:38:42   1562] |  -0.743|   -0.743|-1576.422|-1576.443|    82.06%|   0:00:00.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 13:38:45   1565] |  -0.743|   -0.743|-1575.012|-1575.034|    82.09%|   0:00:03.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 13:38:46   1567] |  -0.743|   -0.743|-1574.913|-1574.934|    82.13%|   0:00:01.0| 1656.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:38:47   1567] Analyzing useful skew in preCTS mode ...
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
[03/15 13:38:47   1567] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/15 13:38:47   1567]  ** Useful skew failure reasons **
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567]  ** Useful skew failure reasons **
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567]  ** Useful skew failure reasons **
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:47   1567] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:38:57   1578] |  -0.739|   -0.739|-1574.152|-1574.173|    82.13%|   0:00:11.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:38:59   1579] |  -0.739|   -0.739|-1573.396|-1573.417|    82.13%|   0:00:02.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:38:59   1579] |  -0.739|   -0.739|-1573.454|-1573.475|    82.13%|   0:00:00.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:39:01   1581] |  -0.738|   -0.738|-1571.750|-1571.771|    82.27%|   0:00:02.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 13:39:05   1586] |  -0.738|   -0.738|-1571.500|-1571.521|    82.27%|   0:00:04.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/15 13:39:07   1587] |  -0.737|   -0.737|-1570.005|-1570.026|    82.35%|   0:00:02.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/15 13:39:13   1594] |  -0.737|   -0.737|-1568.085|-1568.107|    82.36%|   0:00:06.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/15 13:39:19   1599] |  -0.736|   -0.736|-1567.712|-1567.733|    82.36%|   0:00:06.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:39:21   1601] |  -0.736|   -0.736|-1567.297|-1567.319|    82.36%|   0:00:02.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:39:22   1602] |  -0.736|   -0.736|-1567.264|-1567.285|    82.36%|   0:00:01.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:39:23   1603] |  -0.736|   -0.736|-1566.712|-1566.733|    82.47%|   0:00:01.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:39:25   1605] |  -0.735|   -0.735|-1566.343|-1566.365|    82.50%|   0:00:02.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:39:29   1609] |  -0.735|   -0.735|-1565.907|-1565.929|    82.50%|   0:00:04.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:39:29   1610] |  -0.735|   -0.735|-1565.567|-1565.588|    82.54%|   0:00:00.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:39:30   1610] |  -0.735|   -0.735|-1565.473|-1565.495|    82.54%|   0:00:01.0| 1657.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 13:39:34   1614] |  -0.736|   -0.736|-1564.713|-1564.735|    82.62%|   0:00:04.0| 1658.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:39:35   1615] |  -0.736|   -0.736|-1564.702|-1564.723|    82.66%|   0:00:01.0| 1658.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:39:35   1615] Analyzing useful skew in preCTS mode ...
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/15 13:39:35   1616] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/15 13:39:35   1616]  ** Useful skew failure reasons **
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616]  ** Useful skew failure reasons **
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616]  ** Useful skew failure reasons **
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:35   1616] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:39:46   1626] |  -0.733|   -0.733|-1563.812|-1563.833|    82.67%|   0:00:11.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/15 13:39:47   1627] |  -0.733|   -0.733|-1563.371|-1563.393|    82.67%|   0:00:01.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/15 13:39:47   1627] |  -0.733|   -0.733|-1563.359|-1563.380|    82.67%|   0:00:00.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/15 13:39:48   1628] |  -0.732|   -0.732|-1562.673|-1562.695|    82.78%|   0:00:01.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:39:49   1630] |  -0.731|   -0.731|-1561.938|-1561.960|    82.87%|   0:00:01.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:39:51   1632] |  -0.731|   -0.731|-1560.696|-1560.718|    82.89%|   0:00:02.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:39:55   1636] |  -0.730|   -0.730|-1560.291|-1560.312|    82.90%|   0:00:04.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:40:01   1641] |  -0.730|   -0.730|-1558.470|-1558.492|    82.90%|   0:00:06.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:40:02   1642] |  -0.730|   -0.730|-1557.951|-1557.972|    82.96%|   0:00:01.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:40:02   1642] |  -0.729|   -0.729|-1558.020|-1558.042|    82.97%|   0:00:00.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/15 13:40:11   1651] |  -0.729|   -0.729|-1557.066|-1557.088|    82.97%|   0:00:09.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:40:14   1654] |  -0.729|   -0.729|-1556.892|-1556.913|    82.97%|   0:00:03.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:40:14   1654] |  -0.729|   -0.729|-1556.631|-1556.652|    82.97%|   0:00:00.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:40:15   1656] |  -0.728|   -0.728|-1555.705|-1555.726|    83.06%|   0:00:01.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:40:19   1659] |  -0.728|   -0.728|-1555.200|-1555.221|    83.09%|   0:00:04.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:40:22   1662] |  -0.728|   -0.728|-1554.752|-1554.773|    83.10%|   0:00:03.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:40:22   1663] |  -0.728|   -0.728|-1554.716|-1554.737|    83.10%|   0:00:00.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:40:23   1663] |  -0.727|   -0.727|-1554.745|-1554.766|    83.13%|   0:00:01.0| 1660.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:40:28   1669] |  -0.727|   -0.727|-1552.753|-1552.774|    83.13%|   0:00:05.0| 1661.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/15 13:40:30   1670] |  -0.727|   -0.727|-1552.573|-1552.594|    83.13%|   0:00:02.0| 1661.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:40:31   1671] |  -0.726|   -0.726|-1552.480|-1552.502|    83.20%|   0:00:01.0| 1661.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:40:32   1672] |  -0.727|   -0.727|-1551.485|-1551.506|    83.24%|   0:00:01.0| 1661.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:40:34   1674] |  -0.728|   -0.728|-1551.134|-1551.155|    83.28%|   0:00:02.0| 1661.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:40:35   1675] Analyzing useful skew in preCTS mode ...
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/15 13:40:35   1675] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/15 13:40:35   1675]  ** Useful skew failure reasons **
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675]  ** Useful skew failure reasons **
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675]  ** Useful skew failure reasons **
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:35   1675] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:40:55   1695] |  -0.723|   -0.723|-1550.252|-1550.274|    83.31%|   0:00:21.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:40:56   1696] |  -0.723|   -0.723|-1549.008|-1549.030|    83.31%|   0:00:01.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:40:57   1697] |  -0.722|   -0.722|-1548.447|-1548.468|    83.44%|   0:00:01.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/15 13:41:00   1700] |  -0.722|   -0.722|-1548.087|-1548.109|    83.48%|   0:00:03.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/15 13:41:00   1701] |  -0.722|   -0.722|-1548.073|-1548.094|    83.50%|   0:00:00.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/15 13:41:03   1703] |  -0.723|   -0.723|-1547.205|-1547.226|    83.52%|   0:00:03.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/15 13:41:04   1704] |  -0.724|   -0.724|-1546.866|-1546.887|    83.54%|   0:00:01.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:41:04   1704] |  -0.722|   -0.722|-1546.837|-1546.858|    83.54%|   0:00:00.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:41:08   1708] |  -0.722|   -0.722|-1545.829|-1545.850|    83.54%|   0:00:04.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:41:08   1709] |  -0.722|   -0.722|-1545.743|-1545.764|    83.54%|   0:00:00.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:41:09   1709] |  -0.722|   -0.722|-1545.449|-1545.470|    83.57%|   0:00:01.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:41:10   1710] |  -0.722|   -0.722|-1545.087|-1545.108|    83.58%|   0:00:01.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:41:10   1710] |  -0.722|   -0.722|-1545.034|-1545.055|    83.58%|   0:00:00.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:41:11   1711] |  -0.721|   -0.721|-1544.958|-1544.979|    83.60%|   0:00:01.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:41:13   1714] |  -0.721|   -0.721|-1544.217|-1544.239|    83.60%|   0:00:02.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:41:14   1714] Analyzing useful skew in preCTS mode ...
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
[03/15 13:41:14   1714] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/15 13:41:14   1714]  ** Useful skew failure reasons **
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714]  ** Useful skew failure reasons **
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714]  ** Useful skew failure reasons **
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:14   1714] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:27   1727] |  -0.718|   -0.718|-1543.695|-1543.716|    83.59%|   0:00:14.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 13:41:28   1728] |  -0.719|   -0.719|-1543.374|-1543.395|    83.61%|   0:00:01.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 13:41:28   1729] |  -0.719|   -0.719|-1543.168|-1543.189|    83.61%|   0:00:00.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 13:41:29   1730] |  -0.718|   -0.718|-1542.812|-1542.833|    83.69%|   0:00:01.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:41:30   1731] |  -0.718|   -0.718|-1542.470|-1542.491|    83.72%|   0:00:01.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:41:32   1733] |  -0.718|   -0.718|-1541.765|-1541.786|    83.72%|   0:00:02.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:41:36   1736] |  -0.718|   -0.718|-1541.332|-1541.353|    83.76%|   0:00:04.0| 1663.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:41:36   1736] |  -0.718|   -0.718|-1541.058|-1541.079|    83.77%|   0:00:00.0| 1663.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:41:36   1736] Analyzing useful skew in preCTS mode ...
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/15 13:41:36   1737] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/15 13:41:36   1737]  ** Useful skew failure reasons **
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737]  ** Useful skew failure reasons **
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737]  ** Useful skew failure reasons **
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:36   1737] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:41:55   1756] |  -0.714|   -0.714|-1541.025|-1541.047|    83.77%|   0:00:19.0| 1665.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:41:58   1758] |  -0.714|   -0.714|-1540.076|-1540.097|    83.77%|   0:00:03.0| 1665.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:41:58   1758] |  -0.714|   -0.714|-1539.952|-1539.973|    83.77%|   0:00:00.0| 1665.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:41:59   1759] |  -0.713|   -0.713|-1538.718|-1538.739|    83.84%|   0:00:01.0| 1665.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:42:04   1764] |  -0.713|   -0.713|-1537.528|-1537.550|    83.88%|   0:00:05.0| 1665.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:42:04   1765] |  -0.713|   -0.713|-1537.301|-1537.322|    83.88%|   0:00:00.0| 1665.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:42:05   1765] |  -0.713|   -0.713|-1537.091|-1537.113|    83.88%|   0:00:01.0| 1665.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:42:15   1776] |  -0.713|   -0.713|-1536.238|-1536.259|    83.97%|   0:00:10.0| 1666.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/15 13:42:19   1780] |  -0.713|   -0.713|-1535.456|-1535.477|    83.99%|   0:00:04.0| 1666.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:42:20   1780] |  -0.713|   -0.713|-1535.346|-1535.368|    84.00%|   0:00:01.0| 1666.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:42:20   1780] Analyzing useful skew in preCTS mode ...
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
[03/15 13:42:20   1780] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/15 13:42:20   1780]  ** Useful skew failure reasons **
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1780] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781]  ** Useful skew failure reasons **
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781]  ** Useful skew failure reasons **
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:20   1781] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:34   1795] |  -0.710|   -0.710|-1533.188|-1533.210|    84.01%|   0:00:14.0| 1666.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
[03/15 13:42:35   1795] |  -0.709|   -0.709|-1532.725|-1532.747|    84.01%|   0:00:01.0| 1666.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:42:36   1796] |  -0.709|   -0.709|-1532.676|-1532.697|    84.02%|   0:00:01.0| 1666.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:42:37   1797] |  -0.709|   -0.709|-1532.608|-1532.629|    84.09%|   0:00:01.0| 1666.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:42:37   1798] |  -0.709|   -0.709|-1532.573|-1532.594|    84.09%|   0:00:00.0| 1666.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:42:41   1802] |  -0.709|   -0.709|-1532.523|-1532.544|    84.13%|   0:00:04.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:42:43   1803] |  -0.709|   -0.709|-1531.989|-1532.010|    84.16%|   0:00:02.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:42:44   1804] |  -0.709|   -0.709|-1531.955|-1531.976|    84.16%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:42:44   1805] Analyzing useful skew in preCTS mode ...
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/15 13:42:44   1805] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/15 13:42:44   1805]  ** Useful skew failure reasons **
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:44   1805] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805]  ** Useful skew failure reasons **
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805]  ** Useful skew failure reasons **
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:45   1805] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:53   1814] |  -0.706|   -0.706|-1531.042|-1531.064|    84.16%|   0:00:09.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:42:54   1814] |  -0.706|   -0.706|-1530.620|-1530.641|    84.16%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:42:55   1815] |  -0.706|   -0.706|-1530.519|-1530.540|    84.19%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:42:57   1817] |  -0.706|   -0.706|-1530.048|-1530.069|    84.21%|   0:00:02.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:42:58   1818] |  -0.706|   -0.706|-1529.955|-1529.976|    84.22%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:42:58   1818] Analyzing useful skew in preCTS mode ...
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
[03/15 13:42:58   1818] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/15 13:42:58   1818]  ** Useful skew failure reasons **
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818]  ** Useful skew failure reasons **
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818]  ** Useful skew failure reasons **
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:42:58   1818] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:07   1827] |  -0.703|   -0.703|-1527.433|-1527.454|    84.23%|   0:00:09.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:43:08   1828] |  -0.702|   -0.702|-1527.409|-1527.431|    84.27%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:43:12   1832] |  -0.702|   -0.702|-1525.582|-1525.604|    84.30%|   0:00:04.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:43:13   1833] |  -0.702|   -0.702|-1525.579|-1525.600|    84.30%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:43:15   1835] |  -0.702|   -0.702|-1525.088|-1525.109|    84.32%|   0:00:02.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:43:15   1835] |  -0.702|   -0.702|-1524.907|-1524.928|    84.32%|   0:00:00.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
[03/15 13:43:15   1835] Analyzing useful skew in preCTS mode ...
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/15 13:43:15   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/15 13:43:15   1836]  ** Useful skew failure reasons **
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836]  ** Useful skew failure reasons **
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836]  ** Useful skew failure reasons **
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:15   1836] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:25   1845] |  -0.699|   -0.699|-1523.109|-1523.131|    84.32%|   0:00:10.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_17_/D  |
[03/15 13:43:26   1846] |  -0.699|   -0.699|-1523.039|-1523.061|    84.33%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_17_/D  |
[03/15 13:43:27   1847] |  -0.699|   -0.699|-1522.317|-1522.338|    84.38%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:43:27   1847] |  -0.699|   -0.699|-1522.302|-1522.323|    84.38%|   0:00:00.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:43:30   1850] |  -0.700|   -0.700|-1521.652|-1521.674|    84.41%|   0:00:03.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:43:31   1851] |  -0.700|   -0.700|-1521.528|-1521.549|    84.42%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:43:32   1852] |  -0.700|   -0.700|-1521.518|-1521.539|    84.42%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:43:32   1852] Analyzing useful skew in preCTS mode ...
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/15 13:43:32   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/15 13:43:32   1852]  ** Useful skew failure reasons **
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852]  ** Useful skew failure reasons **
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852]  ** Useful skew failure reasons **
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:32   1852] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:41   1861] |  -0.697|   -0.697|-1520.162|-1520.183|    84.41%|   0:00:09.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 13:43:42   1862] |  -0.696|   -0.696|-1520.030|-1520.051|    84.41%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:43:42   1862] |  -0.696|   -0.696|-1519.997|-1520.019|    84.41%|   0:00:00.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:43:43   1863] |  -0.695|   -0.695|-1519.792|-1519.813|    84.44%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:43:51   1871] |  -0.695|   -0.695|-1518.053|-1518.075|    84.45%|   0:00:08.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:43:52   1872] |  -0.695|   -0.695|-1517.849|-1517.870|    84.46%|   0:00:01.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:43:52   1872] |  -0.695|   -0.695|-1517.826|-1517.848|    84.46%|   0:00:00.0| 1666.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:43:56   1876] |  -0.696|   -0.696|-1516.952|-1516.973|    84.48%|   0:00:04.0| 1667.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 13:43:57   1877] |  -0.696|   -0.696|-1516.718|-1516.739|    84.49%|   0:00:01.0| 1667.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 13:43:57   1877] Analyzing useful skew in preCTS mode ...
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
[03/15 13:43:57   1878] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
[03/15 13:43:57   1878]  ** Useful skew failure reasons **
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:57   1878] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878]  ** Useful skew failure reasons **
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878]  ** Useful skew failure reasons **
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:43:58   1878] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:04   1884] |  -0.691|   -0.691|-1514.643|-1514.664|    84.50%|   0:00:07.0| 1667.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:44:11   1891] |  -0.691|   -0.691|-1514.346|-1514.367|    84.51%|   0:00:07.0| 1667.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:44:12   1893] |  -0.691|   -0.691|-1513.964|-1513.985|    84.53%|   0:00:01.0| 1667.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:44:13   1893] |  -0.691|   -0.691|-1513.927|-1513.948|    84.53%|   0:00:01.0| 1667.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:44:14   1895] |  -0.691|   -0.691|-1513.014|-1513.036|    84.55%|   0:00:01.0| 1667.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:44:15   1895] |  -0.691|   -0.691|-1512.402|-1512.423|    84.55%|   0:00:01.0| 1670.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:44:15   1896] Analyzing useful skew in preCTS mode ...
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/15 13:44:15   1896] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
[03/15 13:44:15   1896]  ** Useful skew failure reasons **
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:15   1896] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896]  ** Useful skew failure reasons **
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896]  ** Useful skew failure reasons **
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:16   1896] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:22   1903] |  -0.687|   -0.687|-1506.672|-1506.694|    84.55%|   0:00:07.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 13:44:23   1903] |  -0.687|   -0.687|-1506.661|-1506.682|    84.55%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 13:44:23   1903] |  -0.687|   -0.687|-1506.465|-1506.487|    84.55%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:44:24   1904] |  -0.687|   -0.687|-1506.227|-1506.248|    84.55%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:44:25   1905] |  -0.687|   -0.687|-1505.616|-1505.637|    84.56%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:44:25   1905] |  -0.687|   -0.687|-1505.538|-1505.559|    84.56%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:44:25   1905] Analyzing useful skew in preCTS mode ...
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/15 13:44:25   1905] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/15 13:44:25   1906]  ** Useful skew failure reasons **
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:25   1906] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906]  ** Useful skew failure reasons **
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906]  ** Useful skew failure reasons **
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:26   1906] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:31   1911] |  -0.682|   -0.682|-1493.739|-1493.761|    84.56%|   0:00:06.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 13:44:35   1915] |  -0.682|   -0.682|-1493.331|-1493.352|    84.56%|   0:00:04.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 13:44:35   1916] |  -0.682|   -0.682|-1492.014|-1492.035|    84.57%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 13:44:36   1916] |  -0.682|   -0.682|-1491.846|-1491.868|    84.57%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 13:44:37   1917] |  -0.682|   -0.682|-1491.570|-1491.591|    84.59%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 13:44:37   1917] |  -0.682|   -0.682|-1491.439|-1491.460|    84.59%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 13:44:37   1917] Analyzing useful skew in preCTS mode ...
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/15 13:44:37   1917] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/15 13:44:37   1917]  ** Useful skew failure reasons **
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917]  ** Useful skew failure reasons **
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917]  ** Useful skew failure reasons **
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:37   1917] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:42   1922] |  -0.677|   -0.677|-1483.719|-1483.740|    84.59%|   0:00:05.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 13:44:42   1923] |  -0.677|   -0.677|-1483.162|-1483.183|    84.60%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 13:44:43   1923] |  -0.677|   -0.677|-1482.854|-1482.875|    84.60%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_12_/D  |
[03/15 13:44:43   1923] |  -0.677|   -0.677|-1482.846|-1482.868|    84.61%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_12_/D  |
[03/15 13:44:45   1925] |  -0.677|   -0.677|-1480.908|-1480.929|    84.62%|   0:00:02.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 13:44:46   1926] |  -0.677|   -0.677|-1480.691|-1480.713|    84.63%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/15 13:44:46   1926] Analyzing useful skew in preCTS mode ...
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/15 13:44:46   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/15 13:44:46   1926]  ** Useful skew failure reasons **
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926]  ** Useful skew failure reasons **
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926]  ** Useful skew failure reasons **
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:46   1926] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:47   1927] |  -0.666|   -0.666|-1459.294|-1459.315|    84.63%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:44:48   1928] |  -0.665|   -0.665|-1458.348|-1458.369|    84.63%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:44:49   1929] |  -0.665|   -0.665|-1457.986|-1458.008|    84.63%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:44:49   1929] |  -0.666|   -0.666|-1457.117|-1457.138|    84.63%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:44:50   1930] |  -0.666|   -0.666|-1456.634|-1456.655|    84.64%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:44:50   1930] |  -0.666|   -0.666|-1456.615|-1456.637|    84.64%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
[03/15 13:44:50   1930] Analyzing useful skew in preCTS mode ...
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/15 13:44:50   1930] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/15 13:44:50   1930]  ** Useful skew failure reasons **
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930]  ** Useful skew failure reasons **
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930]  ** Useful skew failure reasons **
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:50   1930] |  -0.629|   -0.629|-1301.235|-1301.256|    84.64%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:44:50   1930] |  -0.626|   -0.626|-1297.624|-1297.646|    84.64%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 13:44:51   1931] |  -0.624|   -0.624|-1294.462|-1294.483|    84.64%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 13:44:52   1932] |  -0.622|   -0.622|-1292.855|-1292.876|    84.64%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 13:44:52   1932] |  -0.619|   -0.619|-1291.867|-1291.888|    84.65%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 13:44:52   1932] |  -0.615|   -0.615|-1289.814|-1289.835|    84.65%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 13:44:53   1933] |  -0.614|   -0.614|-1287.240|-1287.262|    84.64%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_/D  |
[03/15 13:44:53   1933] |  -0.614|   -0.614|-1284.604|-1284.625|    84.64%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/15 13:44:53   1933] |  -0.612|   -0.612|-1283.057|-1283.079|    84.65%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 13:44:54   1934] |  -0.612|   -0.612|-1280.753|-1280.774|    84.65%|   0:00:01.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 13:44:54   1934] |  -0.612|   -0.612|-1280.753|-1280.774|    84.65%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 13:44:54   1934] |  -0.612|   -0.612|-1280.749|-1280.771|    84.65%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 13:44:54   1934] Analyzing useful skew in preCTS mode ...
[03/15 13:44:54   1934] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/15 13:44:54   1934]  ** Useful skew failure reasons **
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934]  ** Useful skew failure reasons **
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934]  ** Useful skew failure reasons **
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:44:54   1934] |  -0.612|   -0.612|-1278.000|-1278.021|    84.65%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 13:44:54   1934] |  -0.612|   -0.612|-1278.000|-1278.021|    84.65%|   0:00:00.0| 1668.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 13:44:54   1934] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:44:54   1934] 
[03/15 13:44:54   1934] *** Finish Core Optimize Step (cpu=0:11:14 real=0:11:14 mem=1668.6M) ***
[03/15 13:44:55   1935] Active Path Group: default 
[03/15 13:44:55   1935] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:44:55   1935] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:44:55   1935] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:44:55   1935] |  -0.077|   -0.612|  -3.458|-1278.021|    84.65%|   0:00:00.0| 1668.6M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/15 13:44:55   1935] |        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
[03/15 13:44:55   1935] |  -0.024|   -0.612|  -1.268|-1268.498|    84.65%|   0:00:00.0| 1668.6M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/15 13:44:55   1935] |        |         |        |         |          |            |        |          |         | _reg_49_/D                                         |
[03/15 13:44:55   1935] |  -0.020|   -0.612|  -0.780|-1257.086|    84.66%|   0:00:00.0| 1668.6M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 13:44:55   1935] |        |         |        |         |          |            |        |          |         | eg_0_/D                                            |
[03/15 13:44:55   1935] |  -0.003|   -0.612|  -0.004|-1257.086|    84.66%|   0:00:00.0| 1668.6M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/15 13:44:55   1935] |        |         |        |         |          |            |        |          |         | eg_54_/D                                           |
[03/15 13:44:55   1935] |   0.001|   -0.612|   0.000|-1257.086|    84.66%|   0:00:00.0| 1668.6M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 13:44:55   1935] |        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
[03/15 13:44:55   1935] |   0.008|   -0.612|   0.000|-1257.086|    84.66%|   0:00:00.0| 1668.6M|   WC_VIEW|  default| psum_mem_instance/memory3_reg_71_/D                |
[03/15 13:44:56   1936] |   0.014|   -0.612|   0.000|-1252.996|    84.66%|   0:00:01.0| 1706.7M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 13:44:56   1936] |        |         |        |         |          |            |        |          |         | _reg_0_/D                                          |
[03/15 13:44:56   1936] |   0.014|   -0.612|   0.000|-1252.996|    84.66%|   0:00:00.0| 1706.7M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 13:44:56   1936] |        |         |        |         |          |            |        |          |         | _reg_0_/D                                          |
[03/15 13:44:56   1936] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:44:56   1936] 
[03/15 13:44:56   1936] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1706.7M) ***
[03/15 13:44:56   1936] 
[03/15 13:44:56   1936] *** Finished Optimize Step Cumulative (cpu=0:11:15 real=0:11:16 mem=1706.7M) ***
[03/15 13:44:56   1936] ** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -1252.996 Density 84.66
[03/15 13:44:56   1936] Placement Snapshot: Density distribution:
[03/15 13:44:56   1936] [1.00 -  +++]: 0 (0.00%)
[03/15 13:44:56   1936] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:44:56   1936] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:44:56   1936] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:44:56   1936] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:44:56   1936] [0.75 - 0.80]: 1 (0.19%)
[03/15 13:44:56   1936] [0.70 - 0.75]: 5 (0.95%)
[03/15 13:44:56   1936] [0.65 - 0.70]: 5 (0.95%)
[03/15 13:44:56   1936] [0.60 - 0.65]: 5 (0.95%)
[03/15 13:44:56   1936] [0.55 - 0.60]: 8 (1.51%)
[03/15 13:44:56   1936] [0.50 - 0.55]: 14 (2.65%)
[03/15 13:44:56   1936] [0.45 - 0.50]: 18 (3.40%)
[03/15 13:44:56   1936] [0.40 - 0.45]: 26 (4.91%)
[03/15 13:44:56   1936] [0.35 - 0.40]: 37 (6.99%)
[03/15 13:44:56   1936] [0.30 - 0.35]: 35 (6.62%)
[03/15 13:44:56   1936] [0.25 - 0.30]: 29 (5.48%)
[03/15 13:44:56   1936] [0.20 - 0.25]: 50 (9.45%)
[03/15 13:44:56   1936] [0.15 - 0.20]: 62 (11.72%)
[03/15 13:44:56   1936] [0.10 - 0.15]: 55 (10.40%)
[03/15 13:44:56   1936] [0.05 - 0.10]: 57 (10.78%)
[03/15 13:44:56   1936] [0.00 - 0.05]: 121 (22.87%)
[03/15 13:44:56   1936] Begin: Area Reclaim Optimization
[03/15 13:44:56   1936] Reclaim Optimization WNS Slack -0.612  TNS Slack -1252.996 Density 84.66
[03/15 13:44:56   1936] +----------+---------+--------+---------+------------+--------+
[03/15 13:44:56   1936] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 13:44:56   1936] +----------+---------+--------+---------+------------+--------+
[03/15 13:44:56   1936] |    84.66%|        -|  -0.612|-1252.996|   0:00:00.0| 1706.7M|
[03/15 13:44:58   1938] |    84.50%|       89|  -0.612|-1252.126|   0:00:02.0| 1706.7M|
[03/15 13:45:09   1949] |    82.90%|     1776|  -0.605|-1224.185|   0:00:11.0| 1706.7M|
[03/15 13:45:09   1949] |    82.88%|       18|  -0.605|-1224.185|   0:00:00.0| 1706.7M|
[03/15 13:45:09   1949] |    82.88%|        0|  -0.605|-1224.185|   0:00:00.0| 1706.7M|
[03/15 13:45:09   1949] +----------+---------+--------+---------+------------+--------+
[03/15 13:45:09   1949] Reclaim Optimization End WNS Slack -0.605  TNS Slack -1224.185 Density 82.88
[03/15 13:45:09   1949] 
[03/15 13:45:09   1949] ** Summary: Restruct = 0 Buffer Deletion = 32 Declone = 61 Resize = 1585 **
[03/15 13:45:09   1949] --------------------------------------------------------------
[03/15 13:45:09   1949] |                                   | Total     | Sequential |
[03/15 13:45:09   1949] --------------------------------------------------------------
[03/15 13:45:09   1949] | Num insts resized                 |    1567  |       0    |
[03/15 13:45:09   1949] | Num insts undone                  |     209  |       0    |
[03/15 13:45:09   1949] | Num insts Downsized               |    1567  |       0    |
[03/15 13:45:09   1949] | Num insts Samesized               |       0  |       0    |
[03/15 13:45:09   1949] | Num insts Upsized                 |       0  |       0    |
[03/15 13:45:09   1949] | Num multiple commits+uncommits    |      18  |       -    |
[03/15 13:45:09   1949] --------------------------------------------------------------
[03/15 13:45:09   1949] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:45:09   1949] Layer 7 has 797 constrained nets 
[03/15 13:45:09   1949] **** End NDR-Layer Usage Statistics ****
[03/15 13:45:09   1949] ** Finished Core Area Reclaim Optimization (cpu = 0:00:13.5) (real = 0:00:13.0) **
[03/15 13:45:09   1949] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1668.56M, totSessionCpu=0:32:30).
[03/15 13:45:09   1949] Placement Snapshot: Density distribution:
[03/15 13:45:09   1949] [1.00 -  +++]: 0 (0.00%)
[03/15 13:45:09   1949] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:45:09   1949] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:45:09   1949] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:45:09   1949] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:45:09   1949] [0.75 - 0.80]: 1 (0.19%)
[03/15 13:45:09   1949] [0.70 - 0.75]: 5 (0.95%)
[03/15 13:45:09   1949] [0.65 - 0.70]: 5 (0.95%)
[03/15 13:45:09   1949] [0.60 - 0.65]: 5 (0.95%)
[03/15 13:45:09   1949] [0.55 - 0.60]: 8 (1.51%)
[03/15 13:45:09   1949] [0.50 - 0.55]: 14 (2.65%)
[03/15 13:45:09   1949] [0.45 - 0.50]: 18 (3.40%)
[03/15 13:45:09   1949] [0.40 - 0.45]: 26 (4.91%)
[03/15 13:45:09   1949] [0.35 - 0.40]: 37 (6.99%)
[03/15 13:45:09   1949] [0.30 - 0.35]: 38 (7.18%)
[03/15 13:45:09   1949] [0.25 - 0.30]: 29 (5.48%)
[03/15 13:45:09   1949] [0.20 - 0.25]: 51 (9.64%)
[03/15 13:45:09   1949] [0.15 - 0.20]: 67 (12.67%)
[03/15 13:45:09   1949] [0.10 - 0.15]: 76 (14.37%)
[03/15 13:45:09   1949] [0.05 - 0.10]: 85 (16.07%)
[03/15 13:45:09   1949] [0.00 - 0.05]: 63 (11.91%)
[03/15 13:45:09   1949] *** Starting refinePlace (0:32:30 mem=1668.6M) ***
[03/15 13:45:09   1949] Total net bbox length = 5.064e+05 (2.439e+05 2.624e+05) (ext = 3.352e+04)
[03/15 13:45:09   1949] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:45:09   1949] default core: bins with density >  0.75 = 69.2 % ( 382 / 552 )
[03/15 13:45:09   1949] Density distribution unevenness ratio = 8.287%
[03/15 13:45:09   1949] RPlace IncrNP: Rollback Lev = -3
[03/15 13:45:09   1949] RPlace: Density =1.126667, incremental np is triggered.
[03/15 13:45:09   1950] nrCritNet: 1.96% ( 652 / 33241 ) cutoffSlk: -603.9ps stdDelay: 14.2ps
[03/15 13:45:24   1964] default core: bins with density >  0.75 = 83.7 % ( 462 / 552 )
[03/15 13:45:24   1964] Density distribution unevenness ratio = 4.913%
[03/15 13:45:24   1964] RPlace postIncrNP: Density = 1.126667 -> 0.985556.
[03/15 13:45:24   1964] RPlace postIncrNP Info: Density distribution changes:
[03/15 13:45:24   1964] [1.10+      ] :	 3 (0.54%) -> 0 (0.00%)
[03/15 13:45:24   1964] [1.05 - 1.10] :	 15 (2.72%) -> 0 (0.00%)
[03/15 13:45:24   1964] [1.00 - 1.05] :	 48 (8.70%) -> 0 (0.00%)
[03/15 13:45:24   1964] [0.95 - 1.00] :	 88 (15.94%) -> 10 (1.81%)
[03/15 13:45:24   1964] [0.90 - 0.95] :	 78 (14.13%) -> 114 (20.65%)
[03/15 13:45:24   1964] [0.85 - 0.90] :	 68 (12.32%) -> 204 (36.96%)
[03/15 13:45:24   1964] [0.80 - 0.85] :	 52 (9.42%) -> 91 (16.49%)
[03/15 13:45:24   1964] [CPU] RefinePlace/IncrNP (cpu=0:00:14.6, real=0:00:15.0, mem=1693.0MB) @(0:32:30 - 0:32:44).
[03/15 13:45:24   1964] Move report: incrNP moves 25810 insts, mean move: 9.29 um, max move: 93.40 um
[03/15 13:45:24   1964] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1157): (192.40, 235.00) --> (109.80, 245.80)
[03/15 13:45:24   1964] Move report: Timing Driven Placement moves 25810 insts, mean move: 9.29 um, max move: 93.40 um
[03/15 13:45:24   1964] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1157): (192.40, 235.00) --> (109.80, 245.80)
[03/15 13:45:24   1964] 	Runtime: CPU: 0:00:14.6 REAL: 0:00:15.0 MEM: 1693.0MB
[03/15 13:45:24   1964] Starting refinePlace ...
[03/15 13:45:24   1964] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:45:24   1964] default core: bins with density >  0.75 = 81.3 % ( 449 / 552 )
[03/15 13:45:24   1964] Density distribution unevenness ratio = 4.905%
[03/15 13:45:24   1965]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 13:45:24   1965] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1693.0MB) @(0:32:44 - 0:32:45).
[03/15 13:45:24   1965] Move report: preRPlace moves 13883 insts, mean move: 0.66 um, max move: 5.20 um
[03/15 13:45:24   1965] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U19): (408.00, 242.20) --> (409.60, 245.80)
[03/15 13:45:24   1965] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/15 13:45:24   1965] Move report: Detail placement moves 13883 insts, mean move: 0.66 um, max move: 5.20 um
[03/15 13:45:24   1965] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U19): (408.00, 242.20) --> (409.60, 245.80)
[03/15 13:45:24   1965] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1693.0MB
[03/15 13:45:24   1965] Statistics of distance of Instance movement in refine placement:
[03/15 13:45:24   1965]   maximum (X+Y) =        93.40 um
[03/15 13:45:24   1965]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1157) with max move: (192.4, 235) -> (109.8, 245.8)
[03/15 13:45:24   1965]   mean    (X+Y) =         9.18 um
[03/15 13:45:24   1965] Total instances flipped for legalization: 9
[03/15 13:45:24   1965] Summary Report:
[03/15 13:45:24   1965] Instances move: 26278 (out of 31222 movable)
[03/15 13:45:24   1965] Mean displacement: 9.18 um
[03/15 13:45:24   1965] Max displacement: 93.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1157) (192.4, 235) -> (109.8, 245.8)
[03/15 13:45:24   1965] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/15 13:45:24   1965] Total instances moved : 26278
[03/15 13:45:24   1965] Total net bbox length = 5.140e+05 (2.486e+05 2.654e+05) (ext = 3.433e+04)
[03/15 13:45:24   1965] Runtime: CPU: 0:00:15.3 REAL: 0:00:15.0 MEM: 1693.0MB
[03/15 13:45:24   1965] [CPU] RefinePlace/total (cpu=0:00:15.3, real=0:00:15.0, mem=1693.0MB) @(0:32:30 - 0:32:45).
[03/15 13:45:24   1965] *** Finished refinePlace (0:32:45 mem=1693.0M) ***
[03/15 13:45:25   1965] Finished re-routing un-routed nets (0:00:00.5 1693.0M)
[03/15 13:45:25   1965] 
[03/15 13:45:29   1969] 
[03/15 13:45:29   1969] Density : 0.8289
[03/15 13:45:29   1969] Max route overflow : 0.0000
[03/15 13:45:29   1969] 
[03/15 13:45:29   1969] 
[03/15 13:45:29   1969] *** Finish Physical Update (cpu=0:00:19.9 real=0:00:20.0 mem=1693.0M) ***
[03/15 13:45:29   1970] ** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -1262.067 Density 82.89
[03/15 13:45:29   1970] Skipped Place ECO bump recovery (WNS opt)
[03/15 13:45:29   1970] Optimizer WNS Pass 4
[03/15 13:45:30   1970] Active Path Group: reg2reg  
[03/15 13:45:30   1970] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:45:30   1970] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:45:30   1970] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:45:30   1970] |  -0.644|   -0.644|-1262.030|-1262.067|    82.89%|   0:00:00.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_11_/D  |
[03/15 13:45:30   1970] |  -0.633|   -0.633|-1261.368|-1261.405|    82.90%|   0:00:00.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q15_reg_19_/D  |
[03/15 13:45:30   1970] |  -0.623|   -0.623|-1248.497|-1248.535|    82.90%|   0:00:00.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
[03/15 13:45:30   1970] |  -0.618|   -0.618|-1247.214|-1247.252|    82.90%|   0:00:00.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_11_/D  |
[03/15 13:45:30   1971] |  -0.612|   -0.612|-1246.015|-1246.052|    82.91%|   0:00:00.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_/D   |
[03/15 13:45:31   1971] |  -0.606|   -0.606|-1241.075|-1241.112|    82.92%|   0:00:01.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 13:45:32   1973] |  -0.602|   -0.602|-1239.067|-1239.105|    82.92%|   0:00:01.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
[03/15 13:45:33   1973] |  -0.594|   -0.594|-1236.341|-1236.378|    82.94%|   0:00:01.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 13:45:39   1979] |  -0.589|   -0.589|-1226.871|-1226.908|    82.96%|   0:00:06.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:45:44   1984] |  -0.586|   -0.586|-1221.121|-1221.159|    82.97%|   0:00:05.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/15 13:45:50   1990] |  -0.586|   -0.586|-1218.034|-1218.072|    82.98%|   0:00:06.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:45:52   1992] |  -0.586|   -0.586|-1217.916|-1217.954|    82.98%|   0:00:02.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:45:52   1992] |  -0.581|   -0.581|-1217.136|-1217.174|    83.00%|   0:00:00.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:45:53   1993] |  -0.581|   -0.581|-1211.918|-1211.956|    83.04%|   0:00:01.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:45:54   1994] |  -0.579|   -0.579|-1210.364|-1210.401|    83.05%|   0:00:01.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:45:56   1996] |  -0.579|   -0.579|-1209.715|-1209.752|    83.07%|   0:00:02.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:45:56   1996] |  -0.579|   -0.579|-1209.686|-1209.724|    83.07%|   0:00:00.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
[03/15 13:45:57   1997] |  -0.576|   -0.576|-1205.775|-1205.813|    83.14%|   0:00:01.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/15 13:45:58   1998] |  -0.577|   -0.577|-1205.044|-1205.081|    83.15%|   0:00:01.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/15 13:45:59   1999] |  -0.577|   -0.577|-1203.569|-1203.606|    83.19%|   0:00:01.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/15 13:45:59   1999] |  -0.574|   -0.574|-1203.551|-1203.588|    83.20%|   0:00:00.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 13:46:01   2001] |  -0.574|   -0.574|-1202.620|-1202.658|    83.21%|   0:00:02.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 13:46:01   2001] |  -0.574|   -0.574|-1202.547|-1202.584|    83.21%|   0:00:00.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 13:46:04   2004] |  -0.571|   -0.571|-1201.040|-1201.077|    83.28%|   0:00:03.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/15 13:46:06   2006] |  -0.571|   -0.571|-1199.238|-1199.275|    83.29%|   0:00:02.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/15 13:46:06   2007] |  -0.571|   -0.571|-1199.037|-1199.074|    83.29%|   0:00:00.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/15 13:46:09   2009] |  -0.569|   -0.569|-1196.820|-1196.857|    83.35%|   0:00:03.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:46:10   2011] |  -0.569|   -0.569|-1195.873|-1195.911|    83.36%|   0:00:01.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:46:11   2011] |  -0.569|   -0.569|-1195.848|-1195.885|    83.36%|   0:00:01.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
[03/15 13:46:15   2015] |  -0.568|   -0.568|-1195.050|-1195.087|    83.42%|   0:00:04.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:21   2022] |  -0.568|   -0.568|-1192.215|-1192.253|    83.45%|   0:00:06.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:22   2022] |  -0.568|   -0.568|-1191.764|-1191.801|    83.45%|   0:00:01.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:22   2022] |  -0.568|   -0.568|-1191.762|-1191.800|    83.45%|   0:00:00.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:23   2023] |  -0.567|   -0.567|-1191.680|-1191.718|    83.47%|   0:00:01.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:46:24   2024] |  -0.567|   -0.567|-1190.910|-1190.948|    83.47%|   0:00:01.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:46:26   2026] |  -0.566|   -0.566|-1189.854|-1189.891|    83.50%|   0:00:02.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:27   2027] |  -0.566|   -0.566|-1189.020|-1189.057|    83.51%|   0:00:01.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:30   2030] |  -0.565|   -0.565|-1188.113|-1188.150|    83.55%|   0:00:03.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/15 13:46:32   2032] |  -0.563|   -0.563|-1186.892|-1186.930|    83.58%|   0:00:02.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:34   2034] |  -0.563|   -0.563|-1186.034|-1186.072|    83.58%|   0:00:02.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:35   2035] |  -0.563|   -0.563|-1185.922|-1185.960|    83.59%|   0:00:01.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:39   2039] |  -0.563|   -0.563|-1184.098|-1184.135|    83.65%|   0:00:04.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:39   2039] |  -0.563|   -0.563|-1183.721|-1183.759|    83.67%|   0:00:00.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:41   2041] |  -0.563|   -0.563|-1183.081|-1183.118|    83.71%|   0:00:02.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:42   2042] |  -0.563|   -0.563|-1183.008|-1183.045|    83.75%|   0:00:01.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:42   2042] Analyzing useful skew in preCTS mode ...
[03/15 13:46:42   2042] skewClock did not found any end points to delay or to advance
[03/15 13:46:42   2042]  ** Useful skew failure reasons **
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] skewClock did not found any end points to delay or to advance
[03/15 13:46:42   2042]  ** Useful skew failure reasons **
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] skewClock did not found any end points to delay or to advance
[03/15 13:46:42   2042]  ** Useful skew failure reasons **
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:46:42   2042] skewClock did not found any end points to delay or to advance
[03/15 13:46:43   2043] |  -0.563|   -0.563|-1183.012|-1183.049|    83.77%|   0:00:01.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:46:43   2043] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:46:43   2043] 
[03/15 13:46:43   2043] *** Finish Core Optimize Step (cpu=0:01:13 real=0:01:13 mem=1675.8M) ***
[03/15 13:46:43   2043] Active Path Group: default 
[03/15 13:46:43   2043] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:46:43   2043] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:46:43   2043] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:46:43   2043] |  -0.015|   -0.563|  -0.037|-1183.049|    83.77%|   0:00:00.0| 1675.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_64_/D                      |
[03/15 13:46:43   2043] |   0.002|   -0.563|   0.000|-1183.012|    83.77%|   0:00:00.0| 1714.0M|   WC_VIEW|  default| psum_mem_instance/memory3_reg_19_/D                |
[03/15 13:46:43   2044] |   0.010|   -0.563|   0.000|-1183.012|    83.77%|   0:00:00.0| 1714.0M|   WC_VIEW|  default| psum_mem_instance/memory1_reg_54_/D                |
[03/15 13:46:44   2044] |   0.015|   -0.563|   0.000|-1178.904|    83.78%|   0:00:01.0| 1714.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_28_/D                      |
[03/15 13:46:44   2044] |   0.015|   -0.563|   0.000|-1178.904|    83.78%|   0:00:00.0| 1714.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_28_/D                      |
[03/15 13:46:44   2044] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:46:44   2044] 
[03/15 13:46:44   2044] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1714.0M) ***
[03/15 13:46:44   2044] 
[03/15 13:46:44   2044] *** Finished Optimize Step Cumulative (cpu=0:01:14 real=0:01:14 mem=1714.0M) ***
[03/15 13:46:44   2044] ** GigaOpt Optimizer WNS Slack -0.563 TNS Slack -1178.904 Density 83.78
[03/15 13:46:44   2044] Placement Snapshot: Density distribution:
[03/15 13:46:44   2044] [1.00 -  +++]: 0 (0.00%)
[03/15 13:46:44   2044] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:46:44   2044] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:46:44   2044] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:46:44   2044] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:46:44   2044] [0.75 - 0.80]: 0 (0.00%)
[03/15 13:46:44   2044] [0.70 - 0.75]: 4 (0.76%)
[03/15 13:46:44   2044] [0.65 - 0.70]: 5 (0.95%)
[03/15 13:46:44   2044] [0.60 - 0.65]: 4 (0.76%)
[03/15 13:46:44   2044] [0.55 - 0.60]: 6 (1.13%)
[03/15 13:46:44   2044] [0.50 - 0.55]: 3 (0.57%)
[03/15 13:46:44   2044] [0.45 - 0.50]: 9 (1.70%)
[03/15 13:46:44   2044] [0.40 - 0.45]: 14 (2.65%)
[03/15 13:46:44   2044] [0.35 - 0.40]: 18 (3.40%)
[03/15 13:46:44   2044] [0.30 - 0.35]: 14 (2.65%)
[03/15 13:46:44   2044] [0.25 - 0.30]: 35 (6.62%)
[03/15 13:46:44   2044] [0.20 - 0.25]: 71 (13.42%)
[03/15 13:46:44   2044] [0.15 - 0.20]: 190 (35.92%)
[03/15 13:46:44   2044] [0.10 - 0.15]: 111 (20.98%)
[03/15 13:46:44   2044] [0.05 - 0.10]: 34 (6.43%)
[03/15 13:46:44   2044] [0.00 - 0.05]: 10 (1.89%)
[03/15 13:46:44   2044] Begin: Area Reclaim Optimization
[03/15 13:46:44   2044] Reclaim Optimization WNS Slack -0.563  TNS Slack -1178.904 Density 83.78
[03/15 13:46:44   2044] +----------+---------+--------+---------+------------+--------+
[03/15 13:46:44   2044] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 13:46:44   2044] +----------+---------+--------+---------+------------+--------+
[03/15 13:46:44   2044] |    83.78%|        -|  -0.563|-1178.904|   0:00:00.0| 1714.0M|
[03/15 13:46:46   2046] |    83.75%|       25|  -0.563|-1178.879|   0:00:02.0| 1714.0M|
[03/15 13:46:53   2054] |    83.24%|      887|  -0.561|-1176.160|   0:00:07.0| 1714.0M|
[03/15 13:46:54   2054] |    83.24%|        0|  -0.561|-1176.160|   0:00:01.0| 1714.0M|
[03/15 13:46:54   2054] +----------+---------+--------+---------+------------+--------+
[03/15 13:46:54   2054] Reclaim Optimization End WNS Slack -0.561  TNS Slack -1176.159 Density 83.24
[03/15 13:46:54   2054] 
[03/15 13:46:54   2054] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 22 Resize = 720 **
[03/15 13:46:54   2054] --------------------------------------------------------------
[03/15 13:46:54   2054] |                                   | Total     | Sequential |
[03/15 13:46:54   2054] --------------------------------------------------------------
[03/15 13:46:54   2054] | Num insts resized                 |     720  |       0    |
[03/15 13:46:54   2054] | Num insts undone                  |     167  |       0    |
[03/15 13:46:54   2054] | Num insts Downsized               |     720  |       0    |
[03/15 13:46:54   2054] | Num insts Samesized               |       0  |       0    |
[03/15 13:46:54   2054] | Num insts Upsized                 |       0  |       0    |
[03/15 13:46:54   2054] | Num multiple commits+uncommits    |       0  |       -    |
[03/15 13:46:54   2054] --------------------------------------------------------------
[03/15 13:46:54   2054] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:46:54   2054] Layer 7 has 815 constrained nets 
[03/15 13:46:54   2054] **** End NDR-Layer Usage Statistics ****
[03/15 13:46:54   2054] ** Finished Core Area Reclaim Optimization (cpu = 0:00:09.7) (real = 0:00:10.0) **
[03/15 13:46:54   2054] *** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1668.56M, totSessionCpu=0:34:14).
[03/15 13:46:54   2054] Placement Snapshot: Density distribution:
[03/15 13:46:54   2054] [1.00 -  +++]: 0 (0.00%)
[03/15 13:46:54   2054] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:46:54   2054] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:46:54   2054] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:46:54   2054] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:46:54   2054] [0.75 - 0.80]: 0 (0.00%)
[03/15 13:46:54   2054] [0.70 - 0.75]: 4 (0.76%)
[03/15 13:46:54   2054] [0.65 - 0.70]: 5 (0.95%)
[03/15 13:46:54   2054] [0.60 - 0.65]: 4 (0.76%)
[03/15 13:46:54   2054] [0.55 - 0.60]: 6 (1.13%)
[03/15 13:46:54   2054] [0.50 - 0.55]: 3 (0.57%)
[03/15 13:46:54   2054] [0.45 - 0.50]: 9 (1.70%)
[03/15 13:46:54   2054] [0.40 - 0.45]: 14 (2.65%)
[03/15 13:46:54   2054] [0.35 - 0.40]: 18 (3.40%)
[03/15 13:46:54   2054] [0.30 - 0.35]: 14 (2.65%)
[03/15 13:46:54   2054] [0.25 - 0.30]: 36 (6.81%)
[03/15 13:46:54   2054] [0.20 - 0.25]: 85 (16.07%)
[03/15 13:46:54   2054] [0.15 - 0.20]: 202 (38.19%)
[03/15 13:46:54   2054] [0.10 - 0.15]: 100 (18.90%)
[03/15 13:46:54   2054] [0.05 - 0.10]: 20 (3.78%)
[03/15 13:46:54   2054] [0.00 - 0.05]: 8 (1.51%)
[03/15 13:46:54   2054] *** Starting refinePlace (0:34:14 mem=1668.6M) ***
[03/15 13:46:54   2054] Total net bbox length = 5.154e+05 (2.493e+05 2.661e+05) (ext = 3.433e+04)
[03/15 13:46:54   2054] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:46:54   2054] default core: bins with density >  0.75 = 84.1 % ( 464 / 552 )
[03/15 13:46:54   2054] Density distribution unevenness ratio = 4.978%
[03/15 13:46:54   2054] RPlace IncrNP: Rollback Lev = -3
[03/15 13:46:54   2054] RPlace: Density =1.040000, incremental np is triggered.
[03/15 13:46:54   2054] nrCritNet: 1.95% ( 653 / 33444 ) cutoffSlk: -576.8ps stdDelay: 14.2ps
[03/15 13:47:04   2065] default core: bins with density >  0.75 = 83.7 % ( 462 / 552 )
[03/15 13:47:04   2065] Density distribution unevenness ratio = 4.656%
[03/15 13:47:04   2065] RPlace postIncrNP: Density = 1.040000 -> 0.965556.
[03/15 13:47:04   2065] RPlace postIncrNP Info: Density distribution changes:
[03/15 13:47:04   2065] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 13:47:04   2065] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/15 13:47:04   2065] [1.00 - 1.05] :	 7 (1.27%) -> 0 (0.00%)
[03/15 13:47:04   2065] [0.95 - 1.00] :	 27 (4.89%) -> 15 (2.72%)
[03/15 13:47:04   2065] [0.90 - 0.95] :	 95 (17.21%) -> 109 (19.75%)
[03/15 13:47:04   2065] [0.85 - 0.90] :	 199 (36.05%) -> 206 (37.32%)
[03/15 13:47:04   2065] [0.80 - 0.85] :	 93 (16.85%) -> 102 (18.48%)
[03/15 13:47:04   2065] [CPU] RefinePlace/IncrNP (cpu=0:00:10.6, real=0:00:10.0, mem=1688.2MB) @(0:34:14 - 0:34:25).
[03/15 13:47:04   2065] Move report: incrNP moves 17035 insts, mean move: 4.49 um, max move: 38.80 um
[03/15 13:47:04   2065] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7183_0): (404.00, 303.40) --> (405.00, 265.60)
[03/15 13:47:04   2065] Move report: Timing Driven Placement moves 17035 insts, mean move: 4.49 um, max move: 38.80 um
[03/15 13:47:04   2065] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7183_0): (404.00, 303.40) --> (405.00, 265.60)
[03/15 13:47:04   2065] 	Runtime: CPU: 0:00:10.6 REAL: 0:00:10.0 MEM: 1688.2MB
[03/15 13:47:04   2065] Starting refinePlace ...
[03/15 13:47:04   2065] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:47:04   2065] default core: bins with density >  0.75 = 82.6 % ( 456 / 552 )
[03/15 13:47:04   2065] Density distribution unevenness ratio = 4.654%
[03/15 13:47:05   2065]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 13:47:05   2065] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1688.2MB) @(0:34:25 - 0:34:26).
[03/15 13:47:05   2065] Move report: preRPlace moves 10446 insts, mean move: 0.67 um, max move: 7.40 um
[03/15 13:47:05   2065] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1279): (332.60, 386.20) --> (327.00, 388.00)
[03/15 13:47:05   2065] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/15 13:47:05   2065] Move report: Detail placement moves 10446 insts, mean move: 0.67 um, max move: 7.40 um
[03/15 13:47:05   2065] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1279): (332.60, 386.20) --> (327.00, 388.00)
[03/15 13:47:05   2065] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1688.2MB
[03/15 13:47:05   2065] Statistics of distance of Instance movement in refine placement:
[03/15 13:47:05   2065]   maximum (X+Y) =        38.80 um
[03/15 13:47:05   2065]   inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7183_0) with max move: (404, 303.4) -> (405, 265.6)
[03/15 13:47:05   2065]   mean    (X+Y) =         4.30 um
[03/15 13:47:05   2065] Total instances flipped for legalization: 8
[03/15 13:47:05   2065] Summary Report:
[03/15 13:47:05   2065] Instances move: 18174 (out of 31439 movable)
[03/15 13:47:05   2065] Mean displacement: 4.30 um
[03/15 13:47:05   2065] Max displacement: 38.80 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7183_0) (404, 303.4) -> (405, 265.6)
[03/15 13:47:05   2065] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 13:47:05   2065] Total instances moved : 18174
[03/15 13:47:05   2065] Total net bbox length = 5.164e+05 (2.501e+05 2.664e+05) (ext = 3.464e+04)
[03/15 13:47:05   2065] Runtime: CPU: 0:00:11.4 REAL: 0:00:11.0 MEM: 1688.2MB
[03/15 13:47:05   2065] [CPU] RefinePlace/total (cpu=0:00:11.4, real=0:00:11.0, mem=1688.2MB) @(0:34:14 - 0:34:26).
[03/15 13:47:05   2065] *** Finished refinePlace (0:34:26 mem=1688.2M) ***
[03/15 13:47:05   2066] Finished re-routing un-routed nets (0:00:00.2 1688.2M)
[03/15 13:47:05   2066] 
[03/15 13:47:07   2067] 
[03/15 13:47:07   2067] Density : 0.8324
[03/15 13:47:07   2067] Max route overflow : 0.0000
[03/15 13:47:07   2067] 
[03/15 13:47:07   2067] 
[03/15 13:47:07   2067] *** Finish Physical Update (cpu=0:00:13.8 real=0:00:13.0 mem=1688.2M) ***
[03/15 13:47:08   2068] ** GigaOpt Optimizer WNS Slack -0.596 TNS Slack -1201.722 Density 83.24
[03/15 13:47:08   2068] Skipped Place ECO bump recovery (WNS opt)
[03/15 13:47:08   2068] Optimizer WNS Pass 5
[03/15 13:47:08   2068] Active Path Group: reg2reg  
[03/15 13:47:08   2068] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:47:08   2068] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:47:08   2068] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:47:08   2068] |  -0.596|   -0.596|-1201.700|-1201.722|    83.24%|   0:00:00.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_11_/D  |
[03/15 13:47:08   2069] |  -0.584|   -0.584|-1195.089|-1195.111|    83.24%|   0:00:00.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/15 13:47:11   2071] |  -0.576|   -0.576|-1191.538|-1191.559|    83.24%|   0:00:03.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
[03/15 13:47:16   2076] |  -0.574|   -0.574|-1188.693|-1188.715|    83.25%|   0:00:05.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
[03/15 13:47:20   2080] |  -0.574|   -0.574|-1187.365|-1187.387|    83.26%|   0:00:04.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
[03/15 13:47:21   2081] |  -0.573|   -0.573|-1186.917|-1186.938|    83.26%|   0:00:01.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:47:22   2082] |  -0.573|   -0.573|-1186.189|-1186.210|    83.26%|   0:00:01.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:47:24   2084] |  -0.573|   -0.573|-1186.071|-1186.093|    83.27%|   0:00:02.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:47:25   2085] |  -0.568|   -0.568|-1186.080|-1186.101|    83.28%|   0:00:01.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:47:38   2099] |  -0.568|   -0.568|-1185.360|-1185.381|    83.29%|   0:00:13.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
[03/15 13:47:40   2101] |  -0.568|   -0.568|-1184.674|-1184.696|    83.29%|   0:00:02.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
[03/15 13:47:42   2102] |  -0.566|   -0.566|-1183.766|-1183.788|    83.34%|   0:00:02.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:47:48   2109] |  -0.566|   -0.566|-1182.911|-1182.932|    83.35%|   0:00:06.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:47:50   2111] |  -0.566|   -0.566|-1182.819|-1182.840|    83.35%|   0:00:02.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:47:51   2111] |  -0.566|   -0.566|-1182.812|-1182.834|    83.35%|   0:00:01.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:47:52   2113] |  -0.565|   -0.565|-1182.525|-1182.546|    83.39%|   0:00:01.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
[03/15 13:47:58   2118] |  -0.562|   -0.562|-1181.207|-1181.228|    83.40%|   0:00:06.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 13:48:24   2144] |  -0.562|   -0.562|-1179.946|-1179.968|    83.42%|   0:00:26.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
[03/15 13:48:27   2148] |  -0.562|   -0.562|-1179.879|-1179.900|    83.44%|   0:00:03.0| 1688.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
[03/15 13:48:28   2148] |  -0.562|   -0.562|-1179.604|-1179.626|    83.44%|   0:00:01.0| 1675.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
[03/15 13:48:32   2152] |  -0.561|   -0.561|-1178.217|-1178.238|    83.53%|   0:00:04.0| 1675.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:48:36   2156] |  -0.561|   -0.561|-1176.663|-1176.685|    83.58%|   0:00:04.0| 1685.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:48:36   2156] |  -0.561|   -0.561|-1176.634|-1176.656|    83.58%|   0:00:00.0| 1685.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:48:36   2157] |  -0.561|   -0.561|-1176.575|-1176.597|    83.58%|   0:00:00.0| 1685.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:48:36   2157] |  -0.561|   -0.561|-1176.552|-1176.573|    83.59%|   0:00:00.0| 1685.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:48:38   2159] |  -0.562|   -0.562|-1176.281|-1176.303|    83.63%|   0:00:02.0| 1685.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:48:39   2159] |  -0.562|   -0.562|-1176.213|-1176.235|    83.67%|   0:00:01.0| 1685.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:48:39   2160] Analyzing useful skew in preCTS mode ...
[03/15 13:48:39   2160] skewClock did not found any end points to delay or to advance
[03/15 13:48:39   2160]  ** Useful skew failure reasons **
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] skewClock did not found any end points to delay or to advance
[03/15 13:48:39   2160]  ** Useful skew failure reasons **
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] skewClock did not found any end points to delay or to advance
[03/15 13:48:39   2160]  ** Useful skew failure reasons **
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 13:48:39   2160] skewClock did not found any end points to delay or to advance
[03/15 13:48:40   2160] |  -0.562|   -0.562|-1176.164|-1176.186|    83.68%|   0:00:01.0| 1685.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:48:40   2160] |  -0.562|   -0.562|-1176.111|-1176.133|    83.68%|   0:00:00.0| 1685.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:48:40   2160] |  -0.562|   -0.562|-1176.111|-1176.133|    83.68%|   0:00:00.0| 1685.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:48:40   2160] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:48:40   2160] 
[03/15 13:48:40   2160] *** Finish Core Optimize Step (cpu=0:01:32 real=0:01:32 mem=1685.4M) ***
[03/15 13:48:40   2160] Active Path Group: default 
[03/15 13:48:40   2160] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:48:40   2160] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:48:40   2160] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:48:40   2160] |  -0.022|   -0.562|  -0.022|-1176.133|    83.68%|   0:00:00.0| 1685.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_100_/D                     |
[03/15 13:48:40   2160] |   0.008|   -0.562|   0.000|-1176.111|    83.68%|   0:00:00.0| 1685.4M|   WC_VIEW|  default| qmem_instance/memory1_reg_8_/D                     |
[03/15 13:48:40   2161] |   0.015|   -0.562|   0.000|-1176.111|    83.68%|   0:00:00.0| 1723.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_43_/D                      |
[03/15 13:48:40   2161] |   0.015|   -0.562|   0.000|-1176.111|    83.68%|   0:00:00.0| 1723.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_43_/D                      |
[03/15 13:48:40   2161] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:48:40   2161] 
[03/15 13:48:40   2161] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1723.6M) ***
[03/15 13:48:40   2161] 
[03/15 13:48:40   2161] *** Finished Optimize Step Cumulative (cpu=0:01:32 real=0:01:32 mem=1723.6M) ***
[03/15 13:48:40   2161] ** GigaOpt Optimizer WNS Slack -0.562 TNS Slack -1176.111 Density 83.68
[03/15 13:48:40   2161] Placement Snapshot: Density distribution:
[03/15 13:48:40   2161] [1.00 -  +++]: 0 (0.00%)
[03/15 13:48:40   2161] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:48:40   2161] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:48:40   2161] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:48:40   2161] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:48:40   2161] [0.75 - 0.80]: 0 (0.00%)
[03/15 13:48:40   2161] [0.70 - 0.75]: 4 (0.76%)
[03/15 13:48:40   2161] [0.65 - 0.70]: 5 (0.95%)
[03/15 13:48:40   2161] [0.60 - 0.65]: 4 (0.76%)
[03/15 13:48:40   2161] [0.55 - 0.60]: 5 (0.95%)
[03/15 13:48:40   2161] [0.50 - 0.55]: 2 (0.38%)
[03/15 13:48:40   2161] [0.45 - 0.50]: 10 (1.89%)
[03/15 13:48:40   2161] [0.40 - 0.45]: 12 (2.27%)
[03/15 13:48:40   2161] [0.35 - 0.40]: 14 (2.65%)
[03/15 13:48:40   2161] [0.30 - 0.35]: 16 (3.02%)
[03/15 13:48:40   2161] [0.25 - 0.30]: 25 (4.73%)
[03/15 13:48:40   2161] [0.20 - 0.25]: 90 (17.01%)
[03/15 13:48:40   2161] [0.15 - 0.20]: 196 (37.05%)
[03/15 13:48:40   2161] [0.10 - 0.15]: 117 (22.12%)
[03/15 13:48:40   2161] [0.05 - 0.10]: 25 (4.73%)
[03/15 13:48:40   2161] [0.00 - 0.05]: 3 (0.57%)
[03/15 13:48:40   2161] Begin: Area Reclaim Optimization
[03/15 13:48:40   2161] Reclaim Optimization WNS Slack -0.562  TNS Slack -1176.111 Density 83.68
[03/15 13:48:40   2161] +----------+---------+--------+---------+------------+--------+
[03/15 13:48:40   2161] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 13:48:40   2161] +----------+---------+--------+---------+------------+--------+
[03/15 13:48:40   2161] |    83.68%|        -|  -0.562|-1176.111|   0:00:00.0| 1723.6M|
[03/15 13:48:42   2162] |    83.65%|       29|  -0.562|-1175.518|   0:00:02.0| 1723.6M|
[03/15 13:48:49   2169] |    83.31%|      590|  -0.560|-1173.948|   0:00:07.0| 1723.6M|
[03/15 13:48:49   2169] |    83.31%|        0|  -0.560|-1173.948|   0:00:00.0| 1723.6M|
[03/15 13:48:49   2169] +----------+---------+--------+---------+------------+--------+
[03/15 13:48:49   2169] Reclaim Optimization End WNS Slack -0.560  TNS Slack -1173.948 Density 83.31
[03/15 13:48:49   2169] 
[03/15 13:48:49   2169] ** Summary: Restruct = 0 Buffer Deletion = 14 Declone = 18 Resize = 432 **
[03/15 13:48:49   2169] --------------------------------------------------------------
[03/15 13:48:49   2169] |                                   | Total     | Sequential |
[03/15 13:48:49   2169] --------------------------------------------------------------
[03/15 13:48:49   2169] | Num insts resized                 |     432  |       0    |
[03/15 13:48:49   2169] | Num insts undone                  |     158  |       0    |
[03/15 13:48:49   2169] | Num insts Downsized               |     432  |       0    |
[03/15 13:48:49   2169] | Num insts Samesized               |       0  |       0    |
[03/15 13:48:49   2169] | Num insts Upsized                 |       0  |       0    |
[03/15 13:48:49   2169] | Num multiple commits+uncommits    |       0  |       -    |
[03/15 13:48:49   2169] --------------------------------------------------------------
[03/15 13:48:49   2169] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:48:49   2169] Layer 7 has 822 constrained nets 
[03/15 13:48:49   2169] **** End NDR-Layer Usage Statistics ****
[03/15 13:48:49   2169] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.5) (real = 0:00:09.0) **
[03/15 13:48:49   2169] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:09, mem=1678.10M, totSessionCpu=0:36:10).
[03/15 13:48:49   2169] Placement Snapshot: Density distribution:
[03/15 13:48:49   2169] [1.00 -  +++]: 0 (0.00%)
[03/15 13:48:49   2169] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:48:49   2169] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:48:49   2169] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:48:49   2169] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:48:49   2169] [0.75 - 0.80]: 0 (0.00%)
[03/15 13:48:49   2169] [0.70 - 0.75]: 4 (0.76%)
[03/15 13:48:49   2169] [0.65 - 0.70]: 5 (0.95%)
[03/15 13:48:49   2169] [0.60 - 0.65]: 4 (0.76%)
[03/15 13:48:49   2169] [0.55 - 0.60]: 5 (0.95%)
[03/15 13:48:49   2169] [0.50 - 0.55]: 2 (0.38%)
[03/15 13:48:49   2169] [0.45 - 0.50]: 10 (1.89%)
[03/15 13:48:49   2169] [0.40 - 0.45]: 12 (2.27%)
[03/15 13:48:49   2169] [0.35 - 0.40]: 16 (3.02%)
[03/15 13:48:49   2169] [0.30 - 0.35]: 14 (2.65%)
[03/15 13:48:49   2169] [0.25 - 0.30]: 27 (5.10%)
[03/15 13:48:49   2169] [0.20 - 0.25]: 99 (18.71%)
[03/15 13:48:49   2169] [0.15 - 0.20]: 207 (39.13%)
[03/15 13:48:49   2169] [0.10 - 0.15]: 107 (20.23%)
[03/15 13:48:49   2169] [0.05 - 0.10]: 15 (2.84%)
[03/15 13:48:49   2169] [0.00 - 0.05]: 1 (0.19%)
[03/15 13:48:49   2169] *** Starting refinePlace (0:36:10 mem=1678.1M) ***
[03/15 13:48:49   2169] Total net bbox length = 5.175e+05 (2.507e+05 2.668e+05) (ext = 3.464e+04)
[03/15 13:48:49   2169] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:48:49   2169] default core: bins with density >  0.75 = 84.4 % ( 466 / 552 )
[03/15 13:48:49   2169] Density distribution unevenness ratio = 4.670%
[03/15 13:48:49   2169] RPlace IncrNP: Rollback Lev = -3
[03/15 13:48:49   2169] RPlace: Density =1.010000, incremental np is triggered.
[03/15 13:48:49   2170] nrCritNet: 1.98% ( 666 / 33555 ) cutoffSlk: -574.1ps stdDelay: 14.2ps
[03/15 13:48:52   2173] default core: bins with density >  0.75 =   85 % ( 469 / 552 )
[03/15 13:48:52   2173] Density distribution unevenness ratio = 4.634%
[03/15 13:48:52   2173] RPlace postIncrNP: Density = 1.010000 -> 0.993333.
[03/15 13:48:52   2173] RPlace postIncrNP Info: Density distribution changes:
[03/15 13:48:52   2173] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 13:48:52   2173] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/15 13:48:52   2173] [1.00 - 1.05] :	 2 (0.36%) -> 0 (0.00%)
[03/15 13:48:52   2173] [0.95 - 1.00] :	 15 (2.72%) -> 12 (2.17%)
[03/15 13:48:52   2173] [0.90 - 0.95] :	 99 (17.93%) -> 102 (18.48%)
[03/15 13:48:52   2173] [0.85 - 0.90] :	 215 (38.95%) -> 222 (40.22%)
[03/15 13:48:52   2173] [0.80 - 0.85] :	 101 (18.30%) -> 98 (17.75%)
[03/15 13:48:52   2173] [CPU] RefinePlace/IncrNP (cpu=0:00:03.6, real=0:00:03.0, mem=1692.4MB) @(0:36:10 - 0:36:13).
[03/15 13:48:52   2173] Move report: incrNP moves 7116 insts, mean move: 2.76 um, max move: 26.40 um
[03/15 13:48:52   2173] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7339_0): (244.80, 301.60) --> (255.00, 285.40)
[03/15 13:48:52   2173] Move report: Timing Driven Placement moves 7116 insts, mean move: 2.76 um, max move: 26.40 um
[03/15 13:48:52   2173] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7339_0): (244.80, 301.60) --> (255.00, 285.40)
[03/15 13:48:52   2173] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 1692.4MB
[03/15 13:48:52   2173] Starting refinePlace ...
[03/15 13:48:52   2173] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:48:53   2173] default core: bins with density >  0.75 = 82.8 % ( 457 / 552 )
[03/15 13:48:53   2173] Density distribution unevenness ratio = 4.628%
[03/15 13:48:53   2174]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 13:48:53   2174] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1692.4MB) @(0:36:13 - 0:36:14).
[03/15 13:48:53   2174] Move report: preRPlace moves 5382 insts, mean move: 0.69 um, max move: 5.00 um
[03/15 13:48:53   2174] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U976): (293.80, 253.00) --> (295.20, 249.40)
[03/15 13:48:53   2174] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/15 13:48:53   2174] wireLenOptFixPriorityInst 0 inst fixed
[03/15 13:48:53   2174] Placement tweakage begins.
[03/15 13:48:53   2174] wire length = 6.376e+05
[03/15 13:48:55   2176] wire length = 6.102e+05
[03/15 13:48:55   2176] Placement tweakage ends.
[03/15 13:48:55   2176] Move report: tweak moves 5446 insts, mean move: 2.07 um, max move: 9.20 um
[03/15 13:48:55   2176] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U393): (109.80, 247.60) --> (100.60, 247.60)
[03/15 13:48:55   2176] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=1700.8MB) @(0:36:14 - 0:36:16).
[03/15 13:48:56   2176] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:48:56   2176] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1700.8MB) @(0:36:16 - 0:36:17).
[03/15 13:48:56   2176] Move report: Detail placement moves 9425 insts, mean move: 1.48 um, max move: 9.00 um
[03/15 13:48:56   2176] 	Max move on inst (mac_array_instance/FE_OFC1403_q_temp_214_): (187.00, 220.60) --> (179.80, 222.40)
[03/15 13:48:56   2176] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1700.8MB
[03/15 13:48:56   2176] Statistics of distance of Instance movement in refine placement:
[03/15 13:48:56   2176]   maximum (X+Y) =        25.20 um
[03/15 13:48:56   2176]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7339_0) with max move: (244.8, 301.6) -> (253.8, 285.4)
[03/15 13:48:56   2176]   mean    (X+Y) =         2.52 um
[03/15 13:48:56   2176] Total instances flipped for WireLenOpt: 1776
[03/15 13:48:56   2176] Total instances flipped, including legalization: 11044
[03/15 13:48:56   2176] Summary Report:
[03/15 13:48:56   2176] Instances move: 11901 (out of 31552 movable)
[03/15 13:48:56   2176] Mean displacement: 2.52 um
[03/15 13:48:56   2176] Max displacement: 25.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7339_0) (244.8, 301.6) -> (253.8, 285.4)
[03/15 13:48:56   2176] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
[03/15 13:48:56   2176] Total instances moved : 11901
[03/15 13:48:56   2176] Total net bbox length = 4.937e+05 (2.267e+05 2.670e+05) (ext = 3.463e+04)
[03/15 13:48:56   2176] Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 1700.8MB
[03/15 13:48:56   2176] [CPU] RefinePlace/total (cpu=0:00:06.9, real=0:00:07.0, mem=1700.8MB) @(0:36:10 - 0:36:17).
[03/15 13:48:56   2176] *** Finished refinePlace (0:36:17 mem=1700.8M) ***
[03/15 13:48:56   2176] Finished re-routing un-routed nets (0:00:00.1 1700.8M)
[03/15 13:48:56   2176] 
[03/15 13:48:57   2177] 
[03/15 13:48:57   2177] Density : 0.8331
[03/15 13:48:57   2177] Max route overflow : 0.0000
[03/15 13:48:57   2177] 
[03/15 13:48:57   2177] 
[03/15 13:48:57   2177] *** Finish Physical Update (cpu=0:00:08.2 real=0:00:08.0 mem=1700.8M) ***
[03/15 13:48:57   2178] ** GigaOpt Optimizer WNS Slack -0.578 TNS Slack -1180.479 Density 83.31
[03/15 13:48:57   2178] Recovering Place ECO bump
[03/15 13:48:57   2178] Active Path Group: reg2reg  
[03/15 13:48:57   2178] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:48:57   2178] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:48:57   2178] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:48:57   2178] |  -0.578|   -0.578|-1180.479|-1180.479|    83.31%|   0:00:00.0| 1700.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:49:01   2182] |  -0.572|   -0.572|-1179.793|-1179.793|    83.30%|   0:00:04.0| 1700.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:49:02   2182] |  -0.572|   -0.572|-1179.788|-1179.788|    83.30%|   0:00:01.0| 1700.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:49:02   2182] |  -0.572|   -0.572|-1179.621|-1179.621|    83.30%|   0:00:00.0| 1700.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:49:02   2183] |  -0.572|   -0.572|-1179.621|-1179.621|    83.30%|   0:00:00.0| 1700.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:49:02   2183] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:49:02   2183] 
[03/15 13:49:02   2183] *** Finish Core Optimize Step (cpu=0:00:04.7 real=0:00:05.0 mem=1700.8M) ***
[03/15 13:49:02   2183] Active Path Group: default 
[03/15 13:49:02   2183] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:49:02   2183] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:49:02   2183] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:49:02   2183] |   0.011|   -0.572|   0.000|-1179.621|    83.30%|   0:00:00.0| 1700.8M|   WC_VIEW|  default| psum_mem_instance/memory1_reg_54_/D                |
[03/15 13:49:03   2184] |   0.018|   -0.572|   0.000|-1179.621|    83.31%|   0:00:01.0| 1739.0M|   WC_VIEW|  default| qmem_instance/memory4_reg_57_/D                    |
[03/15 13:49:03   2184] |   0.018|   -0.572|   0.000|-1179.621|    83.31%|   0:00:00.0| 1739.0M|   WC_VIEW|  default| qmem_instance/memory4_reg_57_/D                    |
[03/15 13:49:03   2184] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:49:03   2184] 
[03/15 13:49:03   2184] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1739.0M) ***
[03/15 13:49:03   2184] 
[03/15 13:49:03   2184] *** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=1739.0M) ***
[03/15 13:49:03   2184] *** Starting refinePlace (0:36:24 mem=1739.0M) ***
[03/15 13:49:03   2184] Total net bbox length = 4.939e+05 (2.268e+05 2.671e+05) (ext = 3.463e+04)
[03/15 13:49:03   2184] Starting refinePlace ...
[03/15 13:49:03   2184] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:49:03   2184] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:49:03   2184] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1739.0MB) @(0:36:24 - 0:36:25).
[03/15 13:49:03   2184] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:49:03   2184] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1739.0MB
[03/15 13:49:03   2184] Statistics of distance of Instance movement in refine placement:
[03/15 13:49:03   2184]   maximum (X+Y) =         0.00 um
[03/15 13:49:03   2184]   mean    (X+Y) =         0.00 um
[03/15 13:49:03   2184] Summary Report:
[03/15 13:49:03   2184] Instances move: 0 (out of 31555 movable)
[03/15 13:49:03   2184] Mean displacement: 0.00 um
[03/15 13:49:03   2184] Max displacement: 0.00 um 
[03/15 13:49:03   2184] Total instances moved : 0
[03/15 13:49:03   2184] Total net bbox length = 4.939e+05 (2.268e+05 2.671e+05) (ext = 3.463e+04)
[03/15 13:49:03   2184] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1739.0MB
[03/15 13:49:03   2184] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1739.0MB) @(0:36:24 - 0:36:25).
[03/15 13:49:03   2184] *** Finished refinePlace (0:36:25 mem=1739.0M) ***
[03/15 13:49:04   2184] Finished re-routing un-routed nets (0:00:00.0 1739.0M)
[03/15 13:49:04   2184] 
[03/15 13:49:04   2184] 
[03/15 13:49:04   2184] Density : 0.8331
[03/15 13:49:04   2184] Max route overflow : 0.0000
[03/15 13:49:04   2184] 
[03/15 13:49:04   2184] 
[03/15 13:49:04   2184] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1739.0M) ***
[03/15 13:49:04   2185] ** GigaOpt Optimizer WNS Slack -0.572 TNS Slack -1179.621 Density 83.31
[03/15 13:49:04   2185] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:49:04   2185] Layer 7 has 825 constrained nets 
[03/15 13:49:04   2185] **** End NDR-Layer Usage Statistics ****
[03/15 13:49:04   2185] 
[03/15 13:49:04   2185] *** Finish pre-CTS Setup Fixing (cpu=0:24:20 real=0:24:19 mem=1739.0M) ***
[03/15 13:49:04   2185] 
[03/15 13:49:04   2185] End: GigaOpt Optimization in WNS mode
[03/15 13:49:04   2185] *** Timing NOT met, worst failing slack is -0.572
[03/15 13:49:04   2185] *** Check timing (0:00:00.0)
[03/15 13:49:04   2185] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:49:04   2185] optDesignOneStep: Leakage Power Flow
[03/15 13:49:04   2185] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 13:49:04   2185] Begin: GigaOpt Optimization in TNS mode
[03/15 13:49:04   2185] Info: 1 clock net  excluded from IPO operation.
[03/15 13:49:04   2185] PhyDesignGrid: maxLocalDensity 0.95
[03/15 13:49:04   2185] #spOpts: N=65 
[03/15 13:49:08   2188] *info: 1 clock net excluded
[03/15 13:49:08   2188] *info: 2 special nets excluded.
[03/15 13:49:08   2188] *info: 111 no-driver nets excluded.
[03/15 13:49:09   2189] ** GigaOpt Optimizer WNS Slack -0.572 TNS Slack -1179.621 Density 83.31
[03/15 13:49:09   2189] Optimizer TNS Opt
[03/15 13:49:09   2190] Active Path Group: reg2reg  
[03/15 13:49:09   2190] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:49:09   2190] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:49:09   2190] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:49:09   2190] |  -0.572|   -0.572|-1179.621|-1179.621|    83.31%|   0:00:00.0| 1659.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:49:32   2212] |  -0.566|   -0.566|-1173.263|-1173.263|    83.35%|   0:00:23.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:49:58   2239] |  -0.566|   -0.566|-1170.557|-1170.557|    83.38%|   0:00:26.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:49:59   2240] |  -0.566|   -0.566|-1170.389|-1170.389|    83.39%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 13:50:08   2249] |  -0.565|   -0.565|-1168.931|-1168.931|    83.48%|   0:00:09.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:50:23   2264] |  -0.563|   -0.563|-1167.754|-1167.754|    83.50%|   0:00:15.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:50:36   2277] |  -0.563|   -0.563|-1167.347|-1167.347|    83.53%|   0:00:13.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:50:38   2279] |  -0.563|   -0.563|-1167.328|-1167.328|    83.53%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:50:41   2282] |  -0.563|   -0.563|-1166.607|-1166.607|    83.60%|   0:00:03.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:50:41   2282] |  -0.563|   -0.563|-1166.541|-1166.541|    83.61%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:50:45   2286] |  -0.563|   -0.563|-1165.781|-1165.781|    83.61%|   0:00:04.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:50:48   2289] |  -0.563|   -0.563|-1165.295|-1165.295|    83.64%|   0:00:03.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:50:48   2289] |  -0.563|   -0.563|-1165.287|-1165.287|    83.64%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:51:25   2326] |  -0.563|   -0.563|-1159.214|-1159.214|    83.72%|   0:00:37.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:51:27   2328] |  -0.563|   -0.563|-1159.020|-1159.020|    83.73%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 13:51:36   2337] |  -0.563|   -0.563|-1158.022|-1158.022|    83.78%|   0:00:09.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
[03/15 13:51:37   2338] |  -0.563|   -0.563|-1157.867|-1157.867|    83.80%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
[03/15 13:51:45   2346] |  -0.563|   -0.563|-1156.877|-1156.877|    83.81%|   0:00:08.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
[03/15 13:51:45   2346] |  -0.563|   -0.563|-1156.868|-1156.868|    83.81%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
[03/15 13:51:49   2350] |  -0.563|   -0.563|-1156.558|-1156.558|    83.84%|   0:00:04.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
[03/15 13:51:49   2350] |  -0.563|   -0.563|-1156.349|-1156.349|    83.84%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
[03/15 13:52:20   2380] |  -0.563|   -0.563|-1155.446|-1155.446|    83.86%|   0:00:31.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
[03/15 13:52:20   2381] |  -0.563|   -0.563|-1155.323|-1155.323|    83.86%|   0:00:00.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
[03/15 13:52:25   2386] |  -0.563|   -0.563|-1153.849|-1153.849|    83.89%|   0:00:05.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
[03/15 13:52:26   2387] |  -0.563|   -0.563|-1153.804|-1153.804|    83.90%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
[03/15 13:52:27   2388] |  -0.563|   -0.563|-1153.649|-1153.649|    83.91%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
[03/15 13:52:27   2388] |  -0.563|   -0.563|-1153.629|-1153.629|    83.92%|   0:00:00.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/15 13:52:28   2389] |  -0.563|   -0.563|-1153.606|-1153.606|    83.92%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/15 13:52:29   2389] |  -0.563|   -0.563|-1153.448|-1153.448|    83.92%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/15 13:52:29   2390] |  -0.563|   -0.563|-1153.416|-1153.416|    83.92%|   0:00:00.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/15 13:52:29   2390] |  -0.563|   -0.563|-1153.409|-1153.409|    83.92%|   0:00:00.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/15 13:52:36   2397] |  -0.563|   -0.563|-1151.076|-1151.076|    83.93%|   0:00:07.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_17_/D   |
[03/15 13:52:36   2397] |  -0.563|   -0.563|-1150.038|-1150.038|    83.94%|   0:00:00.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_17_/D   |
[03/15 13:52:37   2398] |  -0.563|   -0.563|-1149.734|-1149.734|    83.96%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 13:52:38   2399] |  -0.563|   -0.563|-1149.599|-1149.599|    83.97%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/15 13:52:39   2400] |  -0.563|   -0.563|-1149.505|-1149.505|    83.98%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
[03/15 13:52:40   2400] |  -0.563|   -0.563|-1148.491|-1148.491|    83.98%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 13:52:40   2401] |  -0.563|   -0.563|-1148.328|-1148.328|    84.01%|   0:00:00.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/15 13:52:41   2402] |  -0.563|   -0.563|-1148.271|-1148.271|    84.01%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/15 13:52:42   2402] |  -0.563|   -0.563|-1148.256|-1148.256|    84.01%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/15 13:52:42   2403] |  -0.563|   -0.563|-1148.242|-1148.242|    84.03%|   0:00:00.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/15 13:52:46   2407] |  -0.563|   -0.563|-1146.918|-1146.918|    84.05%|   0:00:04.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_17_/D  |
[03/15 13:52:48   2409] |  -0.563|   -0.563|-1146.400|-1146.400|    84.09%|   0:00:02.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
[03/15 13:52:49   2410] |  -0.563|   -0.563|-1146.108|-1146.108|    84.09%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
[03/15 13:52:50   2411] |  -0.563|   -0.563|-1145.839|-1145.839|    84.10%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
[03/15 13:52:50   2411] |  -0.563|   -0.563|-1145.654|-1145.654|    84.14%|   0:00:00.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
[03/15 13:52:51   2412] |  -0.563|   -0.563|-1145.530|-1145.530|    84.14%|   0:00:01.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
[03/15 13:52:51   2412] |  -0.563|   -0.563|-1145.382|-1145.382|    84.16%|   0:00:00.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
[03/15 13:52:54   2415] |  -0.563|   -0.563|-1143.370|-1143.370|    84.17%|   0:00:03.0| 1682.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_10_/D   |
[03/15 13:52:55   2416] |  -0.563|   -0.563|-1143.044|-1143.044|    84.18%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/15 13:52:56   2417] |  -0.563|   -0.563|-1142.621|-1142.621|    84.18%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/15 13:52:56   2417] |  -0.563|   -0.563|-1142.297|-1142.297|    84.20%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/15 13:52:56   2417] |  -0.563|   -0.563|-1142.290|-1142.290|    84.21%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/15 13:52:59   2420] |  -0.563|   -0.563|-1141.507|-1141.507|    84.25%|   0:00:03.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
[03/15 13:53:00   2420] |  -0.563|   -0.563|-1141.453|-1141.453|    84.25%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/15 13:53:02   2422] |  -0.563|   -0.563|-1140.943|-1140.943|    84.25%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
[03/15 13:53:03   2423] |  -0.563|   -0.563|-1140.936|-1140.936|    84.28%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
[03/15 13:53:04   2425] |  -0.563|   -0.563|-1138.577|-1138.577|    84.28%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
[03/15 13:53:06   2426] |  -0.563|   -0.563|-1138.481|-1138.481|    84.28%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D    |
[03/15 13:53:07   2428] |  -0.563|   -0.563|-1137.431|-1137.431|    84.29%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
[03/15 13:53:08   2429] |  -0.563|   -0.563|-1137.216|-1137.216|    84.29%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
[03/15 13:53:08   2429] |  -0.563|   -0.563|-1137.200|-1137.200|    84.29%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
[03/15 13:53:08   2429] |  -0.563|   -0.563|-1136.680|-1136.680|    84.32%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
[03/15 13:53:10   2431] |  -0.563|   -0.563|-1136.656|-1136.656|    84.32%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_11_/D  |
[03/15 13:53:12   2433] |  -0.563|   -0.563|-1136.656|-1136.656|    84.34%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
[03/15 13:53:12   2433] |  -0.563|   -0.563|-1136.609|-1136.609|    84.35%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
[03/15 13:53:12   2433] |  -0.563|   -0.563|-1136.598|-1136.598|    84.35%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
[03/15 13:53:13   2433] |  -0.563|   -0.563|-1136.566|-1136.566|    84.35%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
[03/15 13:53:14   2435] |  -0.563|   -0.563|-1134.758|-1134.758|    84.37%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
[03/15 13:53:15   2435] |  -0.563|   -0.563|-1134.534|-1134.534|    84.37%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
[03/15 13:53:15   2436] |  -0.563|   -0.563|-1134.271|-1134.271|    84.39%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_8_/D   |
[03/15 13:53:15   2436] |  -0.563|   -0.563|-1133.770|-1133.770|    84.39%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
[03/15 13:53:17   2438] |  -0.563|   -0.563|-1131.298|-1131.298|    84.40%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_8_/D    |
[03/15 13:53:19   2440] |  -0.563|   -0.563|-1130.545|-1130.545|    84.41%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_8_/D    |
[03/15 13:53:20   2440] |  -0.563|   -0.563|-1130.490|-1130.490|    84.41%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
[03/15 13:53:20   2441] |  -0.563|   -0.563|-1130.485|-1130.485|    84.41%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
[03/15 13:53:21   2442] |  -0.563|   -0.563|-1129.199|-1129.199|    84.41%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
[03/15 13:53:23   2443] |  -0.563|   -0.563|-1127.877|-1127.877|    84.42%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
[03/15 13:53:23   2444] |  -0.563|   -0.563|-1127.855|-1127.855|    84.42%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
[03/15 13:53:24   2444] |  -0.563|   -0.563|-1125.677|-1125.677|    84.43%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/15 13:53:24   2445] |  -0.563|   -0.563|-1125.246|-1125.246|    84.43%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/15 13:53:24   2445] |  -0.563|   -0.563|-1124.680|-1124.680|    84.43%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_6_/D    |
[03/15 13:53:25   2445] |  -0.563|   -0.563|-1124.143|-1124.143|    84.43%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_8_/D    |
[03/15 13:53:25   2446] |  -0.563|   -0.563|-1123.449|-1123.449|    84.43%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_8_/D    |
[03/15 13:53:25   2446] |  -0.563|   -0.563|-1123.358|-1123.358|    84.43%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/15 13:53:25   2446] |  -0.563|   -0.563|-1123.220|-1123.220|    84.44%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_7_/D   |
[03/15 13:53:26   2446] |  -0.563|   -0.563|-1122.270|-1122.270|    84.45%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/15 13:53:26   2447] |  -0.563|   -0.563|-1121.693|-1121.693|    84.45%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/15 13:53:26   2447] |  -0.563|   -0.563|-1121.569|-1121.569|    84.45%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/15 13:53:28   2449] |  -0.563|   -0.563|-1121.305|-1121.305|    84.46%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
[03/15 13:53:28   2449] |  -0.563|   -0.563|-1121.152|-1121.152|    84.46%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_4_/D   |
[03/15 13:53:29   2450] |  -0.563|   -0.563|-1119.811|-1119.811|    84.47%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D   |
[03/15 13:53:30   2450] |  -0.563|   -0.563|-1119.807|-1119.807|    84.48%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D   |
[03/15 13:53:30   2451] |  -0.563|   -0.563|-1119.498|-1119.498|    84.50%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
[03/15 13:53:30   2451] |  -0.563|   -0.563|-1119.421|-1119.421|    84.50%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D   |
[03/15 13:53:31   2452] |  -0.563|   -0.563|-1119.359|-1119.359|    84.50%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D   |
[03/15 13:53:31   2452] |  -0.563|   -0.563|-1119.226|-1119.226|    84.51%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D   |
[03/15 13:53:32   2453] |  -0.563|   -0.563|-1118.396|-1118.396|    84.52%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_7_/D    |
[03/15 13:53:34   2455] |  -0.563|   -0.563|-1117.857|-1117.857|    84.52%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/15 13:53:34   2455] |  -0.563|   -0.563|-1116.517|-1116.517|    84.52%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_/D    |
[03/15 13:53:35   2456] |  -0.563|   -0.563|-1116.490|-1116.490|    84.52%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_/D    |
[03/15 13:53:35   2456] |  -0.563|   -0.563|-1116.480|-1116.480|    84.52%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_/D    |
[03/15 13:53:35   2456] |  -0.563|   -0.563|-1116.283|-1116.283|    84.53%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_/D    |
[03/15 13:53:37   2458] |  -0.563|   -0.563|-1115.045|-1115.045|    84.55%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/15 13:53:38   2459] |  -0.563|   -0.563|-1114.258|-1114.258|    84.55%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_6_/D   |
[03/15 13:53:38   2459] |  -0.563|   -0.563|-1114.096|-1114.096|    84.55%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_6_/D   |
[03/15 13:53:39   2459] |  -0.563|   -0.563|-1114.011|-1114.011|    84.55%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_6_/D   |
[03/15 13:53:39   2460] |  -0.563|   -0.563|-1113.924|-1113.924|    84.56%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
[03/15 13:53:39   2460] |  -0.563|   -0.563|-1113.800|-1113.800|    84.56%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
[03/15 13:53:41   2462] |  -0.563|   -0.563|-1108.886|-1108.886|    84.60%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_/D    |
[03/15 13:53:41   2462] |  -0.563|   -0.563|-1108.388|-1108.388|    84.60%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_7_/D   |
[03/15 13:53:42   2463] |  -0.563|   -0.563|-1108.256|-1108.256|    84.60%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_7_/D   |
[03/15 13:53:42   2463] |  -0.563|   -0.563|-1108.144|-1108.144|    84.61%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_7_/D    |
[03/15 13:53:43   2464] |  -0.563|   -0.563|-1106.815|-1106.815|    84.61%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
[03/15 13:53:44   2465] |  -0.563|   -0.563|-1106.570|-1106.570|    84.61%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
[03/15 13:53:45   2465] |  -0.563|   -0.563|-1106.558|-1106.558|    84.61%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
[03/15 13:53:45   2466] |  -0.563|   -0.563|-1106.490|-1106.490|    84.62%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_6_/D    |
[03/15 13:53:45   2466] |  -0.563|   -0.563|-1105.136|-1105.136|    84.63%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_6_/D    |
[03/15 13:53:45   2466] |  -0.563|   -0.563|-1105.129|-1105.129|    84.63%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
[03/15 13:53:46   2466] |  -0.563|   -0.563|-1104.993|-1104.993|    84.63%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
[03/15 13:53:46   2466] |  -0.563|   -0.563|-1104.986|-1104.986|    84.63%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_5_/D   |
[03/15 13:53:47   2468] |  -0.563|   -0.563|-1104.571|-1104.571|    84.63%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_6_/D   |
[03/15 13:53:48   2469] |  -0.563|   -0.563|-1102.937|-1102.937|    84.64%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
[03/15 13:53:49   2470] |  -0.563|   -0.563|-1102.102|-1102.102|    84.65%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
[03/15 13:53:50   2471] |  -0.563|   -0.563|-1102.035|-1102.035|    84.65%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
[03/15 13:53:50   2471] |  -0.563|   -0.563|-1101.966|-1101.966|    84.65%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
[03/15 13:53:50   2471] |  -0.563|   -0.563|-1101.666|-1101.666|    84.66%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
[03/15 13:53:51   2472] |  -0.563|   -0.563|-1100.210|-1100.210|    84.67%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/15 13:53:52   2473] |  -0.563|   -0.563|-1098.319|-1098.319|    84.67%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/15 13:53:52   2473] |  -0.563|   -0.563|-1097.963|-1097.963|    84.68%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/15 13:53:52   2473] |  -0.563|   -0.563|-1097.152|-1097.152|    84.68%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
[03/15 13:53:52   2473] |  -0.563|   -0.563|-1097.049|-1097.049|    84.68%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
[03/15 13:53:53   2474] |  -0.563|   -0.563|-1096.894|-1096.894|    84.68%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
[03/15 13:53:53   2474] |  -0.563|   -0.563|-1096.744|-1096.744|    84.68%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_5_/D   |
[03/15 13:53:54   2475] |  -0.563|   -0.563|-1096.589|-1096.589|    84.68%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
[03/15 13:53:55   2476] |  -0.563|   -0.563|-1095.725|-1095.725|    84.68%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/15 13:53:56   2477] |  -0.563|   -0.563|-1095.193|-1095.193|    84.68%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/15 13:53:56   2477] |  -0.563|   -0.563|-1094.914|-1094.914|    84.68%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
[03/15 13:53:56   2477] |  -0.563|   -0.563|-1094.911|-1094.911|    84.68%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
[03/15 13:53:58   2479] |  -0.563|   -0.563|-1093.791|-1093.791|    84.69%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_5_/D   |
[03/15 13:53:58   2479] |  -0.563|   -0.563|-1093.506|-1093.506|    84.69%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_6_/D   |
[03/15 13:54:00   2481] |  -0.563|   -0.563|-1093.346|-1093.346|    84.69%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_6_/D   |
[03/15 13:54:01   2482] |  -0.563|   -0.563|-1093.199|-1093.199|    84.70%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_6_/D   |
[03/15 13:54:01   2482] |  -0.563|   -0.563|-1092.774|-1092.774|    84.70%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_6_/D   |
[03/15 13:54:01   2482] |  -0.563|   -0.563|-1092.769|-1092.769|    84.70%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_6_/D   |
[03/15 13:54:02   2483] |  -0.563|   -0.563|-1090.242|-1090.242|    84.71%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
[03/15 13:54:02   2483] |  -0.563|   -0.563|-1090.092|-1090.092|    84.71%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
[03/15 13:54:03   2484] |  -0.563|   -0.563|-1090.013|-1090.013|    84.72%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
[03/15 13:54:03   2484] |  -0.563|   -0.563|-1089.978|-1089.978|    84.73%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
[03/15 13:54:05   2486] |  -0.563|   -0.563|-1089.825|-1089.825|    84.73%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
[03/15 13:54:05   2486] |  -0.563|   -0.563|-1089.682|-1089.682|    84.73%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
[03/15 13:54:05   2486] |  -0.563|   -0.563|-1089.643|-1089.643|    84.74%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
[03/15 13:54:06   2487] |  -0.563|   -0.563|-1088.731|-1088.731|    84.75%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/15 13:54:06   2487] |  -0.563|   -0.563|-1087.478|-1087.478|    84.76%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:08   2489] |  -0.563|   -0.563|-1086.275|-1086.275|    84.77%|   0:00:02.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_4_/D    |
[03/15 13:54:08   2489] |  -0.563|   -0.563|-1086.263|-1086.263|    84.77%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_4_/D    |
[03/15 13:54:08   2489] |  -0.563|   -0.563|-1086.240|-1086.240|    84.77%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
[03/15 13:54:08   2489] |  -0.563|   -0.563|-1086.229|-1086.229|    84.77%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
[03/15 13:54:09   2489] |  -0.563|   -0.563|-1086.202|-1086.202|    84.77%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_/D    |
[03/15 13:54:10   2491] |  -0.563|   -0.563|-1084.595|-1084.595|    84.78%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D    |
[03/15 13:54:11   2492] |  -0.563|   -0.563|-1082.002|-1082.002|    84.79%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D    |
[03/15 13:54:12   2492] |  -0.563|   -0.563|-1081.899|-1081.899|    84.79%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
[03/15 13:54:12   2493] |  -0.563|   -0.563|-1081.660|-1081.660|    84.79%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_4_/D    |
[03/15 13:54:12   2493] |  -0.563|   -0.563|-1076.986|-1076.986|    84.80%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
[03/15 13:54:13   2494] |  -0.563|   -0.563|-1076.750|-1076.750|    84.80%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
[03/15 13:54:13   2494] |  -0.563|   -0.563|-1076.667|-1076.667|    84.81%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/15 13:54:14   2495] |  -0.563|   -0.563|-1076.613|-1076.613|    84.81%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/15 13:54:15   2496] |  -0.563|   -0.563|-1069.887|-1069.887|    84.82%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
[03/15 13:54:16   2496] |  -0.563|   -0.563|-1069.653|-1069.653|    84.82%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
[03/15 13:54:16   2496] |  -0.563|   -0.563|-1069.624|-1069.624|    84.82%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
[03/15 13:54:16   2497] |  -0.563|   -0.563|-1069.501|-1069.501|    84.82%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
[03/15 13:54:16   2497] |  -0.563|   -0.563|-1069.467|-1069.467|    84.83%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
[03/15 13:54:16   2497] |  -0.563|   -0.563|-1069.461|-1069.461|    84.83%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
[03/15 13:54:17   2497] |  -0.563|   -0.563|-1060.889|-1060.889|    84.84%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:17   2498] |  -0.563|   -0.563|-1053.841|-1053.841|    84.84%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
[03/15 13:54:17   2498] |  -0.563|   -0.563|-1053.678|-1053.678|    84.85%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
[03/15 13:54:18   2499] |  -0.563|   -0.563|-1046.940|-1046.940|    84.86%|   0:00:01.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:18   2499] |  -0.563|   -0.563|-1046.566|-1046.566|    84.86%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
[03/15 13:54:18   2499] |  -0.563|   -0.563|-1046.550|-1046.550|    84.86%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
[03/15 13:54:19   2499] |  -0.563|   -0.563|-1046.526|-1046.526|    84.86%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
[03/15 13:54:19   2500] |  -0.563|   -0.563|-1046.467|-1046.467|    84.87%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
[03/15 13:54:19   2500] |  -0.563|   -0.563|-1046.420|-1046.420|    84.87%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
[03/15 13:54:19   2500] |  -0.563|   -0.563|-1046.371|-1046.371|    84.88%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
[03/15 13:54:20   2501] |  -0.563|   -0.563|-1046.075|-1046.075|    84.88%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
[03/15 13:54:20   2501] |  -0.563|   -0.563|-1045.809|-1045.809|    84.89%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
[03/15 13:54:20   2501] |  -0.563|   -0.563|-1045.576|-1045.576|    84.89%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_3_/D   |
[03/15 13:54:21   2502] |  -0.563|   -0.563|-1041.472|-1041.472|    84.90%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_3_/D   |
[03/15 13:54:21   2502] |  -0.563|   -0.563|-1038.516|-1038.516|    84.91%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/15 13:54:22   2503] |  -0.563|   -0.563|-1038.376|-1038.376|    84.91%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/15 13:54:23   2504] |  -0.563|   -0.563|-1038.007|-1038.007|    84.92%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/15 13:54:23   2504] |  -0.563|   -0.563|-1037.807|-1037.807|    84.93%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/15 13:54:24   2504] |  -0.563|   -0.563|-1037.704|-1037.704|    84.93%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/15 13:54:24   2505] |  -0.563|   -0.563|-1029.771|-1029.771|    84.94%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
[03/15 13:54:24   2505] |  -0.563|   -0.563|-1029.657|-1029.657|    84.94%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
[03/15 13:54:25   2506] |  -0.563|   -0.563|-1029.582|-1029.582|    84.95%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:25   2506] |  -0.563|   -0.563|-1028.482|-1028.482|    84.95%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:25   2506] |  -0.563|   -0.563|-1028.452|-1028.452|    84.96%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:25   2506] |  -0.563|   -0.563|-1028.129|-1028.129|    84.96%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:26   2506] |  -0.563|   -0.563|-1025.756|-1025.756|    84.96%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:26   2507] |  -0.563|   -0.563|-1025.683|-1025.683|    84.96%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:26   2507] |  -0.563|   -0.563|-1025.136|-1025.136|    84.96%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
[03/15 13:54:27   2508] |  -0.563|   -0.563|-1020.808|-1020.808|    84.97%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/15 13:54:27   2508] |  -0.563|   -0.563|-1017.395|-1017.395|    84.97%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/15 13:54:27   2508] |  -0.563|   -0.563|-1016.442|-1016.442|    84.97%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_3_/D   |
[03/15 13:54:28   2508] |  -0.563|   -0.563|-1016.337|-1016.337|    84.97%|   0:00:01.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:28   2509] |  -0.563|   -0.563|-1016.241|-1016.241|    84.97%|   0:00:00.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:29   2510] |  -0.563|   -0.563|-1010.257|-1010.257|    84.98%|   0:00:01.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:29   2510] |  -0.563|   -0.563|-1010.208|-1010.208|    84.98%|   0:00:00.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:29   2510] |  -0.563|   -0.563|-1009.510|-1009.510|    84.98%|   0:00:00.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
[03/15 13:54:30   2511] |  -0.563|   -0.563|-1009.473|-1009.473|    84.99%|   0:00:01.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
[03/15 13:54:30   2511] |  -0.563|   -0.563|-1009.234|-1009.234|    85.00%|   0:00:00.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/15 13:54:30   2511] |  -0.563|   -0.563|-1009.077|-1009.077|    85.00%|   0:00:00.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
[03/15 13:54:31   2511] |  -0.563|   -0.563|-1009.045|-1009.045|    85.01%|   0:00:01.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_3_/D    |
[03/15 13:54:31   2512] |  -0.563|   -0.563| -998.111| -998.111|    85.02%|   0:00:00.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_3_/D   |
[03/15 13:54:32   2512] |  -0.563|   -0.563| -995.697| -995.697|    85.02%|   0:00:01.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_3_/D   |
[03/15 13:54:32   2512] |  -0.563|   -0.563| -995.625| -995.625|    85.02%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_3_/D   |
[03/15 13:54:32   2513] |  -0.563|   -0.563| -995.620| -995.620|    85.02%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_3_/D   |
[03/15 13:54:32   2513] |  -0.563|   -0.563| -995.529| -995.529|    85.03%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_3_/D   |
[03/15 13:54:33   2514] |  -0.563|   -0.563| -990.570| -990.570|    85.03%|   0:00:01.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 13:54:33   2514] |  -0.563|   -0.563| -990.113| -990.113|    85.04%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 13:54:34   2515] |  -0.563|   -0.563| -985.736| -985.736|    85.05%|   0:00:01.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_2_/D    |
[03/15 13:54:34   2515] |  -0.563|   -0.563| -985.713| -985.713|    85.05%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_2_/D   |
[03/15 13:54:34   2515] |  -0.563|   -0.563| -985.000| -985.000|    85.05%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_2_/D   |
[03/15 13:54:34   2515] |  -0.563|   -0.563| -984.917| -984.917|    85.05%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_2_/D   |
[03/15 13:54:35   2516] |  -0.563|   -0.563| -984.568| -984.568|    85.06%|   0:00:01.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
[03/15 13:54:36   2516] |  -0.563|   -0.563| -984.407| -984.407|    85.06%|   0:00:01.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
[03/15 13:54:36   2517] |  -0.563|   -0.563| -984.245| -984.245|    85.06%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
[03/15 13:54:36   2517] |  -0.563|   -0.563| -984.218| -984.218|    85.06%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
[03/15 13:54:36   2517] |  -0.563|   -0.563| -984.181| -984.181|    85.07%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
[03/15 13:54:37   2518] |  -0.563|   -0.563| -984.165| -984.165|    85.07%|   0:00:01.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
[03/15 13:54:37   2518] |  -0.563|   -0.563| -984.155| -984.155|    85.07%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
[03/15 13:54:38   2519] |  -0.563|   -0.563| -984.014| -984.014|    85.09%|   0:00:01.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
[03/15 13:54:38   2519] |  -0.563|   -0.563| -983.893| -983.893|    85.09%|   0:00:00.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D    |
[03/15 13:54:39   2520] |  -0.563|   -0.563| -983.853| -983.853|    85.10%|   0:00:01.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_2_/D    |
[03/15 13:54:39   2520] |  -0.563|   -0.563| -983.813| -983.813|    85.10%|   0:00:00.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_2_/D   |
[03/15 13:54:39   2520] |  -0.563|   -0.563| -983.783| -983.783|    85.10%|   0:00:00.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_2_/D    |
[03/15 13:54:41   2521] |  -0.563|   -0.563| -983.748| -983.748|    85.13%|   0:00:02.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
[03/15 13:54:42   2523] |  -0.563|   -0.563| -983.788| -983.788|    85.14%|   0:00:01.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:54:42   2523] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:54:42   2523] 
[03/15 13:54:42   2523] *** Finish Core Optimize Step (cpu=0:05:34 real=0:05:33 mem=1699.7M) ***
[03/15 13:54:43   2523] 
[03/15 13:54:43   2523] *** Finished Optimize Step Cumulative (cpu=0:05:34 real=0:05:34 mem=1699.7M) ***
[03/15 13:54:43   2523] ** GigaOpt Optimizer WNS Slack -0.563 TNS Slack -983.788 Density 85.14
[03/15 13:54:43   2523] Placement Snapshot: Density distribution:
[03/15 13:54:43   2523] [1.00 -  +++]: 0 (0.00%)
[03/15 13:54:43   2523] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:54:43   2523] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:54:43   2523] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:54:43   2523] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:54:43   2523] [0.75 - 0.80]: 0 (0.00%)
[03/15 13:54:43   2523] [0.70 - 0.75]: 2 (0.38%)
[03/15 13:54:43   2523] [0.65 - 0.70]: 7 (1.32%)
[03/15 13:54:43   2523] [0.60 - 0.65]: 4 (0.76%)
[03/15 13:54:43   2523] [0.55 - 0.60]: 4 (0.76%)
[03/15 13:54:43   2523] [0.50 - 0.55]: 3 (0.57%)
[03/15 13:54:43   2523] [0.45 - 0.50]: 10 (1.89%)
[03/15 13:54:43   2523] [0.40 - 0.45]: 11 (2.08%)
[03/15 13:54:43   2523] [0.35 - 0.40]: 11 (2.08%)
[03/15 13:54:43   2523] [0.30 - 0.35]: 18 (3.40%)
[03/15 13:54:43   2523] [0.25 - 0.30]: 24 (4.54%)
[03/15 13:54:43   2523] [0.20 - 0.25]: 61 (11.53%)
[03/15 13:54:43   2523] [0.15 - 0.20]: 166 (31.38%)
[03/15 13:54:43   2523] [0.10 - 0.15]: 145 (27.41%)
[03/15 13:54:43   2523] [0.05 - 0.10]: 53 (10.02%)
[03/15 13:54:43   2523] [0.00 - 0.05]: 9 (1.70%)
[03/15 13:54:43   2523] Begin: Area Reclaim Optimization
[03/15 13:54:43   2524] Reclaim Optimization WNS Slack -0.563  TNS Slack -983.788 Density 85.14
[03/15 13:54:43   2524] +----------+---------+--------+--------+------------+--------+
[03/15 13:54:43   2524] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 13:54:43   2524] +----------+---------+--------+--------+------------+--------+
[03/15 13:54:43   2524] |    85.14%|        -|  -0.563|-983.788|   0:00:00.0| 1699.7M|
[03/15 13:54:45   2525] |    85.09%|       56|  -0.562|-983.487|   0:00:02.0| 1699.7M|
[03/15 13:54:54   2535] |    84.52%|      964|  -0.560|-991.385|   0:00:09.0| 1699.7M|
[03/15 13:54:54   2535] |    84.52%|        1|  -0.560|-991.385|   0:00:00.0| 1699.7M|
[03/15 13:54:54   2535] |    84.52%|        0|  -0.560|-991.385|   0:00:00.0| 1699.7M|
[03/15 13:54:54   2535] +----------+---------+--------+--------+------------+--------+
[03/15 13:54:54   2535] Reclaim Optimization End WNS Slack -0.560  TNS Slack -991.385 Density 84.52
[03/15 13:54:54   2535] 
[03/15 13:54:54   2535] ** Summary: Restruct = 0 Buffer Deletion = 14 Declone = 46 Resize = 729 **
[03/15 13:54:54   2535] --------------------------------------------------------------
[03/15 13:54:54   2535] |                                   | Total     | Sequential |
[03/15 13:54:54   2535] --------------------------------------------------------------
[03/15 13:54:54   2535] | Num insts resized                 |     728  |       4    |
[03/15 13:54:54   2535] | Num insts undone                  |     236  |       0    |
[03/15 13:54:54   2535] | Num insts Downsized               |     728  |       4    |
[03/15 13:54:54   2535] | Num insts Samesized               |       0  |       0    |
[03/15 13:54:54   2535] | Num insts Upsized                 |       0  |       0    |
[03/15 13:54:54   2535] | Num multiple commits+uncommits    |       1  |       -    |
[03/15 13:54:54   2535] --------------------------------------------------------------
[03/15 13:54:54   2535] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:54:54   2535] Layer 7 has 944 constrained nets 
[03/15 13:54:54   2535] **** End NDR-Layer Usage Statistics ****
[03/15 13:54:54   2535] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.4) (real = 0:00:11.0) **
[03/15 13:54:54   2535] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1661.57M, totSessionCpu=0:42:15).
[03/15 13:54:54   2535] Placement Snapshot: Density distribution:
[03/15 13:54:54   2535] [1.00 -  +++]: 0 (0.00%)
[03/15 13:54:54   2535] [0.95 - 1.00]: 0 (0.00%)
[03/15 13:54:54   2535] [0.90 - 0.95]: 0 (0.00%)
[03/15 13:54:54   2535] [0.85 - 0.90]: 0 (0.00%)
[03/15 13:54:54   2535] [0.80 - 0.85]: 1 (0.19%)
[03/15 13:54:54   2535] [0.75 - 0.80]: 0 (0.00%)
[03/15 13:54:54   2535] [0.70 - 0.75]: 2 (0.38%)
[03/15 13:54:54   2535] [0.65 - 0.70]: 7 (1.32%)
[03/15 13:54:54   2535] [0.60 - 0.65]: 4 (0.76%)
[03/15 13:54:54   2535] [0.55 - 0.60]: 4 (0.76%)
[03/15 13:54:54   2535] [0.50 - 0.55]: 3 (0.57%)
[03/15 13:54:54   2535] [0.45 - 0.50]: 10 (1.89%)
[03/15 13:54:54   2535] [0.40 - 0.45]: 11 (2.08%)
[03/15 13:54:54   2535] [0.35 - 0.40]: 12 (2.27%)
[03/15 13:54:54   2535] [0.30 - 0.35]: 18 (3.40%)
[03/15 13:54:54   2535] [0.25 - 0.30]: 24 (4.54%)
[03/15 13:54:54   2535] [0.20 - 0.25]: 69 (13.04%)
[03/15 13:54:54   2535] [0.15 - 0.20]: 185 (34.97%)
[03/15 13:54:54   2535] [0.10 - 0.15]: 142 (26.84%)
[03/15 13:54:54   2535] [0.05 - 0.10]: 34 (6.43%)
[03/15 13:54:54   2535] [0.00 - 0.05]: 3 (0.57%)
[03/15 13:54:54   2535] *** Starting refinePlace (0:42:15 mem=1677.6M) ***
[03/15 13:54:54   2535] Total net bbox length = 4.991e+05 (2.303e+05 2.688e+05) (ext = 3.463e+04)
[03/15 13:54:54   2535] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:54:54   2535] default core: bins with density >  0.75 = 84.6 % ( 467 / 552 )
[03/15 13:54:54   2535] Density distribution unevenness ratio = 4.777%
[03/15 13:54:54   2535] RPlace IncrNP: Rollback Lev = -3
[03/15 13:54:54   2535] RPlace: Density =1.081111, incremental np is triggered.
[03/15 13:54:54   2535] nrCritNet: 1.95% ( 673 / 34494 ) cutoffSlk: -571.1ps stdDelay: 14.2ps
[03/15 13:55:01   2542] default core: bins with density >  0.75 = 86.1 % ( 475 / 552 )
[03/15 13:55:01   2542] Density distribution unevenness ratio = 4.300%
[03/15 13:55:01   2542] RPlace postIncrNP: Density = 1.081111 -> 0.998889.
[03/15 13:55:01   2542] RPlace postIncrNP Info: Density distribution changes:
[03/15 13:55:01   2542] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 13:55:01   2542] [1.05 - 1.10] :	 2 (0.36%) -> 0 (0.00%)
[03/15 13:55:01   2542] [1.00 - 1.05] :	 3 (0.54%) -> 0 (0.00%)
[03/15 13:55:01   2542] [0.95 - 1.00] :	 35 (6.34%) -> 34 (6.16%)
[03/15 13:55:01   2542] [0.90 - 0.95] :	 136 (24.64%) -> 127 (23.01%)
[03/15 13:55:01   2542] [0.85 - 0.90] :	 188 (34.06%) -> 191 (34.60%)
[03/15 13:55:01   2542] [0.80 - 0.85] :	 79 (14.31%) -> 99 (17.93%)
[03/15 13:55:01   2542] [CPU] RefinePlace/IncrNP (cpu=0:00:06.9, real=0:00:07.0, mem=1692.1MB) @(0:42:16 - 0:42:22).
[03/15 13:55:01   2542] Move report: incrNP moves 13339 insts, mean move: 4.03 um, max move: 56.20 um
[03/15 13:55:01   2542] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8826_0): (106.80, 182.80) --> (63.20, 195.40)
[03/15 13:55:01   2542] Move report: Timing Driven Placement moves 13339 insts, mean move: 4.03 um, max move: 56.20 um
[03/15 13:55:01   2542] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8826_0): (106.80, 182.80) --> (63.20, 195.40)
[03/15 13:55:01   2542] 	Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 1692.1MB
[03/15 13:55:01   2542] Starting refinePlace ...
[03/15 13:55:01   2542] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:55:01   2542] default core: bins with density >  0.75 = 84.2 % ( 465 / 552 )
[03/15 13:55:01   2542] Density distribution unevenness ratio = 4.298%
[03/15 13:55:02   2543]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 13:55:02   2543] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1692.1MB) @(0:42:22 - 0:42:23).
[03/15 13:55:02   2543] Move report: preRPlace moves 11683 insts, mean move: 0.69 um, max move: 5.40 um
[03/15 13:55:02   2543] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_2308_0): (168.40, 233.20) --> (164.80, 231.40)
[03/15 13:55:02   2543] 	Length: 19 sites, height: 1 rows, site name: core, cell type: XOR3D2
[03/15 13:55:02   2543] wireLenOptFixPriorityInst 0 inst fixed
[03/15 13:55:02   2543] Placement tweakage begins.
[03/15 13:55:02   2543] wire length = 6.302e+05
[03/15 13:55:04   2545] wire length = 6.129e+05
[03/15 13:55:04   2545] Placement tweakage ends.
[03/15 13:55:04   2545] Move report: tweak moves 4158 insts, mean move: 1.92 um, max move: 9.20 um
[03/15 13:55:04   2545] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7953_0): (81.00, 181.00) --> (71.80, 181.00)
[03/15 13:55:04   2545] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:02.0, mem=1692.1MB) @(0:42:23 - 0:42:26).
[03/15 13:55:04   2545] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:55:04   2545] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1692.1MB) @(0:42:26 - 0:42:26).
[03/15 13:55:04   2545] Move report: Detail placement moves 13054 insts, mean move: 1.05 um, max move: 9.00 um
[03/15 13:55:04   2545] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U251): (134.60, 103.60) --> (125.60, 103.60)
[03/15 13:55:04   2545] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 1692.1MB
[03/15 13:55:04   2545] Statistics of distance of Instance movement in refine placement:
[03/15 13:55:04   2545]   maximum (X+Y) =        64.00 um
[03/15 13:55:04   2545]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8826_0) with max move: (106.8, 182.8) -> (55.4, 195.4)
[03/15 13:55:04   2545]   mean    (X+Y) =         3.36 um
[03/15 13:55:04   2545] Total instances flipped for WireLenOpt: 1642
[03/15 13:55:04   2545] Total instances flipped, including legalization: 486
[03/15 13:55:04   2545] Summary Report:
[03/15 13:55:04   2545] Instances move: 18014 (out of 32524 movable)
[03/15 13:55:04   2545] Mean displacement: 3.36 um
[03/15 13:55:04   2545] Max displacement: 64.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8826_0) (106.8, 182.8) -> (55.4, 195.4)
[03/15 13:55:04   2545] 	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
[03/15 13:55:04   2545] Total instances moved : 18014
[03/15 13:55:04   2545] Total net bbox length = 4.970e+05 (2.285e+05 2.685e+05) (ext = 3.477e+04)
[03/15 13:55:04   2545] Runtime: CPU: 0:00:10.3 REAL: 0:00:10.0 MEM: 1692.1MB
[03/15 13:55:04   2545] [CPU] RefinePlace/total (cpu=0:00:10.3, real=0:00:10.0, mem=1692.1MB) @(0:42:15 - 0:42:26).
[03/15 13:55:04   2545] *** Finished refinePlace (0:42:26 mem=1692.1M) ***
[03/15 13:55:05   2546] Finished re-routing un-routed nets (0:00:00.1 1692.1M)
[03/15 13:55:05   2546] 
[03/15 13:55:05   2546] 
[03/15 13:55:05   2546] Density : 0.8452
[03/15 13:55:05   2546] Max route overflow : 0.0000
[03/15 13:55:05   2546] 
[03/15 13:55:05   2546] 
[03/15 13:55:05   2546] *** Finish Physical Update (cpu=0:00:11.7 real=0:00:11.0 mem=1692.1M) ***
[03/15 13:55:06   2547] ** GigaOpt Optimizer WNS Slack -0.567 TNS Slack -994.676 Density 84.52
[03/15 13:55:06   2547] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:55:06   2547] Layer 7 has 944 constrained nets 
[03/15 13:55:06   2547] **** End NDR-Layer Usage Statistics ****
[03/15 13:55:06   2547] 
[03/15 13:55:06   2547] *** Finish pre-CTS Setup Fixing (cpu=0:05:58 real=0:05:58 mem=1692.1M) ***
[03/15 13:55:06   2547] 
[03/15 13:55:06   2547] End: GigaOpt Optimization in TNS mode
[03/15 13:55:06   2547] Info: 1 clock net  excluded from IPO operation.
[03/15 13:55:06   2547] Begin: Area Reclaim Optimization
[03/15 13:55:06   2547] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:55:06   2547] #spOpts: N=65 mergeVia=F 
[03/15 13:55:07   2548] Reclaim Optimization WNS Slack -0.567  TNS Slack -994.676 Density 84.52
[03/15 13:55:07   2548] +----------+---------+--------+--------+------------+--------+
[03/15 13:55:07   2548] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 13:55:07   2548] +----------+---------+--------+--------+------------+--------+
[03/15 13:55:07   2548] |    84.52%|        -|  -0.567|-994.676|   0:00:00.0| 1676.1M|
[03/15 13:55:07   2548] |    84.52%|        0|  -0.567|-994.676|   0:00:00.0| 1676.1M|
[03/15 13:55:08   2549] |    84.48%|       77|  -0.567|-994.733|   0:00:01.0| 1676.1M|
[03/15 13:55:09   2550] |    84.48%|        8|  -0.567|-994.731|   0:00:01.0| 1676.1M|
[03/15 13:55:09   2550] |    84.48%|        0|  -0.567|-994.731|   0:00:00.0| 1676.1M|
[03/15 13:55:09   2550] +----------+---------+--------+--------+------------+--------+
[03/15 13:55:09   2550] Reclaim Optimization End WNS Slack -0.567  TNS Slack -994.731 Density 84.48
[03/15 13:55:09   2550] 
[03/15 13:55:09   2550] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 81 **
[03/15 13:55:09   2550] --------------------------------------------------------------
[03/15 13:55:09   2550] |                                   | Total     | Sequential |
[03/15 13:55:09   2550] --------------------------------------------------------------
[03/15 13:55:09   2550] | Num insts resized                 |      75  |       4    |
[03/15 13:55:09   2550] | Num insts undone                  |       4  |       0    |
[03/15 13:55:09   2550] | Num insts Downsized               |      75  |       4    |
[03/15 13:55:09   2550] | Num insts Samesized               |       0  |       0    |
[03/15 13:55:09   2550] | Num insts Upsized                 |       0  |       0    |
[03/15 13:55:09   2550] | Num multiple commits+uncommits    |       6  |       -    |
[03/15 13:55:09   2550] --------------------------------------------------------------
[03/15 13:55:09   2550] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:55:09   2550] Layer 7 has 944 constrained nets 
[03/15 13:55:09   2550] **** End NDR-Layer Usage Statistics ****
[03/15 13:55:09   2550] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
[03/15 13:55:09   2550] *** Starting refinePlace (0:42:31 mem=1676.1M) ***
[03/15 13:55:09   2550] Total net bbox length = 4.971e+05 (2.286e+05 2.685e+05) (ext = 3.477e+04)
[03/15 13:55:09   2550] Starting refinePlace ...
[03/15 13:55:09   2550] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:55:09   2550] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:55:09   2550] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1676.1MB) @(0:42:31 - 0:42:31).
[03/15 13:55:09   2550] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:55:09   2550] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1676.1MB
[03/15 13:55:09   2550] Statistics of distance of Instance movement in refine placement:
[03/15 13:55:09   2550]   maximum (X+Y) =         0.00 um
[03/15 13:55:09   2550]   mean    (X+Y) =         0.00 um
[03/15 13:55:09   2550] Summary Report:
[03/15 13:55:09   2550] Instances move: 0 (out of 32524 movable)
[03/15 13:55:09   2550] Mean displacement: 0.00 um
[03/15 13:55:09   2550] Max displacement: 0.00 um 
[03/15 13:55:09   2550] Total instances moved : 0
[03/15 13:55:09   2550] Total net bbox length = 4.971e+05 (2.286e+05 2.685e+05) (ext = 3.477e+04)
[03/15 13:55:09   2550] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1676.1MB
[03/15 13:55:09   2550] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1676.1MB) @(0:42:31 - 0:42:31).
[03/15 13:55:09   2550] *** Finished refinePlace (0:42:31 mem=1676.1M) ***
[03/15 13:55:09   2551] Finished re-routing un-routed nets (0:00:00.0 1676.1M)
[03/15 13:55:09   2551] 
[03/15 13:55:10   2551] 
[03/15 13:55:10   2551] Density : 0.8448
[03/15 13:55:10   2551] Max route overflow : 0.0000
[03/15 13:55:10   2551] 
[03/15 13:55:10   2551] 
[03/15 13:55:10   2551] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1676.1M) ***
[03/15 13:55:10   2551] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1527.27M, totSessionCpu=0:42:31).
[03/15 13:55:10   2551] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 13:55:10   2551] [PSP] Started earlyGlobalRoute kernel
[03/15 13:55:10   2551] [PSP] Initial Peak syMemory usage = 1527.3 MB
[03/15 13:55:10   2551] (I)       Reading DB...
[03/15 13:55:10   2551] (I)       congestionReportName   : 
[03/15 13:55:10   2551] (I)       buildTerm2TermWires    : 1
[03/15 13:55:10   2551] (I)       doTrackAssignment      : 1
[03/15 13:55:10   2551] (I)       dumpBookshelfFiles     : 0
[03/15 13:55:10   2551] (I)       numThreads             : 1
[03/15 13:55:10   2551] [NR-eagl] honorMsvRouteConstraint: false
[03/15 13:55:10   2551] (I)       honorPin               : false
[03/15 13:55:10   2551] (I)       honorPinGuide          : true
[03/15 13:55:10   2551] (I)       honorPartition         : false
[03/15 13:55:10   2551] (I)       allowPartitionCrossover: false
[03/15 13:55:10   2551] (I)       honorSingleEntry       : true
[03/15 13:55:10   2551] (I)       honorSingleEntryStrong : true
[03/15 13:55:10   2551] (I)       handleViaSpacingRule   : false
[03/15 13:55:10   2551] (I)       PDConstraint           : none
[03/15 13:55:10   2551] (I)       expBetterNDRHandling   : false
[03/15 13:55:10   2551] [NR-eagl] honorClockSpecNDR      : 0
[03/15 13:55:10   2551] (I)       routingEffortLevel     : 3
[03/15 13:55:10   2551] [NR-eagl] minRouteLayer          : 2
[03/15 13:55:10   2551] [NR-eagl] maxRouteLayer          : 2147483647
[03/15 13:55:10   2551] (I)       numRowsPerGCell        : 1
[03/15 13:55:10   2551] (I)       speedUpLargeDesign     : 0
[03/15 13:55:10   2551] (I)       speedUpBlkViolationClean: 0
[03/15 13:55:10   2551] (I)       multiThreadingTA       : 0
[03/15 13:55:10   2551] (I)       blockedPinEscape       : 1
[03/15 13:55:10   2551] (I)       blkAwareLayerSwitching : 0
[03/15 13:55:10   2551] (I)       betterClockWireModeling: 1
[03/15 13:55:10   2551] (I)       punchThroughDistance   : 500.00
[03/15 13:55:10   2551] (I)       scenicBound            : 1.15
[03/15 13:55:10   2551] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 13:55:10   2551] (I)       source-to-sink ratio   : 0.00
[03/15 13:55:10   2551] (I)       targetCongestionRatioH : 1.00
[03/15 13:55:10   2551] (I)       targetCongestionRatioV : 1.00
[03/15 13:55:10   2551] (I)       layerCongestionRatio   : 0.70
[03/15 13:55:10   2551] (I)       m1CongestionRatio      : 0.10
[03/15 13:55:10   2551] (I)       m2m3CongestionRatio    : 0.70
[03/15 13:55:10   2551] (I)       localRouteEffort       : 1.00
[03/15 13:55:10   2551] (I)       numSitesBlockedByOneVia: 8.00
[03/15 13:55:10   2551] (I)       supplyScaleFactorH     : 1.00
[03/15 13:55:10   2551] (I)       supplyScaleFactorV     : 1.00
[03/15 13:55:10   2551] (I)       highlight3DOverflowFactor: 0.00
[03/15 13:55:10   2551] (I)       doubleCutViaModelingRatio: 0.00
[03/15 13:55:10   2551] (I)       blockTrack             : 
[03/15 13:55:10   2551] (I)       readTROption           : true
[03/15 13:55:10   2551] (I)       extraSpacingBothSide   : false
[03/15 13:55:10   2551] [NR-eagl] numTracksPerClockWire  : 0
[03/15 13:55:10   2551] (I)       routeSelectedNetsOnly  : false
[03/15 13:55:10   2551] (I)       before initializing RouteDB syMemory usage = 1555.4 MB
[03/15 13:55:10   2551] (I)       starting read tracks
[03/15 13:55:10   2551] (I)       build grid graph
[03/15 13:55:10   2551] (I)       build grid graph start
[03/15 13:55:10   2551] [NR-eagl] Layer1 has no routable track
[03/15 13:55:10   2551] [NR-eagl] Layer2 has single uniform track structure
[03/15 13:55:10   2551] [NR-eagl] Layer3 has single uniform track structure
[03/15 13:55:10   2551] [NR-eagl] Layer4 has single uniform track structure
[03/15 13:55:10   2551] [NR-eagl] Layer5 has single uniform track structure
[03/15 13:55:10   2551] [NR-eagl] Layer6 has single uniform track structure
[03/15 13:55:10   2551] [NR-eagl] Layer7 has single uniform track structure
[03/15 13:55:10   2551] [NR-eagl] Layer8 has single uniform track structure
[03/15 13:55:10   2551] (I)       build grid graph end
[03/15 13:55:10   2551] (I)       Layer1   numNetMinLayer=33550
[03/15 13:55:10   2551] (I)       Layer2   numNetMinLayer=0
[03/15 13:55:10   2551] (I)       Layer3   numNetMinLayer=0
[03/15 13:55:10   2551] (I)       Layer4   numNetMinLayer=0
[03/15 13:55:10   2551] (I)       Layer5   numNetMinLayer=0
[03/15 13:55:10   2551] (I)       Layer6   numNetMinLayer=0
[03/15 13:55:10   2551] (I)       Layer7   numNetMinLayer=944
[03/15 13:55:10   2551] (I)       Layer8   numNetMinLayer=0
[03/15 13:55:10   2551] (I)       numViaLayers=7
[03/15 13:55:10   2551] (I)       end build via table
[03/15 13:55:10   2551] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 13:55:10   2551] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 13:55:10   2551] (I)       readDataFromPlaceDB
[03/15 13:55:10   2551] (I)       Read net information..
[03/15 13:55:10   2551] [NR-eagl] Read numTotalNets=34494  numIgnoredNets=0
[03/15 13:55:10   2551] (I)       Read testcase time = 0.010 seconds
[03/15 13:55:10   2551] 
[03/15 13:55:10   2551] (I)       totalPins=118224  totalGlobalPin=111653 (94.44%)
[03/15 13:55:10   2551] (I)       Model blockage into capacity
[03/15 13:55:10   2551] (I)       Read numBlocks=3302  numPreroutedWires=0  numCapScreens=0
[03/15 13:55:10   2551] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 13:55:10   2551] (I)       blocked area on Layer2 : 36934148800  (4.88%)
[03/15 13:55:10   2551] (I)       blocked area on Layer3 : 6025184000  (0.80%)
[03/15 13:55:10   2551] (I)       blocked area on Layer4 : 47596899200  (6.28%)
[03/15 13:55:10   2551] (I)       blocked area on Layer5 : 0  (0.00%)
[03/15 13:55:10   2551] (I)       blocked area on Layer6 : 0  (0.00%)
[03/15 13:55:10   2551] (I)       blocked area on Layer7 : 0  (0.00%)
[03/15 13:55:10   2551] (I)       blocked area on Layer8 : 0  (0.00%)
[03/15 13:55:10   2551] (I)       Modeling time = 0.010 seconds
[03/15 13:55:10   2551] 
[03/15 13:55:10   2552] (I)       Number of ignored nets = 0
[03/15 13:55:10   2552] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 13:55:10   2552] (I)       Number of clock nets = 1.  Ignored: No
[03/15 13:55:10   2552] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 13:55:10   2552] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 13:55:10   2552] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 13:55:10   2552] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 13:55:10   2552] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 13:55:10   2552] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 13:55:10   2552] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 13:55:10   2552] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 13:55:10   2552] (I)       Before initializing earlyGlobalRoute syMemory usage = 1555.4 MB
[03/15 13:55:10   2552] (I)       Layer1  viaCost=300.00
[03/15 13:55:10   2552] (I)       Layer2  viaCost=100.00
[03/15 13:55:10   2552] (I)       Layer3  viaCost=100.00
[03/15 13:55:10   2552] (I)       Layer4  viaCost=100.00
[03/15 13:55:10   2552] (I)       Layer5  viaCost=100.00
[03/15 13:55:10   2552] (I)       Layer6  viaCost=200.00
[03/15 13:55:10   2552] (I)       Layer7  viaCost=100.00
[03/15 13:55:10   2552] (I)       ---------------------Grid Graph Info--------------------
[03/15 13:55:10   2552] (I)       routing area        :  (0, 0) - (872800, 868000)
[03/15 13:55:10   2552] (I)       core area           :  (20000, 20000) - (852800, 848000)
[03/15 13:55:10   2552] (I)       Site Width          :   400  (dbu)
[03/15 13:55:10   2552] (I)       Row Height          :  3600  (dbu)
[03/15 13:55:10   2552] (I)       GCell Width         :  3600  (dbu)
[03/15 13:55:10   2552] (I)       GCell Height        :  3600  (dbu)
[03/15 13:55:10   2552] (I)       grid                :   242   241     8
[03/15 13:55:10   2552] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 13:55:10   2552] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 13:55:10   2552] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 13:55:10   2552] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 13:55:10   2552] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 13:55:10   2552] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/15 13:55:10   2552] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 13:55:10   2552] (I)       Total num of tracks :     0  2182  2169  2182  2169  2182   542   545
[03/15 13:55:10   2552] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 13:55:10   2552] (I)       --------------------------------------------------------
[03/15 13:55:10   2552] 
[03/15 13:55:10   2552] [NR-eagl] ============ Routing rule table ============
[03/15 13:55:10   2552] [NR-eagl] Rule id 0. Nets 34494 
[03/15 13:55:10   2552] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 13:55:10   2552] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 13:55:10   2552] [NR-eagl] ========================================
[03/15 13:55:10   2552] [NR-eagl] 
[03/15 13:55:10   2552] (I)       After initializing earlyGlobalRoute syMemory usage = 1555.4 MB
[03/15 13:55:10   2552] (I)       Loading and dumping file time : 0.28 seconds
[03/15 13:55:10   2552] (I)       ============= Initialization =============
[03/15 13:55:10   2552] (I)       total 2D Cap : 262509 = (131164 H, 131345 V)
[03/15 13:55:10   2552] [NR-eagl] Layer group 1: route 944 net(s) in layer range [7, 8]
[03/15 13:55:10   2552] (I)       ============  Phase 1a Route ============
[03/15 13:55:10   2552] (I)       Phase 1a runs 0.00 seconds
[03/15 13:55:10   2552] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/15 13:55:10   2552] (I)       Usage: 37161 = (15179 H, 21982 V) = (11.57% H, 16.74% V) = (2.732e+04um H, 3.957e+04um V)
[03/15 13:55:10   2552] (I)       
[03/15 13:55:10   2552] (I)       ============  Phase 1b Route ============
[03/15 13:55:10   2552] (I)       Phase 1b runs 0.00 seconds
[03/15 13:55:10   2552] (I)       Usage: 37208 = (15199 H, 22009 V) = (11.59% H, 16.76% V) = (2.736e+04um H, 3.962e+04um V)
[03/15 13:55:10   2552] (I)       
[03/15 13:55:10   2552] (I)       earlyGlobalRoute overflow of layer group 1: 0.28% H + 0.54% V. EstWL: 6.697440e+04um
[03/15 13:55:10   2552] (I)       ============  Phase 1c Route ============
[03/15 13:55:10   2552] (I)       Level2 Grid: 49 x 49
[03/15 13:55:10   2552] (I)       Phase 1c runs 0.01 seconds
[03/15 13:55:10   2552] (I)       Usage: 37210 = (15201 H, 22009 V) = (11.59% H, 16.76% V) = (2.736e+04um H, 3.962e+04um V)
[03/15 13:55:10   2552] (I)       
[03/15 13:55:10   2552] (I)       ============  Phase 1d Route ============
[03/15 13:55:10   2552] (I)       Phase 1d runs 0.00 seconds
[03/15 13:55:10   2552] (I)       Usage: 37202 = (15202 H, 22000 V) = (11.59% H, 16.75% V) = (2.736e+04um H, 3.960e+04um V)
[03/15 13:55:10   2552] (I)       
[03/15 13:55:10   2552] (I)       ============  Phase 1e Route ============
[03/15 13:55:10   2552] (I)       Phase 1e runs 0.00 seconds
[03/15 13:55:10   2552] (I)       Usage: 37202 = (15202 H, 22000 V) = (11.59% H, 16.75% V) = (2.736e+04um H, 3.960e+04um V)
[03/15 13:55:10   2552] (I)       
[03/15 13:55:10   2552] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.28% H + 0.49% V. EstWL: 6.696360e+04um
[03/15 13:55:10   2552] [NR-eagl] 
[03/15 13:55:10   2552] (I)       dpBasedLA: time=0.00  totalOF=6655  totalVia=49946  totalWL=37198  total(Via+WL)=87144 
[03/15 13:55:10   2552] (I)       total 2D Cap : 2822646 = (1175031 H, 1647615 V)
[03/15 13:55:10   2552] [NR-eagl] Layer group 2: route 33550 net(s) in layer range [2, 8]
[03/15 13:55:10   2552] (I)       ============  Phase 1a Route ============
[03/15 13:55:10   2552] (I)       Phase 1a runs 0.08 seconds
[03/15 13:55:10   2552] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/15 13:55:10   2552] (I)       Usage: 329982 = (153549 H, 176433 V) = (13.07% H, 10.71% V) = (2.764e+05um H, 3.176e+05um V)
[03/15 13:55:10   2552] (I)       
[03/15 13:55:10   2552] (I)       ============  Phase 1b Route ============
[03/15 13:55:10   2552] (I)       Phase 1b runs 0.02 seconds
[03/15 13:55:10   2552] (I)       Usage: 329994 = (153560 H, 176434 V) = (13.07% H, 10.71% V) = (2.764e+05um H, 3.176e+05um V)
[03/15 13:55:10   2552] (I)       
[03/15 13:55:10   2552] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 5.270256e+05um
[03/15 13:55:10   2552] (I)       ============  Phase 1c Route ============
[03/15 13:55:10   2552] (I)       Level2 Grid: 49 x 49
[03/15 13:55:10   2552] (I)       Phase 1c runs 0.01 seconds
[03/15 13:55:10   2552] (I)       Usage: 329994 = (153560 H, 176434 V) = (13.07% H, 10.71% V) = (2.764e+05um H, 3.176e+05um V)
[03/15 13:55:10   2552] (I)       
[03/15 13:55:10   2552] (I)       ============  Phase 1d Route ============
[03/15 13:55:11   2552] (I)       Phase 1d runs 0.11 seconds
[03/15 13:55:11   2552] (I)       Usage: 330010 = (153574 H, 176436 V) = (13.07% H, 10.71% V) = (2.764e+05um H, 3.176e+05um V)
[03/15 13:55:11   2552] (I)       
[03/15 13:55:11   2552] (I)       ============  Phase 1e Route ============
[03/15 13:55:11   2552] (I)       Phase 1e runs 0.00 seconds
[03/15 13:55:11   2552] (I)       Usage: 330010 = (153574 H, 176436 V) = (13.07% H, 10.71% V) = (2.764e+05um H, 3.176e+05um V)
[03/15 13:55:11   2552] (I)       
[03/15 13:55:11   2552] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.270544e+05um
[03/15 13:55:11   2552] [NR-eagl] 
[03/15 13:55:11   2552] (I)       dpBasedLA: time=0.09  totalOF=8411  totalVia=197873  totalWL=292799  total(Via+WL)=490672 
[03/15 13:55:11   2552] (I)       ============  Phase 1l Route ============
[03/15 13:55:11   2552] (I)       Total Global Routing Runtime: 0.53 seconds
[03/15 13:55:11   2552] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 13:55:11   2552] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 13:55:11   2552] (I)       
[03/15 13:55:11   2552] (I)       ============= track Assignment ============
[03/15 13:55:11   2552] (I)       extract Global 3D Wires
[03/15 13:55:11   2552] (I)       Extract Global WL : time=0.01
[03/15 13:55:11   2552] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 13:55:11   2552] (I)       Initialization real time=0.01 seconds
[03/15 13:55:11   2552] (I)       Kernel real time=0.40 seconds
[03/15 13:55:11   2552] (I)       End Greedy Track Assignment
[03/15 13:55:11   2553] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 117981
[03/15 13:55:11   2553] [NR-eagl] Layer2(M2)(V) length: 2.017148e+05um, number of vias: 159098
[03/15 13:55:11   2553] [NR-eagl] Layer3(M3)(H) length: 2.239124e+05um, number of vias: 14832
[03/15 13:55:11   2553] [NR-eagl] Layer4(M4)(V) length: 8.294209e+04um, number of vias: 8393
[03/15 13:55:11   2553] [NR-eagl] Layer5(M5)(H) length: 3.108108e+04um, number of vias: 7248
[03/15 13:55:11   2553] [NR-eagl] Layer6(M6)(V) length: 5.955275e+03um, number of vias: 6788
[03/15 13:55:11   2553] [NR-eagl] Layer7(M7)(H) length: 2.818120e+04um, number of vias: 7641
[03/15 13:55:11   2553] [NR-eagl] Layer8(M8)(V) length: 3.955767e+04um, number of vias: 0
[03/15 13:55:11   2553] [NR-eagl] Total length: 6.133445e+05um, number of vias: 321981
[03/15 13:55:11   2553] [NR-eagl] End Peak syMemory usage = 1523.2 MB
[03/15 13:55:11   2553] [NR-eagl] Early Global Router Kernel+IO runtime : 1.65 seconds
[03/15 13:55:11   2553] Extraction called for design 'core' of instances=32524 and nets=34605 using extraction engine 'preRoute' .
[03/15 13:55:11   2553] PreRoute RC Extraction called for design core.
[03/15 13:55:11   2553] RC Extraction called in multi-corner(2) mode.
[03/15 13:55:12   2553] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 13:55:12   2553] RCMode: PreRoute
[03/15 13:55:12   2553]       RC Corner Indexes            0       1   
[03/15 13:55:12   2553] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 13:55:12   2553] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 13:55:12   2553] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 13:55:12   2553] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 13:55:12   2553] Shrink Factor                : 1.00000
[03/15 13:55:12   2553] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 13:55:12   2553] Using capacitance table file ...
[03/15 13:55:12   2553] Updating RC grid for preRoute extraction ...
[03/15 13:55:12   2553] Initializing multi-corner capacitance tables ... 
[03/15 13:55:12   2553] Initializing multi-corner resistance tables ...
[03/15 13:55:12   2553] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1510.113M)
[03/15 13:55:13   2554] Compute RC Scale Done ...
[03/15 13:55:13   2554] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 13:55:13   2554] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/15 13:55:13   2554] 
[03/15 13:55:13   2554] ** np local hotspot detection info verbose **
[03/15 13:55:13   2554] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/15 13:55:13   2554] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/15 13:55:13   2554] 
[03/15 13:55:13   2554] #################################################################################
[03/15 13:55:13   2554] # Design Stage: PreRoute
[03/15 13:55:13   2554] # Design Name: core
[03/15 13:55:13   2554] # Design Mode: 65nm
[03/15 13:55:13   2554] # Analysis Mode: MMMC Non-OCV 
[03/15 13:55:13   2554] # Parasitics Mode: No SPEF/RCDB
[03/15 13:55:13   2554] # Signoff Settings: SI Off 
[03/15 13:55:13   2554] #################################################################################
[03/15 13:55:14   2555] AAE_INFO: 1 threads acquired from CTE.
[03/15 13:55:14   2555] Calculate delays in BcWc mode...
[03/15 13:55:14   2555] Topological Sorting (CPU = 0:00:00.1, MEM = 1565.3M, InitMEM = 1565.3M)
[03/15 13:55:18   2560] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 13:55:18   2560] End delay calculation. (MEM=1601.08 CPU=0:00:03.8 REAL=0:00:04.0)
[03/15 13:55:18   2560] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 1601.1M) ***
[03/15 13:55:19   2560] Begin: GigaOpt postEco DRV Optimization
[03/15 13:55:19   2560] Info: 1 clock net  excluded from IPO operation.
[03/15 13:55:19   2560] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:55:19   2560] #spOpts: N=65 
[03/15 13:55:19   2560] Core basic site is core
[03/15 13:55:19   2560] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 13:55:22   2564] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 13:55:22   2564] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/15 13:55:22   2564] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 13:55:22   2564] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/15 13:55:22   2564] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 13:55:22   2564] DEBUG: @coeDRVCandCache::init.
[03/15 13:55:23   2564] Info: violation cost 18.505632 (cap = 0.115319, tran = 11.390312, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[03/15 13:55:23   2564] |     3   |   124   |     2   |      2  |     0   |     0   |     0   |     0   | -0.69 |          0|          0|          0|  84.48  |            |           |
[03/15 13:55:23   2564] Info: violation cost 18.037228 (cap = 0.000000, tran = 11.037227, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[03/15 13:55:23   2564] |     1   |   120   |     0   |      0  |     0   |     0   |     0   |     0   | -0.69 |          1|          0|          1|  84.48  |   0:00:00.0|    1677.4M|
[03/15 13:55:23   2564] Info: violation cost 18.037228 (cap = 0.000000, tran = 11.037227, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[03/15 13:55:23   2564] |     1   |   120   |     0   |      0  |     0   |     0   |     0   |     0   | -0.69 |          0|          0|          0|  84.48  |   0:00:00.0|    1677.4M|
[03/15 13:55:23   2564] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 13:55:23   2564] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:55:23   2564] Layer 7 has 355 constrained nets 
[03/15 13:55:23   2564] **** End NDR-Layer Usage Statistics ****
[03/15 13:55:23   2564] 
[03/15 13:55:23   2564] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1677.4M) ***
[03/15 13:55:23   2564] 
[03/15 13:55:23   2564] *** Starting refinePlace (0:42:45 mem=1709.4M) ***
[03/15 13:55:23   2564] Total net bbox length = 4.971e+05 (2.286e+05 2.685e+05) (ext = 3.450e+04)
[03/15 13:55:23   2564] Starting refinePlace ...
[03/15 13:55:23   2564] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:55:23   2565] Move report: legalization moves 1 insts, mean move: 1.60 um, max move: 1.60 um
[03/15 13:55:23   2565] 	Max move on inst (FE_OFC2203_out_23_): (320.20, 373.60) --> (321.80, 373.60)
[03/15 13:55:23   2565] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1709.4MB) @(0:42:45 - 0:42:45).
[03/15 13:55:23   2565] Move report: Detail placement moves 1 insts, mean move: 1.60 um, max move: 1.60 um
[03/15 13:55:23   2565] 	Max move on inst (FE_OFC2203_out_23_): (320.20, 373.60) --> (321.80, 373.60)
[03/15 13:55:23   2565] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1709.4MB
[03/15 13:55:23   2565] Statistics of distance of Instance movement in refine placement:
[03/15 13:55:23   2565]   maximum (X+Y) =         1.60 um
[03/15 13:55:23   2565]   inst (FE_OFC2203_out_23_) with max move: (320.2, 373.6) -> (321.8, 373.6)
[03/15 13:55:23   2565]   mean    (X+Y) =         1.60 um
[03/15 13:55:23   2565] Summary Report:
[03/15 13:55:23   2565] Instances move: 1 (out of 32525 movable)
[03/15 13:55:23   2565] Mean displacement: 1.60 um
[03/15 13:55:23   2565] Max displacement: 1.60 um (Instance: FE_OFC2203_out_23_) (320.2, 373.6) -> (321.8, 373.6)
[03/15 13:55:23   2565] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
[03/15 13:55:23   2565] Total instances moved : 1
[03/15 13:55:23   2565] Total net bbox length = 4.971e+05 (2.286e+05 2.685e+05) (ext = 3.449e+04)
[03/15 13:55:23   2565] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1709.4MB
[03/15 13:55:23   2565] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1709.4MB) @(0:42:45 - 0:42:45).
[03/15 13:55:23   2565] *** Finished refinePlace (0:42:45 mem=1709.4M) ***
[03/15 13:55:23   2565] Finished re-routing un-routed nets (0:00:00.0 1709.4M)
[03/15 13:55:23   2565] 
[03/15 13:55:23   2565] 
[03/15 13:55:23   2565] Density : 0.8448
[03/15 13:55:23   2565] Max route overflow : 0.0000
[03/15 13:55:23   2565] 
[03/15 13:55:23   2565] 
[03/15 13:55:23   2565] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1709.4M) ***
[03/15 13:55:23   2565] DEBUG: @coeDRVCandCache::cleanup.
[03/15 13:55:24   2565] End: GigaOpt postEco DRV Optimization
[03/15 13:55:24   2565] GigaOpt: WNS changes after routing: -0.567 -> -0.691 (bump = 0.124)
[03/15 13:55:24   2565] Begin: GigaOpt postEco optimization
[03/15 13:55:24   2565] Info: 1 clock net  excluded from IPO operation.
[03/15 13:55:24   2565] PhyDesignGrid: maxLocalDensity 1.00
[03/15 13:55:24   2565] #spOpts: N=65 
[03/15 13:55:26   2568] *info: 1 clock net excluded
[03/15 13:55:26   2568] *info: 2 special nets excluded.
[03/15 13:55:26   2568] *info: 111 no-driver nets excluded.
[03/15 13:55:27   2569] ** GigaOpt Optimizer WNS Slack -0.691 TNS Slack -1136.411 Density 84.48
[03/15 13:55:27   2569] Optimizer WNS Pass 0
[03/15 13:55:27   2569] Active Path Group: reg2reg  
[03/15 13:55:27   2569] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:55:27   2569] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:55:27   2569] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:55:27   2569] |  -0.691|   -0.691|-1136.056|-1136.411|    84.48%|   0:00:00.0| 1692.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
[03/15 13:55:27   2569] |  -0.670|   -0.670|-1131.624|-1131.979|    84.48%|   0:00:00.0| 1692.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
[03/15 13:55:28   2569] |  -0.659|   -0.659|-1128.548|-1128.903|    84.49%|   0:00:01.0| 1692.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
[03/15 13:55:28   2570] |  -0.649|   -0.649|-1124.555|-1124.910|    84.50%|   0:00:00.0| 1692.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:55:29   2571] |  -0.648|   -0.648|-1119.259|-1119.614|    84.50%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/15 13:55:30   2571] |  -0.648|   -0.648|-1118.646|-1119.001|    84.50%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/15 13:55:30   2571] |  -0.648|   -0.648|-1118.009|-1118.364|    84.50%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/15 13:55:30   2571] |  -0.644|   -0.644|-1117.423|-1117.778|    84.50%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:55:30   2572] |  -0.644|   -0.644|-1117.411|-1117.767|    84.50%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:55:31   2572] |  -0.641|   -0.641|-1116.266|-1116.622|    84.51%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:55:31   2572] |  -0.641|   -0.641|-1115.713|-1116.068|    84.51%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:55:31   2572] |  -0.641|   -0.641|-1115.713|-1116.069|    84.51%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:55:31   2572] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:55:31   2572] 
[03/15 13:55:31   2572] *** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:04.0 mem=1681.4M) ***
[03/15 13:55:31   2572] Active Path Group: default 
[03/15 13:55:31   2572] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:55:31   2572] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:55:31   2572] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:55:31   2572] |  -0.022|   -0.641|  -0.355|-1116.069|    84.51%|   0:00:00.0| 1681.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_27_/D                      |
[03/15 13:55:31   2573] |   0.000|   -0.641|   0.000|-1115.714|    84.51%|   0:00:00.0| 1719.5M|   WC_VIEW|       NA| NA                                                 |
[03/15 13:55:31   2573] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:55:31   2573] 
[03/15 13:55:31   2573] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1719.5M) ***
[03/15 13:55:31   2573] 
[03/15 13:55:31   2573] *** Finished Optimize Step Cumulative (cpu=0:00:04.3 real=0:00:04.0 mem=1719.5M) ***
[03/15 13:55:31   2573] ** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -1115.714 Density 84.51
[03/15 13:55:32   2573] *** Starting refinePlace (0:42:54 mem=1719.5M) ***
[03/15 13:55:32   2573] Total net bbox length = 4.972e+05 (2.286e+05 2.686e+05) (ext = 3.449e+04)
[03/15 13:55:32   2573] Starting refinePlace ...
[03/15 13:55:32   2573] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:55:32   2573] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:55:32   2573] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1719.5MB) @(0:42:54 - 0:42:54).
[03/15 13:55:32   2573] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:55:32   2573] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1719.5MB
[03/15 13:55:32   2573] Statistics of distance of Instance movement in refine placement:
[03/15 13:55:32   2573]   maximum (X+Y) =         0.00 um
[03/15 13:55:32   2573]   mean    (X+Y) =         0.00 um
[03/15 13:55:32   2573] Summary Report:
[03/15 13:55:32   2573] Instances move: 0 (out of 32538 movable)
[03/15 13:55:32   2573] Mean displacement: 0.00 um
[03/15 13:55:32   2573] Max displacement: 0.00 um 
[03/15 13:55:32   2573] Total instances moved : 0
[03/15 13:55:32   2573] Total net bbox length = 4.972e+05 (2.286e+05 2.686e+05) (ext = 3.449e+04)
[03/15 13:55:32   2573] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1719.5MB
[03/15 13:55:32   2573] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1719.5MB) @(0:42:54 - 0:42:54).
[03/15 13:55:32   2573] *** Finished refinePlace (0:42:54 mem=1719.5M) ***
[03/15 13:55:32   2574] Finished re-routing un-routed nets (0:00:00.0 1719.5M)
[03/15 13:55:32   2574] 
[03/15 13:55:32   2574] 
[03/15 13:55:32   2574] Density : 0.8451
[03/15 13:55:32   2574] Max route overflow : 0.0000
[03/15 13:55:32   2574] 
[03/15 13:55:32   2574] 
[03/15 13:55:32   2574] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1719.5M) ***
[03/15 13:55:32   2574] ** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -1115.714 Density 84.51
[03/15 13:55:32   2574] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:55:32   2574] Layer 7 has 360 constrained nets 
[03/15 13:55:32   2574] **** End NDR-Layer Usage Statistics ****
[03/15 13:55:32   2574] 
[03/15 13:55:32   2574] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.7 real=0:00:05.0 mem=1719.5M) ***
[03/15 13:55:32   2574] 
[03/15 13:55:32   2574] End: GigaOpt postEco optimization
[03/15 13:55:33   2574] GigaOpt: WNS changes after postEco optimization: -0.567 -> -0.641 (bump = 0.074)
[03/15 13:55:33   2574] Begin: GigaOpt nonLegal postEco optimization
[03/15 13:55:33   2574] Info: 1 clock net  excluded from IPO operation.
[03/15 13:55:33   2574] PhyDesignGrid: maxLocalDensity 1.00
[03/15 13:55:33   2574] #spOpts: N=65 
[03/15 13:55:35   2576] *info: 1 clock net excluded
[03/15 13:55:35   2576] *info: 2 special nets excluded.
[03/15 13:55:35   2577] *info: 111 no-driver nets excluded.
[03/15 13:55:36   2578] ** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -1115.714 Density 84.51
[03/15 13:55:36   2578] Optimizer WNS Pass 0
[03/15 13:55:36   2578] Active Path Group: reg2reg  
[03/15 13:55:36   2578] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:55:36   2578] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:55:36   2578] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:55:36   2578] |  -0.641|   -0.641|-1115.714|-1115.714|    84.51%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:55:36   2578] |  -0.633|   -0.633|-1114.593|-1114.593|    84.51%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:55:39   2580] |  -0.631|   -0.631|-1108.743|-1108.743|    84.53%|   0:00:03.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:55:39   2581] |  -0.624|   -0.624|-1107.356|-1107.356|    84.54%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_/D   |
[03/15 13:55:46   2588] |  -0.621|   -0.621|-1097.041|-1097.041|    84.54%|   0:00:07.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:55:50   2591] |  -0.622|   -0.622|-1094.561|-1094.561|    84.56%|   0:00:04.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:55:50   2592] |  -0.622|   -0.622|-1094.399|-1094.399|    84.56%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:55:50   2592] |  -0.619|   -0.619|-1092.610|-1092.610|    84.59%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:55:51   2593] |  -0.619|   -0.619|-1092.394|-1092.394|    84.59%|   0:00:01.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:55:51   2593] |  -0.618|   -0.618|-1092.162|-1092.162|    84.59%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:55:53   2595] |  -0.618|   -0.618|-1089.457|-1089.457|    84.59%|   0:00:02.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:55:54   2595] |  -0.617|   -0.617|-1089.007|-1089.007|    84.62%|   0:00:01.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:55:54   2596] |  -0.617|   -0.617|-1088.911|-1088.911|    84.62%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:07   2609] |  -0.617|   -0.617|-1088.641|-1088.641|    84.64%|   0:00:13.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:11   2613] |  -0.617|   -0.617|-1088.467|-1088.467|    84.67%|   0:00:04.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:11   2613] |  -0.617|   -0.617|-1088.434|-1088.434|    84.68%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:13   2615] |  -0.617|   -0.617|-1088.315|-1088.315|    84.70%|   0:00:02.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:14   2616] |  -0.617|   -0.617|-1088.295|-1088.295|    84.71%|   0:00:01.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:15   2616] |  -0.617|   -0.617|-1088.274|-1088.274|    84.71%|   0:00:01.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:15   2617] |  -0.617|   -0.617|-1088.237|-1088.237|    84.71%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:15   2617] |  -0.617|   -0.617|-1088.237|-1088.237|    84.71%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:15   2617] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:56:15   2617] 
[03/15 13:56:15   2617] *** Finish Core Optimize Step (cpu=0:00:39.2 real=0:00:39.0 mem=1719.5M) ***
[03/15 13:56:15   2617] 
[03/15 13:56:15   2617] *** Finished Optimize Step Cumulative (cpu=0:00:39.2 real=0:00:39.0 mem=1719.5M) ***
[03/15 13:56:15   2617] ** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -1088.237 Density 84.71
[03/15 13:56:15   2617] *** Starting refinePlace (0:43:38 mem=1719.5M) ***
[03/15 13:56:15   2617] Total net bbox length = 4.977e+05 (2.290e+05 2.687e+05) (ext = 3.449e+04)
[03/15 13:56:15   2617] Starting refinePlace ...
[03/15 13:56:15   2617] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:56:15   2617] default core: bins with density >  0.75 = 83.9 % ( 463 / 552 )
[03/15 13:56:15   2617] Density distribution unevenness ratio = 4.339%
[03/15 13:56:16   2618]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 13:56:16   2618] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1719.5MB) @(0:43:38 - 0:43:38).
[03/15 13:56:16   2618] Move report: preRPlace moves 2014 insts, mean move: 0.73 um, max move: 5.40 um
[03/15 13:56:16   2618] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9122_0): (315.60, 337.60) --> (319.20, 339.40)
[03/15 13:56:16   2618] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/15 13:56:16   2618] Move report: Detail placement moves 2014 insts, mean move: 0.73 um, max move: 5.40 um
[03/15 13:56:16   2618] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9122_0): (315.60, 337.60) --> (319.20, 339.40)
[03/15 13:56:16   2618] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1719.5MB
[03/15 13:56:16   2618] Statistics of distance of Instance movement in refine placement:
[03/15 13:56:16   2618]   maximum (X+Y) =         5.40 um
[03/15 13:56:16   2618]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9122_0) with max move: (315.6, 337.6) -> (319.2, 339.4)
[03/15 13:56:16   2618]   mean    (X+Y) =         0.73 um
[03/15 13:56:16   2618] Summary Report:
[03/15 13:56:16   2618] Instances move: 2014 (out of 32639 movable)
[03/15 13:56:16   2618] Mean displacement: 0.73 um
[03/15 13:56:16   2618] Max displacement: 5.40 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9122_0) (315.6, 337.6) -> (319.2, 339.4)
[03/15 13:56:16   2618] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/15 13:56:16   2618] Total instances moved : 2014
[03/15 13:56:16   2618] Total net bbox length = 4.986e+05 (2.296e+05 2.690e+05) (ext = 3.449e+04)
[03/15 13:56:16   2618] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1719.5MB
[03/15 13:56:16   2618] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1719.5MB) @(0:43:38 - 0:43:38).
[03/15 13:56:16   2618] *** Finished refinePlace (0:43:38 mem=1719.5M) ***
[03/15 13:56:16   2618] Finished re-routing un-routed nets (0:00:00.0 1719.5M)
[03/15 13:56:16   2618] 
[03/15 13:56:16   2618] 
[03/15 13:56:16   2618] Density : 0.8471
[03/15 13:56:16   2618] Max route overflow : 0.0000
[03/15 13:56:16   2618] 
[03/15 13:56:16   2618] 
[03/15 13:56:16   2618] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1719.5M) ***
[03/15 13:56:17   2618] ** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -1088.237 Density 84.71
[03/15 13:56:17   2618] Optimizer WNS Pass 1
[03/15 13:56:17   2619] Active Path Group: reg2reg  
[03/15 13:56:17   2619] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:56:17   2619] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:56:17   2619] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:56:17   2619] |  -0.617|   -0.617|-1088.237|-1088.237|    84.71%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:20   2622] |  -0.618|   -0.618|-1087.863|-1087.863|    84.71%|   0:00:03.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:20   2622] |  -0.614|   -0.614|-1087.193|-1087.193|    84.71%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:27   2629] |  -0.611|   -0.611|-1084.888|-1084.888|    84.72%|   0:00:07.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:31   2633] |  -0.611|   -0.611|-1083.778|-1083.778|    84.73%|   0:00:04.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:31   2633] |  -0.611|   -0.611|-1083.765|-1083.765|    84.73%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:32   2634] |  -0.609|   -0.609|-1083.419|-1083.419|    84.78%|   0:00:01.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:56:35   2637] |  -0.609|   -0.609|-1080.775|-1080.775|    84.79%|   0:00:03.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:56:35   2637] |  -0.609|   -0.609|-1080.717|-1080.717|    84.78%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:56:35   2637] |  -0.609|   -0.609|-1080.288|-1080.288|    84.79%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 13:56:47   2649] |  -0.607|   -0.607|-1078.972|-1078.972|    84.84%|   0:00:12.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:49   2651] |  -0.607|   -0.607|-1077.691|-1077.691|    84.84%|   0:00:02.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:49   2651] |  -0.607|   -0.607|-1077.084|-1077.084|    84.84%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:56:50   2651] |  -0.607|   -0.607|-1077.055|-1077.055|    84.85%|   0:00:01.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:04   2665] |  -0.607|   -0.607|-1076.584|-1076.584|    84.90%|   0:00:14.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:07   2669] |  -0.607|   -0.607|-1076.493|-1076.493|    84.93%|   0:00:03.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:09   2671] |  -0.605|   -0.605|-1076.374|-1076.374|    84.96%|   0:00:02.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:10   2672] |  -0.605|   -0.605|-1076.079|-1076.079|    84.96%|   0:00:01.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:10   2672] |  -0.605|   -0.605|-1076.053|-1076.053|    84.97%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:12   2674] |  -0.605|   -0.605|-1076.051|-1076.051|    84.98%|   0:00:02.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:13   2674] |  -0.605|   -0.605|-1076.020|-1076.020|    84.99%|   0:00:01.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:13   2675] |  -0.605|   -0.605|-1076.010|-1076.010|    84.99%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:13   2675] |  -0.605|   -0.605|-1076.000|-1076.000|    84.99%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:14   2675] |  -0.605|   -0.605|-1074.973|-1074.973|    85.00%|   0:00:01.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:14   2676] |  -0.605|   -0.605|-1074.965|-1074.965|    85.00%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:14   2676] |  -0.605|   -0.605|-1074.958|-1074.958|    85.00%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:14   2676] |  -0.605|   -0.605|-1074.952|-1074.952|    85.00%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:14   2676] |  -0.605|   -0.605|-1074.946|-1074.946|    85.00%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:14   2676] |  -0.605|   -0.605|-1074.946|-1074.946|    85.00%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:14   2676] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:57:14   2676] 
[03/15 13:57:14   2676] *** Finish Core Optimize Step (cpu=0:00:57.7 real=0:00:57.0 mem=1719.5M) ***
[03/15 13:57:15   2676] 
[03/15 13:57:15   2676] *** Finished Optimize Step Cumulative (cpu=0:00:57.8 real=0:00:58.0 mem=1719.5M) ***
[03/15 13:57:15   2676] ** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -1074.946 Density 85.00
[03/15 13:57:15   2677] *** Starting refinePlace (0:44:37 mem=1719.5M) ***
[03/15 13:57:15   2677] Total net bbox length = 4.994e+05 (2.300e+05 2.694e+05) (ext = 3.449e+04)
[03/15 13:57:15   2677] Starting refinePlace ...
[03/15 13:57:15   2677] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:57:15   2677] default core: bins with density >  0.75 = 83.9 % ( 463 / 552 )
[03/15 13:57:15   2677] Density distribution unevenness ratio = 4.407%
[03/15 13:57:15   2677]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 13:57:15   2677] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1719.5MB) @(0:44:37 - 0:44:38).
[03/15 13:57:15   2677] Move report: preRPlace moves 3099 insts, mean move: 0.80 um, max move: 7.60 um
[03/15 13:57:15   2677] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U294): (418.80, 361.00) --> (422.80, 364.60)
[03/15 13:57:15   2677] 	Length: 9 sites, height: 1 rows, site name: core, cell type: ND2D3
[03/15 13:57:15   2677] wireLenOptFixPriorityInst 0 inst fixed
[03/15 13:57:16   2677] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:57:16   2677] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1719.5MB) @(0:44:38 - 0:44:38).
[03/15 13:57:16   2677] Move report: Detail placement moves 3099 insts, mean move: 0.80 um, max move: 7.60 um
[03/15 13:57:16   2677] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U294): (418.80, 361.00) --> (422.80, 364.60)
[03/15 13:57:16   2677] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1719.5MB
[03/15 13:57:16   2677] Statistics of distance of Instance movement in refine placement:
[03/15 13:57:16   2677]   maximum (X+Y) =         7.60 um
[03/15 13:57:16   2677]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U294) with max move: (418.8, 361) -> (422.8, 364.6)
[03/15 13:57:16   2677]   mean    (X+Y) =         0.80 um
[03/15 13:57:16   2677] Total instances flipped for legalization: 67
[03/15 13:57:16   2677] Summary Report:
[03/15 13:57:16   2677] Instances move: 3099 (out of 32771 movable)
[03/15 13:57:16   2677] Mean displacement: 0.80 um
[03/15 13:57:16   2677] Max displacement: 7.60 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U294) (418.8, 361) -> (422.8, 364.6)
[03/15 13:57:16   2677] 	Length: 9 sites, height: 1 rows, site name: core, cell type: ND2D3
[03/15 13:57:16   2677] Total instances moved : 3099
[03/15 13:57:16   2677] Total net bbox length = 5.009e+05 (2.311e+05 2.698e+05) (ext = 3.450e+04)
[03/15 13:57:16   2677] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1719.5MB
[03/15 13:57:16   2677] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1719.5MB) @(0:44:37 - 0:44:38).
[03/15 13:57:16   2677] *** Finished refinePlace (0:44:38 mem=1719.5M) ***
[03/15 13:57:16   2678] Finished re-routing un-routed nets (0:00:00.0 1719.5M)
[03/15 13:57:16   2678] 
[03/15 13:57:16   2678] 
[03/15 13:57:16   2678] Density : 0.8500
[03/15 13:57:16   2678] Max route overflow : 0.0000
[03/15 13:57:16   2678] 
[03/15 13:57:16   2678] 
[03/15 13:57:16   2678] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1719.5M) ***
[03/15 13:57:16   2678] ** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -1074.946 Density 85.00
[03/15 13:57:16   2678] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:57:16   2678] Layer 7 has 344 constrained nets 
[03/15 13:57:16   2678] **** End NDR-Layer Usage Statistics ****
[03/15 13:57:16   2678] 
[03/15 13:57:16   2678] *** Finish pre-CTS Setup Fixing (cpu=0:01:41 real=0:01:40 mem=1719.5M) ***
[03/15 13:57:16   2678] 
[03/15 13:57:16   2678] End: GigaOpt nonLegal postEco optimization
[03/15 13:57:17   2678] Design TNS changes after trial route: -994.631 -> -1074.845
[03/15 13:57:17   2678] Begin: GigaOpt TNS recovery
[03/15 13:57:17   2679] Info: 1 clock net  excluded from IPO operation.
[03/15 13:57:17   2679] PhyDesignGrid: maxLocalDensity 1.00
[03/15 13:57:17   2679] #spOpts: N=65 
[03/15 13:57:19   2681] *info: 1 clock net excluded
[03/15 13:57:19   2681] *info: 2 special nets excluded.
[03/15 13:57:19   2681] *info: 111 no-driver nets excluded.
[03/15 13:57:20   2682] ** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -1074.946 Density 85.00
[03/15 13:57:20   2682] Optimizer TNS Opt
[03/15 13:57:20   2682] Active Path Group: reg2reg  
[03/15 13:57:20   2682] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:57:20   2682] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:57:20   2682] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:57:20   2682] |  -0.605|   -0.605|-1074.946|-1074.946|    85.00%|   0:00:00.0| 1719.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:27   2689] |  -0.605|   -0.605|-1072.948|-1072.948|    85.01%|   0:00:07.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:28   2690] |  -0.605|   -0.605|-1071.805|-1071.805|    85.02%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:28   2690] |  -0.605|   -0.605|-1071.799|-1071.799|    85.02%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:32   2694] |  -0.605|   -0.605|-1070.594|-1070.594|    85.03%|   0:00:04.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/15 13:57:36   2698] |  -0.605|   -0.605|-1069.710|-1069.710|    85.04%|   0:00:04.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:37   2699] |  -0.605|   -0.605|-1069.618|-1069.618|    85.04%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 13:57:39   2701] |  -0.605|   -0.605|-1069.252|-1069.252|    85.04%|   0:00:02.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_/D   |
[03/15 13:57:39   2701] |  -0.605|   -0.605|-1068.684|-1068.684|    85.04%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_/D   |
[03/15 13:57:40   2702] |  -0.605|   -0.605|-1068.229|-1068.229|    85.04%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_/D   |
[03/15 13:57:40   2702] |  -0.605|   -0.605|-1068.166|-1068.166|    85.04%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_/D   |
[03/15 13:57:42   2704] |  -0.605|   -0.605|-1067.188|-1067.188|    85.05%|   0:00:02.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/15 13:57:44   2706] |  -0.605|   -0.605|-1066.513|-1066.513|    85.05%|   0:00:02.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_19_/D  |
[03/15 13:57:44   2706] |  -0.605|   -0.605|-1066.277|-1066.277|    85.05%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_19_/D  |
[03/15 13:57:45   2707] |  -0.605|   -0.605|-1065.108|-1065.108|    85.05%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_10_/D  |
[03/15 13:57:45   2707] |  -0.605|   -0.605|-1064.909|-1064.909|    85.05%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_10_/D  |
[03/15 13:57:46   2708] |  -0.605|   -0.605|-1064.779|-1064.779|    85.05%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
[03/15 13:57:46   2708] |  -0.605|   -0.605|-1064.630|-1064.630|    85.05%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
[03/15 13:57:47   2709] |  -0.605|   -0.605|-1062.957|-1062.957|    85.06%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_10_/D  |
[03/15 13:57:48   2710] |  -0.605|   -0.605|-1060.666|-1060.666|    85.06%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_11_/D  |
[03/15 13:57:49   2710] |  -0.605|   -0.605|-1059.815|-1059.815|    85.07%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_9_/D    |
[03/15 13:57:49   2711] |  -0.605|   -0.605|-1058.048|-1058.048|    85.07%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
[03/15 13:57:50   2712] |  -0.605|   -0.605|-1058.008|-1058.008|    85.08%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_8_/D   |
[03/15 13:57:50   2712] |  -0.605|   -0.605|-1057.997|-1057.997|    85.08%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_8_/D   |
[03/15 13:57:50   2712] |  -0.605|   -0.605|-1057.996|-1057.996|    85.08%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_8_/D   |
[03/15 13:57:52   2714] |  -0.605|   -0.605|-1057.060|-1057.060|    85.09%|   0:00:02.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_7_/D   |
[03/15 13:57:52   2714] |  -0.605|   -0.605|-1056.972|-1056.972|    85.09%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_7_/D   |
[03/15 13:57:52   2714] |  -0.605|   -0.605|-1056.679|-1056.679|    85.09%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
[03/15 13:57:53   2715] |  -0.605|   -0.605|-1056.532|-1056.532|    85.10%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
[03/15 13:57:54   2715] |  -0.605|   -0.605|-1056.484|-1056.484|    85.10%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_7_/D   |
[03/15 13:57:55   2716] |  -0.605|   -0.605|-1056.336|-1056.336|    85.11%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
[03/15 13:57:55   2717] |  -0.605|   -0.605|-1056.001|-1056.001|    85.11%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
[03/15 13:57:55   2717] |  -0.605|   -0.605|-1055.931|-1055.931|    85.11%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
[03/15 13:57:56   2717] |  -0.605|   -0.605|-1055.922|-1055.922|    85.11%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_6_/D   |
[03/15 13:57:56   2717] |  -0.605|   -0.605|-1055.918|-1055.918|    85.11%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_6_/D   |
[03/15 13:57:56   2718] |  -0.605|   -0.605|-1055.732|-1055.732|    85.11%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_6_/D    |
[03/15 13:57:57   2719] |  -0.605|   -0.605|-1055.457|-1055.457|    85.12%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
[03/15 13:57:57   2719] |  -0.605|   -0.605|-1055.456|-1055.456|    85.12%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
[03/15 13:57:59   2721] |  -0.605|   -0.605|-1055.756|-1055.756|    85.13%|   0:00:02.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D    |
[03/15 13:58:00   2722] |  -0.605|   -0.605|-1055.751|-1055.751|    85.14%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_6_/D    |
[03/15 13:58:00   2722] |  -0.605|   -0.605|-1055.742|-1055.742|    85.14%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
[03/15 13:58:00   2722] |  -0.605|   -0.605|-1055.741|-1055.741|    85.14%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
[03/15 13:58:01   2723] |  -0.605|   -0.605|-1055.738|-1055.738|    85.14%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_5_/D    |
[03/15 13:58:02   2723] |  -0.605|   -0.605|-1055.282|-1055.282|    85.14%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/15 13:58:02   2724] |  -0.605|   -0.605|-1055.279|-1055.279|    85.14%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/15 13:58:02   2724] |  -0.605|   -0.605|-1055.130|-1055.130|    85.15%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D    |
[03/15 13:58:03   2725] |  -0.605|   -0.605|-1054.970|-1054.970|    85.15%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/15 13:58:03   2725] |  -0.605|   -0.605|-1054.723|-1054.723|    85.15%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_4_/D   |
[03/15 13:58:03   2725] |  -0.605|   -0.605|-1054.713|-1054.713|    85.15%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_4_/D   |
[03/15 13:58:04   2726] |  -0.605|   -0.605|-1053.953|-1053.953|    85.16%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/15 13:58:04   2726] |  -0.605|   -0.605|-1053.869|-1053.869|    85.16%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_4_/D    |
[03/15 13:58:04   2726] |  -0.605|   -0.605|-1053.117|-1053.117|    85.16%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_4_/D    |
[03/15 13:58:04   2726] |  -0.605|   -0.605|-1052.974|-1052.974|    85.16%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D    |
[03/15 13:58:04   2726] |  -0.605|   -0.605|-1052.854|-1052.854|    85.16%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D    |
[03/15 13:58:05   2727] |  -0.605|   -0.605|-1052.683|-1052.683|    85.16%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/15 13:58:06   2727] |  -0.605|   -0.605|-1052.667|-1052.667|    85.16%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/15 13:58:06   2728] |  -0.605|   -0.605|-1052.550|-1052.550|    85.16%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/15 13:58:06   2728] |  -0.605|   -0.605|-1052.135|-1052.135|    85.16%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
[03/15 13:58:07   2729] |  -0.605|   -0.605|-1052.095|-1052.095|    85.16%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
[03/15 13:58:07   2729] |  -0.605|   -0.605|-1052.092|-1052.092|    85.16%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_2_/D   |
[03/15 13:58:07   2729] |  -0.605|   -0.605|-1052.081|-1052.081|    85.16%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_3_/D   |
[03/15 13:58:08   2729] |  -0.605|   -0.605|-1051.683|-1051.683|    85.16%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_2_/D   |
[03/15 13:58:08   2730] |  -0.605|   -0.605|-1051.140|-1051.140|    85.17%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_2_/D   |
[03/15 13:58:08   2730] |  -0.605|   -0.605|-1051.035|-1051.035|    85.17%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_2_/D   |
[03/15 13:58:09   2730] |  -0.605|   -0.605|-1051.031|-1051.031|    85.17%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/15 13:58:09   2731] |  -0.605|   -0.605|-1051.031|-1051.031|    85.17%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:58:09   2731] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:58:09   2731] 
[03/15 13:58:09   2731] *** Finish Core Optimize Step (cpu=0:00:48.7 real=0:00:49.0 mem=1681.4M) ***
[03/15 13:58:09   2731] 
[03/15 13:58:09   2731] *** Finished Optimize Step Cumulative (cpu=0:00:48.8 real=0:00:49.0 mem=1681.4M) ***
[03/15 13:58:09   2731] ** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -1051.031 Density 85.17
[03/15 13:58:09   2731] *** Starting refinePlace (0:45:31 mem=1681.4M) ***
[03/15 13:58:09   2731] Total net bbox length = 5.015e+05 (2.314e+05 2.701e+05) (ext = 3.450e+04)
[03/15 13:58:09   2731] Starting refinePlace ...
[03/15 13:58:09   2731] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:58:09   2731] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:58:09   2731] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1681.4MB) @(0:45:31 - 0:45:32).
[03/15 13:58:09   2731] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:58:09   2731] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1681.4MB
[03/15 13:58:09   2731] Statistics of distance of Instance movement in refine placement:
[03/15 13:58:09   2731]   maximum (X+Y) =         0.00 um
[03/15 13:58:09   2731]   mean    (X+Y) =         0.00 um
[03/15 13:58:09   2731] Summary Report:
[03/15 13:58:09   2731] Instances move: 0 (out of 32810 movable)
[03/15 13:58:09   2731] Mean displacement: 0.00 um
[03/15 13:58:09   2731] Max displacement: 0.00 um 
[03/15 13:58:09   2731] Total instances moved : 0
[03/15 13:58:09   2731] Total net bbox length = 5.015e+05 (2.314e+05 2.701e+05) (ext = 3.450e+04)
[03/15 13:58:09   2731] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1681.4MB
[03/15 13:58:09   2731] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1681.4MB) @(0:45:31 - 0:45:32).
[03/15 13:58:09   2731] *** Finished refinePlace (0:45:32 mem=1681.4M) ***
[03/15 13:58:09   2731] Finished re-routing un-routed nets (0:00:00.0 1681.4M)
[03/15 13:58:09   2731] 
[03/15 13:58:09   2731] 
[03/15 13:58:09   2731] Density : 0.8517
[03/15 13:58:09   2731] Max route overflow : 0.0000
[03/15 13:58:09   2731] 
[03/15 13:58:09   2731] 
[03/15 13:58:09   2731] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1681.4M) ***
[03/15 13:58:10   2732] ** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -1051.091 Density 85.17
[03/15 13:58:10   2732] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:58:10   2732] Layer 7 has 352 constrained nets 
[03/15 13:58:10   2732] **** End NDR-Layer Usage Statistics ****
[03/15 13:58:10   2732] 
[03/15 13:58:10   2732] *** Finish pre-CTS Setup Fixing (cpu=0:00:50.2 real=0:00:50.0 mem=1681.4M) ***
[03/15 13:58:10   2732] 
[03/15 13:58:10   2732] End: GigaOpt TNS recovery
[03/15 13:58:10   2732] GigaOpt: WNS changes after routing: -0.567 -> -0.605 (bump = 0.038)
[03/15 13:58:10   2732] Begin: GigaOpt postEco optimization
[03/15 13:58:10   2732] Info: 1 clock net  excluded from IPO operation.
[03/15 13:58:10   2732] PhyDesignGrid: maxLocalDensity 1.00
[03/15 13:58:10   2732] #spOpts: N=65 
[03/15 13:58:12   2734] *info: 1 clock net excluded
[03/15 13:58:12   2734] *info: 2 special nets excluded.
[03/15 13:58:12   2734] *info: 111 no-driver nets excluded.
[03/15 13:58:13   2735] ** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -1051.091 Density 85.17
[03/15 13:58:13   2735] Optimizer WNS Pass 0
[03/15 13:58:13   2735] Active Path Group: reg2reg  
[03/15 13:58:13   2735] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:58:13   2735] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:58:13   2735] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:58:13   2735] |  -0.605|   -0.605|-1051.091|-1051.091|    85.17%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:58:17   2740] |  -0.606|   -0.606|-1050.844|-1050.844|    85.17%|   0:00:04.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:58:18   2740] |  -0.604|   -0.604|-1050.877|-1050.877|    85.17%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:58:18   2741] |  -0.604|   -0.604|-1050.653|-1050.653|    85.17%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:58:19   2741] |  -0.603|   -0.603|-1050.449|-1050.449|    85.18%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:58:21   2743] |  -0.603|   -0.603|-1049.888|-1049.888|    85.19%|   0:00:02.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:58:21   2743] |  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:58:21   2743] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:58:21   2743] 
[03/15 13:58:21   2743] *** Finish Core Optimize Step (cpu=0:00:07.8 real=0:00:08.0 mem=1681.4M) ***
[03/15 13:58:21   2743] 
[03/15 13:58:21   2743] *** Finished Optimize Step Cumulative (cpu=0:00:07.8 real=0:00:08.0 mem=1681.4M) ***
[03/15 13:58:21   2743] ** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -1051.132 Density 85.20
[03/15 13:58:21   2743] *** Starting refinePlace (0:45:44 mem=1681.4M) ***
[03/15 13:58:21   2743] Total net bbox length = 5.017e+05 (2.315e+05 2.702e+05) (ext = 3.450e+04)
[03/15 13:58:21   2743] Starting refinePlace ...
[03/15 13:58:21   2743] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:58:22   2744] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:58:22   2744] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1681.4MB) @(0:45:44 - 0:45:44).
[03/15 13:58:22   2744] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:58:22   2744] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1681.4MB
[03/15 13:58:22   2744] Statistics of distance of Instance movement in refine placement:
[03/15 13:58:22   2744]   maximum (X+Y) =         0.00 um
[03/15 13:58:22   2744]   mean    (X+Y) =         0.00 um
[03/15 13:58:22   2744] Summary Report:
[03/15 13:58:22   2744] Instances move: 0 (out of 32825 movable)
[03/15 13:58:22   2744] Mean displacement: 0.00 um
[03/15 13:58:22   2744] Max displacement: 0.00 um 
[03/15 13:58:22   2744] Total instances moved : 0
[03/15 13:58:22   2744] Total net bbox length = 5.017e+05 (2.315e+05 2.702e+05) (ext = 3.450e+04)
[03/15 13:58:22   2744] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1681.4MB
[03/15 13:58:22   2744] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1681.4MB) @(0:45:44 - 0:45:44).
[03/15 13:58:22   2744] *** Finished refinePlace (0:45:44 mem=1681.4M) ***
[03/15 13:58:22   2744] Finished re-routing un-routed nets (0:00:00.0 1681.4M)
[03/15 13:58:22   2744] 
[03/15 13:58:22   2744] 
[03/15 13:58:22   2744] Density : 0.8520
[03/15 13:58:22   2744] Max route overflow : 0.0000
[03/15 13:58:22   2744] 
[03/15 13:58:22   2744] 
[03/15 13:58:22   2744] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1681.4M) ***
[03/15 13:58:22   2744] ** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -1051.132 Density 85.20
[03/15 13:58:22   2744] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:58:22   2744] Layer 7 has 354 constrained nets 
[03/15 13:58:22   2744] **** End NDR-Layer Usage Statistics ****
[03/15 13:58:22   2744] 
[03/15 13:58:22   2744] *** Finish pre-CTS Setup Fixing (cpu=0:00:09.2 real=0:00:09.0 mem=1681.4M) ***
[03/15 13:58:22   2744] 
[03/15 13:58:22   2744] End: GigaOpt postEco optimization
[03/15 13:58:22   2744] *** Steiner Routed Nets: 3.246%; Threshold: 100; Threshold for Hold: 100
[03/15 13:58:22   2744] Start to check current routing status for nets...
[03/15 13:58:22   2744] Using hname+ instead name for net compare
[03/15 13:58:22   2744] All nets are already routed correctly.
[03/15 13:58:22   2744] End to check current routing status for nets (mem=1647.0M)
[03/15 13:58:22   2744] Begin: GigaOpt Optimization in post-eco TNS mode
[03/15 13:58:22   2744] Info: 1 clock net  excluded from IPO operation.
[03/15 13:58:22   2744] PhyDesignGrid: maxLocalDensity 1.00
[03/15 13:58:22   2744] #spOpts: N=65 
[03/15 13:58:22   2744] Core basic site is core
[03/15 13:58:22   2744] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 13:58:24   2747] *info: 1 clock net excluded
[03/15 13:58:24   2747] *info: 2 special nets excluded.
[03/15 13:58:24   2747] *info: 111 no-driver nets excluded.
[03/15 13:58:25   2748] ** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -1051.132 Density 85.20
[03/15 13:58:25   2748] Optimizer TNS Opt
[03/15 13:58:26   2748] Active Path Group: reg2reg  
[03/15 13:58:26   2748] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:58:26   2748] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:58:26   2748] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:58:26   2748] |  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:58:28   2750] |  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:02.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
[03/15 13:58:28   2751] |  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_5_/D   |
[03/15 13:58:29   2751] |  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/15 13:58:29   2751] |  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_3_/D    |
[03/15 13:58:29   2751] |  -0.603|   -0.603|-1051.132|-1051.132|    85.20%|   0:00:00.0| 1681.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:58:29   2751] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:58:29   2751] 
[03/15 13:58:29   2751] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=1681.4M) ***
[03/15 13:58:29   2751] 
[03/15 13:58:29   2751] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:03.0 mem=1681.4M) ***
[03/15 13:58:29   2751] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:58:29   2751] Layer 7 has 354 constrained nets 
[03/15 13:58:29   2751] **** End NDR-Layer Usage Statistics ****
[03/15 13:58:29   2751] 
[03/15 13:58:29   2751] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=1681.4M) ***
[03/15 13:58:29   2751] 
[03/15 13:58:29   2751] End: GigaOpt Optimization in post-eco TNS mode
[03/15 13:58:29   2751] **optDesign ... cpu = 0:44:11, real = 0:44:08, mem = 1532.6M, totSessionCpu=0:45:52 **
[03/15 13:58:29   2751] ** Profile ** Start :  cpu=0:00:00.0, mem=1532.6M
[03/15 13:58:29   2751] ** Profile ** Other data :  cpu=0:00:00.1, mem=1530.6M
[03/15 13:58:29   2751] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1540.6M
[03/15 13:58:30   2752] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1540.6M
[03/15 13:58:30   2752] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.603  | -0.603  |  0.001  |
|           TNS (ns):| -1051.1 | -1051.1 |  0.000  |
|    Violating Paths:|  2269   |  2269   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.197%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1540.6M
[03/15 13:58:30   2752] Info: 1 clock net  excluded from IPO operation.
[03/15 13:58:30   2752] 
[03/15 13:58:30   2752] Begin Power Analysis
[03/15 13:58:30   2752] 
[03/15 13:58:30   2752]     0.00V	    VSS
[03/15 13:58:30   2752]     0.90V	    VDD
[03/15 13:58:30   2752] Begin Processing Timing Library for Power Calculation
[03/15 13:58:30   2752] 
[03/15 13:58:30   2752] Begin Processing Timing Library for Power Calculation
[03/15 13:58:30   2752] 
[03/15 13:58:30   2752] 
[03/15 13:58:30   2752] 
[03/15 13:58:30   2752] Begin Processing Power Net/Grid for Power Calculation
[03/15 13:58:30   2752] 
[03/15 13:58:30   2752] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.14MB/1239.14MB)
[03/15 13:58:30   2752] 
[03/15 13:58:30   2752] Begin Processing Timing Window Data for Power Calculation
[03/15 13:58:30   2752] 
[03/15 13:58:30   2753] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.14MB/1239.14MB)
[03/15 13:58:30   2753] 
[03/15 13:58:30   2753] Begin Processing User Attributes
[03/15 13:58:30   2753] 
[03/15 13:58:30   2753] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.14MB/1239.14MB)
[03/15 13:58:30   2753] 
[03/15 13:58:30   2753] Begin Processing Signal Activity
[03/15 13:58:30   2753] 
[03/15 13:58:32   2754] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1240.20MB/1240.20MB)
[03/15 13:58:32   2754] 
[03/15 13:58:32   2754] Begin Power Computation
[03/15 13:58:32   2754] 
[03/15 13:58:32   2754]       ----------------------------------------------------------
[03/15 13:58:32   2754]       # of cell(s) missing both power/leakage table: 0
[03/15 13:58:32   2754]       # of cell(s) missing power table: 0
[03/15 13:58:32   2754]       # of cell(s) missing leakage table: 0
[03/15 13:58:32   2754]       # of MSMV cell(s) missing power_level: 0
[03/15 13:58:32   2754]       ----------------------------------------------------------
[03/15 13:58:32   2754] 
[03/15 13:58:32   2754] 
[03/15 13:58:36   2758] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1240.29MB/1240.29MB)
[03/15 13:58:36   2758] 
[03/15 13:58:36   2758] Begin Processing User Attributes
[03/15 13:58:36   2758] 
[03/15 13:58:36   2758] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1240.29MB/1240.29MB)
[03/15 13:58:36   2758] 
[03/15 13:58:36   2758] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1240.29MB/1240.29MB)
[03/15 13:58:36   2758] 
[03/15 13:58:37   2759]   Timing Snapshot: (REF)
[03/15 13:58:37   2759]      Weighted WNS: -0.603
[03/15 13:58:37   2759]       All  PG WNS: -0.603
[03/15 13:58:37   2759]       High PG WNS: -0.603
[03/15 13:58:37   2759]       All  PG TNS: -1051.133
[03/15 13:58:37   2759]       High PG TNS: -1051.133
[03/15 13:58:37   2759]          Tran DRV: 0
[03/15 13:58:37   2759]           Cap DRV: 0
[03/15 13:58:37   2759]        Fanout DRV: 0
[03/15 13:58:37   2759]            Glitch: 0
[03/15 13:58:37   2759]    Category Slack: { [L, -0.603] [H, -0.603] }
[03/15 13:58:37   2759] 
[03/15 13:58:37   2759] Begin: Power Optimization
[03/15 13:58:37   2759] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:58:37   2759] #spOpts: N=65 mergeVia=F 
[03/15 13:58:38   2760] Reclaim Optimization WNS Slack -0.603  TNS Slack -1051.132 Density 85.20
[03/15 13:58:38   2760] +----------+---------+--------+---------+------------+--------+
[03/15 13:58:38   2760] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 13:58:38   2760] +----------+---------+--------+---------+------------+--------+
[03/15 13:58:38   2760] |    85.20%|        -|  -0.603|-1051.132|   0:00:00.0| 1689.4M|
[03/15 13:58:42   2764] |    85.20%|        0|  -0.603|-1051.132|   0:00:04.0| 1689.4M|
[03/15 13:58:53   2776] |    85.20%|       22|  -0.603|-1050.950|   0:00:11.0| 1689.4M|
[03/15 13:59:16   2799] |    85.12%|       89|  -0.601|-1049.942|   0:00:23.0| 1683.4M|
[03/15 13:59:29   2811] |    85.06%|     2061|  -0.601|-1049.852|   0:00:13.0| 1688.5M|
[03/15 13:59:29   2811] +----------+---------+--------+---------+------------+--------+
[03/15 13:59:29   2811] Reclaim Optimization End WNS Slack -0.601  TNS Slack -1049.852 Density 85.06
[03/15 13:59:29   2811] 
[03/15 13:59:29   2811] ** Summary: Restruct = 89 Buffer Deletion = 0 Declone = 0 Resize = 2097 **
[03/15 13:59:29   2811] --------------------------------------------------------------
[03/15 13:59:29   2811] |                                   | Total     | Sequential |
[03/15 13:59:29   2811] --------------------------------------------------------------
[03/15 13:59:29   2811] | Num insts resized                 |    1820  |       1    |
[03/15 13:59:29   2811] | Num insts undone                  |      36  |       0    |
[03/15 13:59:29   2811] | Num insts Downsized               |      90  |       1    |
[03/15 13:59:29   2811] | Num insts Samesized               |    1730  |       0    |
[03/15 13:59:29   2811] | Num insts Upsized                 |       0  |       0    |
[03/15 13:59:29   2811] | Num multiple commits+uncommits    |     205  |       -    |
[03/15 13:59:29   2811] --------------------------------------------------------------
[03/15 13:59:29   2811] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:59:29   2811] Layer 7 has 354 constrained nets 
[03/15 13:59:29   2811] **** End NDR-Layer Usage Statistics ****
[03/15 13:59:29   2811] ** Finished Core Power Optimization (cpu = 0:00:52.3) (real = 0:00:52.0) **
[03/15 13:59:29   2812] Executing incremental physical updates
[03/15 13:59:29   2812] #spOpts: N=65 mergeVia=F 
[03/15 13:59:29   2812] *** Starting refinePlace (0:46:52 mem=1654.1M) ***
[03/15 13:59:29   2812] Total net bbox length = 5.017e+05 (2.315e+05 2.701e+05) (ext = 3.477e+04)
[03/15 13:59:29   2812] default core: bins with density >  0.75 = 86.2 % ( 476 / 552 )
[03/15 13:59:29   2812] Density distribution unevenness ratio = 4.395%
[03/15 13:59:29   2812] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1654.1MB) @(0:46:52 - 0:46:52).
[03/15 13:59:29   2812] Starting refinePlace ...
[03/15 13:59:29   2812] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:59:29   2812] default core: bins with density >  0.75 = 84.1 % ( 464 / 552 )
[03/15 13:59:29   2812] Density distribution unevenness ratio = 4.385%
[03/15 13:59:30   2812]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 13:59:30   2812] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1654.1MB) @(0:46:52 - 0:46:53).
[03/15 13:59:30   2812] Move report: preRPlace moves 747 insts, mean move: 0.45 um, max move: 4.20 um
[03/15 13:59:30   2812] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5884_0): (366.80, 350.20) --> (364.40, 348.40)
[03/15 13:59:30   2812] 	Length: 9 sites, height: 1 rows, site name: core, cell type: IOA21D2
[03/15 13:59:30   2812] wireLenOptFixPriorityInst 0 inst fixed
[03/15 13:59:30   2812] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 13:59:30   2812] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1654.1MB) @(0:46:53 - 0:46:53).
[03/15 13:59:30   2812] Move report: Detail placement moves 747 insts, mean move: 0.45 um, max move: 4.20 um
[03/15 13:59:30   2812] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5884_0): (366.80, 350.20) --> (364.40, 348.40)
[03/15 13:59:30   2812] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1654.1MB
[03/15 13:59:30   2812] Statistics of distance of Instance movement in refine placement:
[03/15 13:59:30   2812]   maximum (X+Y) =         4.20 um
[03/15 13:59:30   2812]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5884_0) with max move: (366.8, 350.2) -> (364.4, 348.4)
[03/15 13:59:30   2812]   mean    (X+Y) =         0.45 um
[03/15 13:59:30   2812] Total instances flipped for legalization: 21
[03/15 13:59:30   2812] Summary Report:
[03/15 13:59:30   2812] Instances move: 747 (out of 32715 movable)
[03/15 13:59:30   2812] Mean displacement: 0.45 um
[03/15 13:59:30   2812] Max displacement: 4.20 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5884_0) (366.8, 350.2) -> (364.4, 348.4)
[03/15 13:59:30   2812] 	Length: 9 sites, height: 1 rows, site name: core, cell type: IOA21D2
[03/15 13:59:30   2812] Total instances moved : 747
[03/15 13:59:30   2812] Total net bbox length = 5.018e+05 (2.316e+05 2.701e+05) (ext = 3.477e+04)
[03/15 13:59:30   2812] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1654.1MB
[03/15 13:59:30   2812] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1654.1MB) @(0:46:52 - 0:46:53).
[03/15 13:59:30   2812] *** Finished refinePlace (0:46:53 mem=1654.1M) ***
[03/15 13:59:31   2813]   Timing Snapshot: (TGT)
[03/15 13:59:31   2813]      Weighted WNS: -0.601
[03/15 13:59:31   2813]       All  PG WNS: -0.601
[03/15 13:59:31   2813]       High PG WNS: -0.601
[03/15 13:59:31   2813]       All  PG TNS: -1049.852
[03/15 13:59:31   2813]       High PG TNS: -1049.852
[03/15 13:59:31   2813]          Tran DRV: 0
[03/15 13:59:31   2813]           Cap DRV: 0
[03/15 13:59:31   2813]        Fanout DRV: 0
[03/15 13:59:31   2813]            Glitch: 0
[03/15 13:59:31   2813]    Category Slack: { [L, -0.601] [H, -0.601] }
[03/15 13:59:31   2813] 
[03/15 13:59:31   2813] Checking setup slack degradation ...
[03/15 13:59:31   2813] 
[03/15 13:59:31   2813] Recovery Manager:
[03/15 13:59:31   2813]   Low  Effort WNS Jump: 0.000 (REF: -0.603, TGT: -0.601, Threshold: 0.010) - Skip
[03/15 13:59:31   2813]   High Effort WNS Jump: 0.000 (REF: -0.603, TGT: -0.601, Threshold: 0.010) - Skip
[03/15 13:59:31   2813]   Low  Effort TNS Jump: 0.000 (REF: -1051.133, TGT: -1049.852, Threshold: 50.000) - Skip
[03/15 13:59:31   2813]   High Effort TNS Jump: 0.000 (REF: -1051.133, TGT: -1049.852, Threshold: 50.000) - Skip
[03/15 13:59:31   2813] 
[03/15 13:59:32   2814] Info: 1 clock net  excluded from IPO operation.
[03/15 13:59:32   2814] PhyDesignGrid: maxLocalDensity 0.98
[03/15 13:59:32   2814] #spOpts: N=65 mergeVia=F 
[03/15 13:59:34   2816] Info: 1 clock net  excluded from IPO operation.
[03/15 13:59:35   2817] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:59:35   2817] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 13:59:35   2817] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:59:35   2817] |  -0.601|   -0.601|-1049.852|-1049.852|    85.06%|   0:00:00.0| 1688.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/15 13:59:36   2818] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 13:59:36   2818] 
[03/15 13:59:36   2818] *** Finish pre-CTS Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1688.5M) ***
[03/15 13:59:36   2818] 
[03/15 13:59:36   2818] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1688.5M) ***
[03/15 13:59:36   2818] **** Begin NDR-Layer Usage Statistics ****
[03/15 13:59:36   2818] Layer 7 has 354 constrained nets 
[03/15 13:59:36   2818] **** End NDR-Layer Usage Statistics ****
[03/15 13:59:36   2818] 
[03/15 13:59:36   2818] Begin Power Analysis
[03/15 13:59:36   2818] 
[03/15 13:59:36   2818]     0.00V	    VSS
[03/15 13:59:36   2818]     0.90V	    VDD
[03/15 13:59:36   2818] Begin Processing Timing Library for Power Calculation
[03/15 13:59:36   2818] 
[03/15 13:59:36   2818] Begin Processing Timing Library for Power Calculation
[03/15 13:59:36   2818] 
[03/15 13:59:36   2818] 
[03/15 13:59:36   2818] 
[03/15 13:59:36   2818] Begin Processing Power Net/Grid for Power Calculation
[03/15 13:59:36   2818] 
[03/15 13:59:36   2818] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.24MB/1291.24MB)
[03/15 13:59:36   2818] 
[03/15 13:59:36   2818] Begin Processing Timing Window Data for Power Calculation
[03/15 13:59:36   2818] 
[03/15 13:59:36   2819] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.24MB/1291.24MB)
[03/15 13:59:36   2819] 
[03/15 13:59:36   2819] Begin Processing User Attributes
[03/15 13:59:36   2819] 
[03/15 13:59:36   2819] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.24MB/1291.24MB)
[03/15 13:59:36   2819] 
[03/15 13:59:36   2819] Begin Processing Signal Activity
[03/15 13:59:36   2819] 
[03/15 13:59:38   2820] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1291.67MB/1291.67MB)
[03/15 13:59:38   2820] 
[03/15 13:59:38   2820] Begin Power Computation
[03/15 13:59:38   2820] 
[03/15 13:59:38   2820]       ----------------------------------------------------------
[03/15 13:59:38   2820]       # of cell(s) missing both power/leakage table: 0
[03/15 13:59:38   2820]       # of cell(s) missing power table: 0
[03/15 13:59:38   2820]       # of cell(s) missing leakage table: 0
[03/15 13:59:38   2820]       # of MSMV cell(s) missing power_level: 0
[03/15 13:59:38   2820]       ----------------------------------------------------------
[03/15 13:59:38   2820] 
[03/15 13:59:38   2820] 
[03/15 13:59:42   2824] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1291.67MB/1291.67MB)
[03/15 13:59:42   2824] 
[03/15 13:59:42   2824] Begin Processing User Attributes
[03/15 13:59:42   2824] 
[03/15 13:59:42   2824] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.67MB/1291.67MB)
[03/15 13:59:42   2824] 
[03/15 13:59:42   2824] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1291.67MB/1291.67MB)
[03/15 13:59:42   2824] 
[03/15 13:59:42   2824] *** Finished Leakage Power Optimization (cpu=0:01:05, real=0:01:05, mem=1532.84M, totSessionCpu=0:47:05).
[03/15 13:59:42   2825] Extraction called for design 'core' of instances=32715 and nets=34787 using extraction engine 'preRoute' .
[03/15 13:59:42   2825] PreRoute RC Extraction called for design core.
[03/15 13:59:42   2825] RC Extraction called in multi-corner(2) mode.
[03/15 13:59:42   2825] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 13:59:42   2825] RCMode: PreRoute
[03/15 13:59:42   2825]       RC Corner Indexes            0       1   
[03/15 13:59:42   2825] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 13:59:42   2825] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 13:59:42   2825] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 13:59:42   2825] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 13:59:42   2825] Shrink Factor                : 1.00000
[03/15 13:59:42   2825] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 13:59:42   2825] Using capacitance table file ...
[03/15 13:59:42   2825] Initializing multi-corner capacitance tables ... 
[03/15 13:59:43   2825] Initializing multi-corner resistance tables ...
[03/15 13:59:43   2825] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1514.160M)
[03/15 13:59:43   2825] doiPBLastSyncSlave
[03/15 13:59:43   2825] #################################################################################
[03/15 13:59:43   2825] # Design Stage: PreRoute
[03/15 13:59:43   2825] # Design Name: core
[03/15 13:59:43   2825] # Design Mode: 65nm
[03/15 13:59:43   2825] # Analysis Mode: MMMC Non-OCV 
[03/15 13:59:43   2825] # Parasitics Mode: No SPEF/RCDB
[03/15 13:59:43   2825] # Signoff Settings: SI Off 
[03/15 13:59:43   2825] #################################################################################
[03/15 13:59:44   2826] AAE_INFO: 1 threads acquired from CTE.
[03/15 13:59:44   2826] Calculate delays in BcWc mode...
[03/15 13:59:44   2826] Topological Sorting (CPU = 0:00:00.1, MEM = 1521.2M, InitMEM = 1516.2M)
[03/15 13:59:48   2830] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 13:59:48   2830] End delay calculation. (MEM=1595.06 CPU=0:00:03.8 REAL=0:00:04.0)
[03/15 13:59:48   2830] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 1595.1M) ***
[03/15 13:59:49   2831] 
[03/15 13:59:49   2831] Begin Power Analysis
[03/15 13:59:49   2831] 
[03/15 13:59:49   2831]     0.00V	    VSS
[03/15 13:59:49   2831]     0.90V	    VDD
[03/15 13:59:49   2831] Begin Processing Timing Library for Power Calculation
[03/15 13:59:49   2831] 
[03/15 13:59:49   2831] Begin Processing Timing Library for Power Calculation
[03/15 13:59:49   2831] 
[03/15 13:59:49   2831] 
[03/15 13:59:49   2831] 
[03/15 13:59:49   2831] Begin Processing Power Net/Grid for Power Calculation
[03/15 13:59:49   2831] 
[03/15 13:59:49   2831] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1262.43MB/1262.43MB)
[03/15 13:59:49   2831] 
[03/15 13:59:49   2831] Begin Processing Timing Window Data for Power Calculation
[03/15 13:59:49   2831] 
[03/15 13:59:49   2832] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1262.43MB/1262.43MB)
[03/15 13:59:49   2832] 
[03/15 13:59:49   2832] Begin Processing User Attributes
[03/15 13:59:49   2832] 
[03/15 13:59:49   2832] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1262.43MB/1262.43MB)
[03/15 13:59:49   2832] 
[03/15 13:59:49   2832] Begin Processing Signal Activity
[03/15 13:59:49   2832] 
[03/15 13:59:50   2833] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1263.20MB/1263.20MB)
[03/15 13:59:50   2833] 
[03/15 13:59:50   2833] Begin Power Computation
[03/15 13:59:50   2833] 
[03/15 13:59:50   2833]       ----------------------------------------------------------
[03/15 13:59:50   2833]       # of cell(s) missing both power/leakage table: 0
[03/15 13:59:50   2833]       # of cell(s) missing power table: 0
[03/15 13:59:50   2833]       # of cell(s) missing leakage table: 0
[03/15 13:59:50   2833]       # of MSMV cell(s) missing power_level: 0
[03/15 13:59:50   2833]       ----------------------------------------------------------
[03/15 13:59:50   2833] 
[03/15 13:59:50   2833] 
[03/15 13:59:54   2836] Ended Power Computation: (cpu=0:00:04, real=0:00:03, mem(process/total)=1263.20MB/1263.20MB)
[03/15 13:59:54   2836] 
[03/15 13:59:54   2836] Begin Processing User Attributes
[03/15 13:59:54   2836] 
[03/15 13:59:54   2836] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1263.20MB/1263.20MB)
[03/15 13:59:54   2836] 
[03/15 13:59:54   2836] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1263.20MB/1263.20MB)
[03/15 13:59:54   2836] 
[03/15 13:59:55   2837] <optDesign CMD> Restore Using all VT Cells
[03/15 13:59:55   2837] Reported timing to dir ./timingReports
[03/15 13:59:55   2837] **optDesign ... cpu = 0:45:36, real = 0:45:34, mem = 1537.8M, totSessionCpu=0:47:17 **
[03/15 13:59:55   2837] ** Profile ** Start :  cpu=0:00:00.0, mem=1537.8M
[03/15 13:59:55   2837] ** Profile ** Other data :  cpu=0:00:00.1, mem=1537.8M
[03/15 13:59:55   2837] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1545.8M
[03/15 13:59:56   2838] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1535.8M
[03/15 13:59:56   2839] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1535.8M
[03/15 13:59:56   2839] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.601  | -0.601  |  0.001  |
|           TNS (ns):| -1049.5 | -1049.5 |  0.000  |
|    Violating Paths:|  2270   |  2270   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.058%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1535.8M
[03/15 13:59:56   2839] **optDesign ... cpu = 0:45:38, real = 0:45:35, mem = 1533.8M, totSessionCpu=0:47:19 **
[03/15 13:59:56   2839] *** Finished optDesign ***
[03/15 13:59:56   2839] 
[03/15 13:59:56   2839] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:46:00 real=  0:45:58)
[03/15 13:59:56   2839] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.2 real=0:00:03.2)
[03/15 13:59:56   2839] 	OPT_RUNTIME:            reclaim (count = 12): (cpu=  0:01:44 real=  0:01:44)
[03/15 13:59:56   2839] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:02:40 real=  0:02:40)
[03/15 13:59:56   2839] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:04:27 real=  0:04:28)
[03/15 13:59:56   2839] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:08:03 real=  0:08:02)
[03/15 13:59:56   2839] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:08:05 real=  0:08:05)
[03/15 13:59:56   2839] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:24:29 real=  0:24:28)
[03/15 13:59:56   2839] 	OPT_RUNTIME:             wnsOpt (count = 10): (cpu=  0:23:52 real=  0:23:52)
[03/15 13:59:56   2839] 	OPT_RUNTIME:          phyUpdate (count = 15): (cpu=  0:01:30 real=  0:01:28)
[03/15 13:59:56   2839] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:05.9 real=0:00:06.0)
[03/15 13:59:56   2839] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:03:27 real=  0:03:26)
[03/15 13:59:56   2839] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:13 real=  0:01:13)
[03/15 13:59:56   2839] Info: pop threads available for lower-level modules during optimization.
[03/15 13:59:57   2839]  *** Writing scheduling file: 'scheduling_file.cts.5240' ***
[03/15 13:59:57   2839] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 13:59:57   2839] **place_opt_design ... cpu = 0:46:45, real = 0:46:43, mem = 1472.0M **
[03/15 13:59:57   2839] *** Finished GigaPlace ***
[03/15 13:59:57   2839] 
[03/15 13:59:57   2839] *** Summary of all messages that are not suppressed in this session:
[03/15 13:59:57   2839] Severity  ID               Count  Summary                                  
[03/15 13:59:57   2839] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/15 13:59:57   2839] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/15 13:59:57   2839] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/15 13:59:57   2839] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/15 13:59:57   2839] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/15 13:59:57   2839] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/15 13:59:57   2839] *** Message Summary: 10 warning(s), 0 error(s)
[03/15 13:59:57   2839] 
[03/15 13:59:57   2839] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/15 13:59:57   2839] #spOpts: N=65 
[03/15 13:59:57   2839] Core basic site is core
[03/15 13:59:57   2839]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/15 13:59:57   2839] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 13:59:57   2839] *INFO: Adding fillers to top-module.
[03/15 13:59:57   2839] *INFO:   Added 100 filler insts (cell DCAP32 / prefix FILLER).
[03/15 13:59:57   2839] *INFO:   Added 476 filler insts (cell DCAP16 / prefix FILLER).
[03/15 13:59:57   2839] *INFO:   Added 1677 filler insts (cell DCAP8 / prefix FILLER).
[03/15 13:59:57   2839] *INFO:   Added 2985 filler insts (cell DCAP4 / prefix FILLER).
[03/15 13:59:57   2839] *INFO:   Added 8782 filler insts (cell DCAP / prefix FILLER).
[03/15 13:59:57   2839] *INFO: Total 14020 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[03/15 13:59:57   2839] For 14020 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/15 13:59:57   2839] For 46735 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/15 13:59:57   2839] <CMD> saveDesign step3.enc
[03/15 13:59:58   2840] Writing Netlist "step3.enc.dat.tmp/core.v.gz" ...
[03/15 13:59:58   2840] Saving AAE Data ...
[03/15 13:59:58   2840] Saving scheduling_file.cts.5240 in step3.enc.dat/scheduling_file.cts
[03/15 13:59:58   2840] Saving preference file step3.enc.dat.tmp/gui.pref.tcl ...
[03/15 13:59:58   2840] Saving mode setting ...
[03/15 13:59:58   2840] Saving global file ...
[03/15 13:59:58   2840] Saving floorplan file ...
[03/15 13:59:58   2840] Saving Drc markers ...
[03/15 13:59:58   2840] ... No Drc file written since there is no markers found.
[03/15 13:59:58   2840] Saving placement file ...
[03/15 13:59:58   2840] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1472.0M) ***
[03/15 13:59:58   2840] Saving route file ...
[03/15 14:00:00   2841] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:02.0 mem=1472.0M) ***
[03/15 14:00:00   2841] Saving DEF file ...
[03/15 14:00:00   2841] Saving rc congestion map step3.enc.dat.tmp/core.congmap.gz ...
[03/15 14:00:00   2841] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 14:00:00   2841] 
[03/15 14:00:00   2841] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 14:00:00   2841] 
[03/15 14:00:00   2841] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 14:00:01   2842] Generated self-contained design step3.enc.dat.tmp
[03/15 14:00:01   2842] 
[03/15 14:00:01   2842] *** Summary of all messages that are not suppressed in this session:
[03/15 14:00:01   2842] Severity  ID               Count  Summary                                  
[03/15 14:00:01   2842] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 14:00:01   2842] ERROR     IMPOAX-142           2  %s                                       
[03/15 14:00:01   2842] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 14:00:01   2842] 
[03/15 14:00:25   2846] <CMD> saveDesign twozeroonePostPlacement.enc
[03/15 14:00:25   2847] Writing Netlist "twozeroonePostPlacement.enc.dat/core.v.gz" ...
[03/15 14:00:25   2847] Saving AAE Data ...
[03/15 14:00:25   2847] Saving scheduling_file.cts.5240 in twozeroonePostPlacement.enc.dat/scheduling_file.cts
[03/15 14:00:25   2847] Saving preference file twozeroonePostPlacement.enc.dat/gui.pref.tcl ...
[03/15 14:00:26   2847] Saving mode setting ...
[03/15 14:00:26   2847] Saving global file ...
[03/15 14:00:26   2847] Saving floorplan file ...
[03/15 14:00:26   2847] Saving Drc markers ...
[03/15 14:00:26   2847] ... No Drc file written since there is no markers found.
[03/15 14:00:26   2847] Saving placement file ...
[03/15 14:00:26   2847] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1477.8M) ***
[03/15 14:00:26   2847] Saving route file ...
[03/15 14:00:27   2848] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1477.8M) ***
[03/15 14:00:27   2848] Saving DEF file ...
[03/15 14:00:27   2848] Saving rc congestion map twozeroonePostPlacement.enc.dat/core.congmap.gz ...
[03/15 14:00:27   2848] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 14:00:27   2848] 
[03/15 14:00:27   2848] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 14:00:27   2848] 
[03/15 14:00:27   2848] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 14:00:27   2848] Generated self-contained design twozeroonePostPlacement.enc.dat
[03/15 14:00:27   2848] 
[03/15 14:00:27   2848] *** Summary of all messages that are not suppressed in this session:
[03/15 14:00:27   2848] Severity  ID               Count  Summary                                  
[03/15 14:00:27   2848] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 14:00:27   2848] ERROR     IMPOAX-142           2  %s                                       
[03/15 14:00:27   2848] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 14:00:27   2848] 
[03/15 14:01:17   2856] child process exited abnormally
[03/15 14:01:22   2857] child process exited abnormally
[03/15 14:01:36   2859] invalid command name "savDesign"
[03/15 14:01:41   2860] <CMD> saveDesign step2V2.tcl
[03/15 14:01:42   2860] Writing Netlist "step2V2.tcl.dat/core.v.gz" ...
[03/15 14:01:42   2860] Saving AAE Data ...
[03/15 14:01:42   2860] Saving scheduling_file.cts.5240 in step2V2.tcl.dat/scheduling_file.cts
[03/15 14:01:42   2860] Saving preference file step2V2.tcl.dat/gui.pref.tcl ...
[03/15 14:01:42   2860] Saving mode setting ...
[03/15 14:01:42   2860] Saving global file ...
[03/15 14:01:42   2860] Saving floorplan file ...
[03/15 14:01:42   2860] Saving Drc markers ...
[03/15 14:01:42   2860] ... No Drc file written since there is no markers found.
[03/15 14:01:42   2860] Saving placement file ...
[03/15 14:01:43   2861] *** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=1476.3M) ***
[03/15 14:01:43   2861] Saving route file ...
[03/15 14:01:44   2861] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1477.3M) ***
[03/15 14:01:44   2861] Saving DEF file ...
[03/15 14:01:44   2861] Saving rc congestion map step2V2.tcl.dat/core.congmap.gz ...
[03/15 14:01:44   2861] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 14:01:44   2861] 
[03/15 14:01:44   2861] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 14:01:44   2861] 
[03/15 14:01:44   2861] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 14:01:44   2861] Generated self-contained design step2V2.tcl.dat
[03/15 14:01:44   2861] 
[03/15 14:01:44   2861] *** Summary of all messages that are not suppressed in this session:
[03/15 14:01:44   2861] Severity  ID               Count  Summary                                  
[03/15 14:01:44   2861] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 14:01:44   2861] ERROR     IMPOAX-142           2  %s                                       
[03/15 14:01:44   2861] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 14:01:44   2861] 
[03/15 14:02:07   2865] invalid command name "sourec"
[03/15 14:02:12   2866] <CMD> set_ccopt_property -update_io_latency false
[03/15 14:02:12   2866] <CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
[03/15 14:02:12   2866] Creating clock tree spec for modes (timing configs): CON
[03/15 14:02:12   2866] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/15 14:02:12   2866] **ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..
[03/15 14:02:12   2866] 
[03/15 14:03:24   2877] <CMD> report_clocks
[03/15 14:03:34   2878] <CMD> report_clock_timing 
[03/15 14:03:34   2878] **ERROR: (TCLCMD-982):	Missing required argument '-type' in command 'report_clock_timing'
[03/15 14:03:34   2878] 
[03/15 14:04:39   2888] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/15 14:04:39   2888] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/15 14:04:39   2888] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/15 14:04:39   2888] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/15 14:04:39   2888] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/15 14:04:39   2888] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/15 14:04:39   2888] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/15 14:04:39   2888] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/15 14:04:39   2888] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/15 14:04:39   2888] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/15 14:04:39   2888] <CMD> routeDesign
[03/15 14:04:39   2888] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.39 (MB), peak = 1340.92 (MB)
[03/15 14:04:39   2888] #**INFO: setDesignMode -flowEffort standard
[03/15 14:04:39   2888] #**INFO: multi-cut via swapping  will be performed after routing.
[03/15 14:04:39   2888] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/15 14:04:39   2888] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/15 14:04:39   2888] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/15 14:04:39   2888] #spOpts: N=65 
[03/15 14:04:39   2888] Core basic site is core
[03/15 14:04:39   2888] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 14:04:39   2888] Begin checking placement ... (start mem=1479.8M, init mem=1479.8M)
[03/15 14:04:39   2888] *info: Placed = 46735         
[03/15 14:04:39   2888] *info: Unplaced = 0           
[03/15 14:04:39   2888] Placement Density:98.11%(169138/172390)
[03/15 14:04:39   2888] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1479.8M)
[03/15 14:04:39   2888] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/15 14:04:39   2888] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/15 14:04:39   2888] 
[03/15 14:04:39   2888] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/15 14:04:39   2888] *** Changed status on (0) nets in Clock.
[03/15 14:04:39   2888] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1479.8M) ***
[03/15 14:04:39   2888] 
[03/15 14:04:39   2888] globalDetailRoute
[03/15 14:04:39   2888] 
[03/15 14:04:39   2888] #setNanoRouteMode -drouteAutoStop true
[03/15 14:04:39   2888] #setNanoRouteMode -drouteFixAntenna true
[03/15 14:04:39   2888] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/15 14:04:39   2888] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/15 14:04:39   2888] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 14:04:39   2888] #setNanoRouteMode -routeWithSiDriven true
[03/15 14:04:39   2888] #setNanoRouteMode -routeWithTimingDriven true
[03/15 14:04:39   2888] #Start globalDetailRoute on Sat Mar 15 14:04:39 2025
[03/15 14:04:39   2888] #
[03/15 14:04:39   2888] #Generating timing data, please wait...
[03/15 14:04:39   2888] #34676 total nets, 0 already routed, 0 will ignore in trialRoute
[03/15 14:04:39   2888] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 14:04:41   2890] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 14:04:41   2890] #Dump tif for version 2.1
[03/15 14:04:47   2896] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/15 14:04:47   2896] End delay calculation. (MEM=1580.88 CPU=0:00:03.9 REAL=0:00:04.0)
[03/15 14:04:50   2899] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/15 14:04:50   2899] #Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1196.97 (MB), peak = 1340.92 (MB)
[03/15 14:04:50   2899] #Done generating timing data.
[03/15 14:04:51   2900] ### Net info: total nets: 34787
[03/15 14:04:51   2900] ### Net info: dirty nets: 1
[03/15 14:04:51   2900] ### Net info: marked as disconnected nets: 0
[03/15 14:04:51   2900] ### Net info: fully routed nets: 0
[03/15 14:04:51   2900] ### Net info: trivial (single pin) nets: 0
[03/15 14:04:51   2900] ### Net info: unrouted nets: 34787
[03/15 14:04:51   2900] ### Net info: re-extraction nets: 0
[03/15 14:04:51   2900] ### Net info: ignored nets: 0
[03/15 14:04:51   2900] ### Net info: skip routing nets: 0
[03/15 14:04:51   2900] #Start reading timing information from file .timing_file_5240.tif.gz ...
[03/15 14:04:51   2901] #Read in timing information for 243 ports, 32715 instances from timing file .timing_file_5240.tif.gz.
[03/15 14:04:51   2901] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 14:04:52   2901] #Start routing data preparation.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/15 14:04:52   2901] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/15 14:04:52   2901] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/15 14:04:52   2901] #Minimum voltage of a net in the design = 0.000.
[03/15 14:04:52   2901] #Maximum voltage of a net in the design = 1.100.
[03/15 14:04:52   2901] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 14:04:52   2901] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 14:04:52   2901] #Voltage range [0.000 - 1.100] has 34785 nets.
[03/15 14:05:14   2923] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 14:05:14   2923] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:05:14   2923] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:05:14   2923] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:05:14   2923] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:05:14   2923] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:05:14   2923] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 14:05:14   2923] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 14:05:14   2924] #355/34676 = 1% of signal nets have been set as priority nets
[03/15 14:05:14   2924] #Regenerating Ggrids automatically.
[03/15 14:05:15   2924] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 14:05:15   2924] #Using automatically generated G-grids.
[03/15 14:05:15   2924] #Done routing data preparation.
[03/15 14:05:15   2924] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1169.27 (MB), peak = 1340.92 (MB)
[03/15 14:05:15   2924] #Merging special wires...
[03/15 14:05:15   2924] #Number of eco nets is 0
[03/15 14:05:15   2924] #
[03/15 14:05:15   2924] #Start data preparation...
[03/15 14:05:15   2924] #
[03/15 14:05:15   2924] #Data preparation is done on Sat Mar 15 14:05:15 2025
[03/15 14:05:15   2924] #
[03/15 14:05:15   2924] #Analyzing routing resource...
[03/15 14:05:15   2924] #Routing resource analysis is done on Sat Mar 15 14:05:15 2025
[03/15 14:05:15   2924] #
[03/15 14:05:15   2924] #  Resource Analysis:
[03/15 14:05:15   2924] #
[03/15 14:05:15   2924] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 14:05:15   2924] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 14:05:15   2924] #  --------------------------------------------------------------
[03/15 14:05:15   2924] #  Metal 1        H        2089          80       21025    91.71%
[03/15 14:05:15   2924] #  Metal 2        V        2098          84       21025     0.73%
[03/15 14:05:15   2924] #  Metal 3        H        2169           0       21025     0.03%
[03/15 14:05:15   2924] #  Metal 4        V        2055         127       21025     1.37%
[03/15 14:05:15   2924] #  Metal 5        H        2169           0       21025     0.00%
[03/15 14:05:15   2924] #  Metal 6        V        2182           0       21025     0.00%
[03/15 14:05:15   2924] #  Metal 7        H         542           0       21025     0.00%
[03/15 14:05:15   2924] #  Metal 8        V         545           0       21025     0.00%
[03/15 14:05:15   2924] #  --------------------------------------------------------------
[03/15 14:05:15   2924] #  Total                  13850       1.66%  168200    11.73%
[03/15 14:05:15   2924] #
[03/15 14:05:15   2924] #
[03/15 14:05:15   2924] #
[03/15 14:05:15   2924] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1172.95 (MB), peak = 1340.92 (MB)
[03/15 14:05:15   2924] #
[03/15 14:05:15   2924] #start global routing iteration 1...
[03/15 14:05:16   2925] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1177.43 (MB), peak = 1340.92 (MB)
[03/15 14:05:16   2925] #
[03/15 14:05:16   2925] #start global routing iteration 2...
[03/15 14:05:26   2935] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1285.19 (MB), peak = 1340.92 (MB)
[03/15 14:05:26   2935] #
[03/15 14:05:26   2935] #start global routing iteration 3...
[03/15 14:05:30   2939] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1302.05 (MB), peak = 1340.92 (MB)
[03/15 14:05:30   2939] #
[03/15 14:05:30   2939] #
[03/15 14:05:30   2939] #Total number of trivial nets (e.g. < 2 pins) = 111 (skipped).
[03/15 14:05:30   2939] #Total number of routable nets = 34676.
[03/15 14:05:30   2939] #Total number of nets in the design = 34787.
[03/15 14:05:30   2939] #
[03/15 14:05:30   2939] #34676 routable nets have only global wires.
[03/15 14:05:30   2939] #373 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 14:05:30   2939] #
[03/15 14:05:30   2939] #Routed nets constraints summary:
[03/15 14:05:30   2939] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 14:05:30   2939] #------------------------------------------------
[03/15 14:05:30   2939] #        Rules   Misc Constraints   Unconstrained  
[03/15 14:05:30   2939] #------------------------------------------------
[03/15 14:05:30   2939] #      Default                373           34303  
[03/15 14:05:30   2939] #------------------------------------------------
[03/15 14:05:30   2939] #        Total                373           34303  
[03/15 14:05:30   2939] #------------------------------------------------
[03/15 14:05:30   2939] #
[03/15 14:05:30   2939] #Routing constraints summary of the whole design:
[03/15 14:05:30   2939] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 14:05:30   2939] #------------------------------------------------
[03/15 14:05:30   2939] #        Rules   Misc Constraints   Unconstrained  
[03/15 14:05:30   2939] #------------------------------------------------
[03/15 14:05:30   2939] #      Default                373           34303  
[03/15 14:05:30   2939] #------------------------------------------------
[03/15 14:05:30   2939] #        Total                373           34303  
[03/15 14:05:30   2939] #------------------------------------------------
[03/15 14:05:30   2939] #
[03/15 14:05:30   2939] #
[03/15 14:05:30   2939] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 14:05:30   2939] #
[03/15 14:05:30   2939] #                 OverCon       OverCon       OverCon       OverCon          
[03/15 14:05:30   2939] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/15 14:05:30   2939] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
[03/15 14:05:30   2939] #  --------------------------------------------------------------------------
[03/15 14:05:30   2939] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 14:05:30   2939] #   Metal 2    228(1.09%)     98(0.47%)     30(0.14%)      4(0.02%)   (1.72%)
[03/15 14:05:30   2939] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 14:05:30   2939] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 14:05:30   2939] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 14:05:30   2939] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 14:05:30   2939] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 14:05:30   2939] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 14:05:30   2939] #  --------------------------------------------------------------------------
[03/15 14:05:30   2939] #     Total    228(0.15%)     98(0.07%)     30(0.02%)      4(0.00%)   (0.24%)
[03/15 14:05:30   2939] #
[03/15 14:05:30   2939] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[03/15 14:05:30   2939] #  Overflow after GR: 0.00% H + 0.43% V
[03/15 14:05:30   2939] #
[03/15 14:05:30   2939] #Complete Global Routing.
[03/15 14:05:30   2939] #Total wire length = 584182 um.
[03/15 14:05:30   2939] #Total half perimeter of net bounding box = 545519 um.
[03/15 14:05:30   2939] #Total wire length on LAYER M1 = 670 um.
[03/15 14:05:30   2939] #Total wire length on LAYER M2 = 182766 um.
[03/15 14:05:30   2939] #Total wire length on LAYER M3 = 206458 um.
[03/15 14:05:30   2939] #Total wire length on LAYER M4 = 103695 um.
[03/15 14:05:30   2939] #Total wire length on LAYER M5 = 40413 um.
[03/15 14:05:30   2939] #Total wire length on LAYER M6 = 288 um.
[03/15 14:05:30   2939] #Total wire length on LAYER M7 = 22590 um.
[03/15 14:05:30   2939] #Total wire length on LAYER M8 = 27303 um.
[03/15 14:05:30   2939] #Total number of vias = 205244
[03/15 14:05:30   2939] #Up-Via Summary (total 205244):
[03/15 14:05:30   2939] #           
[03/15 14:05:30   2939] #-----------------------
[03/15 14:05:30   2939] #  Metal 1       111190
[03/15 14:05:30   2939] #  Metal 2        65324
[03/15 14:05:30   2939] #  Metal 3        11599
[03/15 14:05:30   2939] #  Metal 4         5405
[03/15 14:05:30   2939] #  Metal 5         4122
[03/15 14:05:30   2939] #  Metal 6         4104
[03/15 14:05:30   2939] #  Metal 7         3500
[03/15 14:05:30   2939] #-----------------------
[03/15 14:05:30   2939] #                205244 
[03/15 14:05:30   2939] #
[03/15 14:05:30   2939] #Max overcon = 8 tracks.
[03/15 14:05:30   2939] #Total overcon = 0.24%.
[03/15 14:05:30   2939] #Worst layer Gcell overcon rate = 0.00%.
[03/15 14:05:30   2939] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1302.09 (MB), peak = 1340.92 (MB)
[03/15 14:05:30   2939] #
[03/15 14:05:30   2939] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.89 (MB), peak = 1340.92 (MB)
[03/15 14:05:30   2939] #Start Track Assignment.
[03/15 14:05:34   2943] #Done with 46321 horizontal wires in 2 hboxes and 51667 vertical wires in 2 hboxes.
[03/15 14:05:37   2947] #Done with 9979 horizontal wires in 2 hboxes and 10290 vertical wires in 2 hboxes.
[03/15 14:05:38   2947] #Complete Track Assignment.
[03/15 14:05:38   2947] #Total wire length = 616921 um.
[03/15 14:05:38   2947] #Total half perimeter of net bounding box = 545519 um.
[03/15 14:05:38   2947] #Total wire length on LAYER M1 = 24986 um.
[03/15 14:05:38   2947] #Total wire length on LAYER M2 = 181865 um.
[03/15 14:05:38   2947] #Total wire length on LAYER M3 = 214181 um.
[03/15 14:05:38   2947] #Total wire length on LAYER M4 = 104406 um.
[03/15 14:05:38   2947] #Total wire length on LAYER M5 = 40716 um.
[03/15 14:05:38   2947] #Total wire length on LAYER M6 = 299 um.
[03/15 14:05:38   2947] #Total wire length on LAYER M7 = 22888 um.
[03/15 14:05:38   2947] #Total wire length on LAYER M8 = 27581 um.
[03/15 14:05:38   2947] #Total number of vias = 205244
[03/15 14:05:38   2947] #Up-Via Summary (total 205244):
[03/15 14:05:38   2947] #           
[03/15 14:05:38   2947] #-----------------------
[03/15 14:05:38   2947] #  Metal 1       111190
[03/15 14:05:38   2947] #  Metal 2        65324
[03/15 14:05:38   2947] #  Metal 3        11599
[03/15 14:05:38   2947] #  Metal 4         5405
[03/15 14:05:38   2947] #  Metal 5         4122
[03/15 14:05:38   2947] #  Metal 6         4104
[03/15 14:05:38   2947] #  Metal 7         3500
[03/15 14:05:38   2947] #-----------------------
[03/15 14:05:38   2947] #                205244 
[03/15 14:05:38   2947] #
[03/15 14:05:38   2947] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1229.55 (MB), peak = 1340.92 (MB)
[03/15 14:05:38   2947] #
[03/15 14:05:38   2947] #Cpu time = 00:00:46
[03/15 14:05:38   2947] #Elapsed time = 00:00:46
[03/15 14:05:38   2947] #Increased memory = 83.74 (MB)
[03/15 14:05:38   2947] #Total memory = 1229.59 (MB)
[03/15 14:05:38   2947] #Peak memory = 1340.92 (MB)
[03/15 14:05:39   2948] #routeSiEffort set to medium
[03/15 14:05:39   2948] #
[03/15 14:05:39   2948] #Start Detail Routing..
[03/15 14:05:39   2948] #start initial detail routing ...
[03/15 14:10:28   3238] #    number of violations = 14
[03/15 14:10:28   3238] #
[03/15 14:10:28   3238] #    By Layer and Type :
[03/15 14:10:28   3238] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[03/15 14:10:28   3238] #	M1            0        1        0        1        2
[03/15 14:10:28   3238] #	M2            3        2        7        0       12
[03/15 14:10:28   3238] #	Totals        3        3        7        1       14
[03/15 14:10:28   3238] #cpu time = 00:04:50, elapsed time = 00:04:50, memory = 1279.54 (MB), peak = 1340.92 (MB)
[03/15 14:10:28   3238] #start 1st optimization iteration ...
[03/15 14:10:30   3239] #    number of violations = 2
[03/15 14:10:30   3239] #
[03/15 14:10:30   3239] #    By Layer and Type :
[03/15 14:10:30   3239] #	         EOLSpc    Short   Totals
[03/15 14:10:30   3239] #	M1            1        0        1
[03/15 14:10:30   3239] #	M2            0        1        1
[03/15 14:10:30   3239] #	Totals        1        1        2
[03/15 14:10:30   3239] #    number of process antenna violations = 4
[03/15 14:10:30   3239] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1239.21 (MB), peak = 1340.92 (MB)
[03/15 14:10:30   3239] #start 2nd optimization iteration ...
[03/15 14:10:30   3239] #    number of violations = 0
[03/15 14:10:30   3239] #    number of process antenna violations = 4
[03/15 14:10:30   3239] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1235.21 (MB), peak = 1340.92 (MB)
[03/15 14:10:30   3239] #start 3rd optimization iteration ...
[03/15 14:10:30   3239] #    number of violations = 0
[03/15 14:10:30   3239] #    number of process antenna violations = 4
[03/15 14:10:30   3239] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.12 (MB), peak = 1340.92 (MB)
[03/15 14:10:30   3239] #start 4th optimization iteration ...
[03/15 14:10:30   3240] #    number of violations = 0
[03/15 14:10:30   3240] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.62 (MB), peak = 1340.92 (MB)
[03/15 14:10:31   3240] #Complete Detail Routing.
[03/15 14:10:31   3240] #Total wire length = 631288 um.
[03/15 14:10:31   3240] #Total half perimeter of net bounding box = 545519 um.
[03/15 14:10:31   3240] #Total wire length on LAYER M1 = 1742 um.
[03/15 14:10:31   3240] #Total wire length on LAYER M2 = 184926 um.
[03/15 14:10:31   3240] #Total wire length on LAYER M3 = 214060 um.
[03/15 14:10:31   3240] #Total wire length on LAYER M4 = 143795 um.
[03/15 14:10:31   3240] #Total wire length on LAYER M5 = 45393 um.
[03/15 14:10:31   3240] #Total wire length on LAYER M6 = 2187 um.
[03/15 14:10:31   3240] #Total wire length on LAYER M7 = 16676 um.
[03/15 14:10:31   3240] #Total wire length on LAYER M8 = 22507 um.
[03/15 14:10:31   3240] #Total number of vias = 230360
[03/15 14:10:31   3240] #Total number of multi-cut vias = 2251 (  1.0%)
[03/15 14:10:31   3240] #Total number of single cut vias = 228109 ( 99.0%)
[03/15 14:10:31   3240] #Up-Via Summary (total 230360):
[03/15 14:10:31   3240] #                   single-cut          multi-cut      Total
[03/15 14:10:31   3240] #-----------------------------------------------------------
[03/15 14:10:31   3240] #  Metal 1      116115 ( 99.3%)       814 (  0.7%)     116929
[03/15 14:10:31   3240] #  Metal 2       85088 (100.0%)         0 (  0.0%)      85088
[03/15 14:10:31   3240] #  Metal 3       19444 (100.0%)         0 (  0.0%)      19444
[03/15 14:10:31   3240] #  Metal 4        3876 (100.0%)         0 (  0.0%)       3876
[03/15 14:10:31   3240] #  Metal 5         379 ( 20.9%)      1437 ( 79.1%)       1816
[03/15 14:10:31   3240] #  Metal 6        1751 (100.0%)         0 (  0.0%)       1751
[03/15 14:10:31   3240] #  Metal 7        1456 (100.0%)         0 (  0.0%)       1456
[03/15 14:10:31   3240] #-----------------------------------------------------------
[03/15 14:10:31   3240] #               228109 ( 99.0%)      2251 (  1.0%)     230360 
[03/15 14:10:31   3240] #
[03/15 14:10:31   3240] #Total number of DRC violations = 0
[03/15 14:10:31   3240] #Cpu time = 00:04:53
[03/15 14:10:31   3240] #Elapsed time = 00:04:53
[03/15 14:10:31   3240] #Increased memory = -16.07 (MB)
[03/15 14:10:31   3240] #Total memory = 1213.53 (MB)
[03/15 14:10:31   3240] #Peak memory = 1340.92 (MB)
[03/15 14:10:31   3240] #
[03/15 14:10:31   3240] #start routing for process antenna violation fix ...
[03/15 14:10:32   3241] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1215.29 (MB), peak = 1340.92 (MB)
[03/15 14:10:32   3241] #
[03/15 14:10:32   3241] #Total wire length = 631288 um.
[03/15 14:10:32   3241] #Total half perimeter of net bounding box = 545519 um.
[03/15 14:10:32   3241] #Total wire length on LAYER M1 = 1742 um.
[03/15 14:10:32   3241] #Total wire length on LAYER M2 = 184926 um.
[03/15 14:10:32   3241] #Total wire length on LAYER M3 = 214060 um.
[03/15 14:10:32   3241] #Total wire length on LAYER M4 = 143795 um.
[03/15 14:10:32   3241] #Total wire length on LAYER M5 = 45393 um.
[03/15 14:10:32   3241] #Total wire length on LAYER M6 = 2187 um.
[03/15 14:10:32   3241] #Total wire length on LAYER M7 = 16676 um.
[03/15 14:10:32   3241] #Total wire length on LAYER M8 = 22507 um.
[03/15 14:10:32   3241] #Total number of vias = 230360
[03/15 14:10:32   3241] #Total number of multi-cut vias = 2251 (  1.0%)
[03/15 14:10:32   3241] #Total number of single cut vias = 228109 ( 99.0%)
[03/15 14:10:32   3241] #Up-Via Summary (total 230360):
[03/15 14:10:32   3241] #                   single-cut          multi-cut      Total
[03/15 14:10:32   3241] #-----------------------------------------------------------
[03/15 14:10:32   3241] #  Metal 1      116115 ( 99.3%)       814 (  0.7%)     116929
[03/15 14:10:32   3241] #  Metal 2       85088 (100.0%)         0 (  0.0%)      85088
[03/15 14:10:32   3241] #  Metal 3       19444 (100.0%)         0 (  0.0%)      19444
[03/15 14:10:32   3241] #  Metal 4        3876 (100.0%)         0 (  0.0%)       3876
[03/15 14:10:32   3241] #  Metal 5         379 ( 20.9%)      1437 ( 79.1%)       1816
[03/15 14:10:32   3241] #  Metal 6        1751 (100.0%)         0 (  0.0%)       1751
[03/15 14:10:32   3241] #  Metal 7        1456 (100.0%)         0 (  0.0%)       1456
[03/15 14:10:32   3241] #-----------------------------------------------------------
[03/15 14:10:32   3241] #               228109 ( 99.0%)      2251 (  1.0%)     230360 
[03/15 14:10:32   3241] #
[03/15 14:10:32   3241] #Total number of DRC violations = 0
[03/15 14:10:32   3241] #Total number of net violated process antenna rule = 0
[03/15 14:10:32   3241] #
[03/15 14:10:34   3243] #
[03/15 14:10:34   3243] #Start Post Route wire spreading..
[03/15 14:10:34   3243] #
[03/15 14:10:34   3243] #Start data preparation for wire spreading...
[03/15 14:10:34   3243] #
[03/15 14:10:34   3243] #Data preparation is done on Sat Mar 15 14:10:34 2025
[03/15 14:10:34   3243] #
[03/15 14:10:34   3243] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.30 (MB), peak = 1340.92 (MB)
[03/15 14:10:34   3243] #
[03/15 14:10:34   3243] #Start Post Route Wire Spread.
[03/15 14:10:37   3246] #Done with 7093 horizontal wires in 3 hboxes and 6224 vertical wires in 3 hboxes.
[03/15 14:10:37   3246] #Complete Post Route Wire Spread.
[03/15 14:10:37   3246] #
[03/15 14:10:37   3246] #Total wire length = 637080 um.
[03/15 14:10:37   3246] #Total half perimeter of net bounding box = 545519 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M1 = 1748 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M2 = 185823 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M3 = 216778 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M4 = 145411 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M5 = 45492 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M6 = 2188 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M7 = 16827 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M8 = 22814 um.
[03/15 14:10:37   3246] #Total number of vias = 230360
[03/15 14:10:37   3246] #Total number of multi-cut vias = 2251 (  1.0%)
[03/15 14:10:37   3246] #Total number of single cut vias = 228109 ( 99.0%)
[03/15 14:10:37   3246] #Up-Via Summary (total 230360):
[03/15 14:10:37   3246] #                   single-cut          multi-cut      Total
[03/15 14:10:37   3246] #-----------------------------------------------------------
[03/15 14:10:37   3246] #  Metal 1      116115 ( 99.3%)       814 (  0.7%)     116929
[03/15 14:10:37   3246] #  Metal 2       85088 (100.0%)         0 (  0.0%)      85088
[03/15 14:10:37   3246] #  Metal 3       19444 (100.0%)         0 (  0.0%)      19444
[03/15 14:10:37   3246] #  Metal 4        3876 (100.0%)         0 (  0.0%)       3876
[03/15 14:10:37   3246] #  Metal 5         379 ( 20.9%)      1437 ( 79.1%)       1816
[03/15 14:10:37   3246] #  Metal 6        1751 (100.0%)         0 (  0.0%)       1751
[03/15 14:10:37   3246] #  Metal 7        1456 (100.0%)         0 (  0.0%)       1456
[03/15 14:10:37   3246] #-----------------------------------------------------------
[03/15 14:10:37   3246] #               228109 ( 99.0%)      2251 (  1.0%)     230360 
[03/15 14:10:37   3246] #
[03/15 14:10:37   3246] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1266.79 (MB), peak = 1340.92 (MB)
[03/15 14:10:37   3246] #
[03/15 14:10:37   3246] #Post Route wire spread is done.
[03/15 14:10:37   3246] #Total wire length = 637080 um.
[03/15 14:10:37   3246] #Total half perimeter of net bounding box = 545519 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M1 = 1748 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M2 = 185823 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M3 = 216778 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M4 = 145411 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M5 = 45492 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M6 = 2188 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M7 = 16827 um.
[03/15 14:10:37   3246] #Total wire length on LAYER M8 = 22814 um.
[03/15 14:10:37   3246] #Total number of vias = 230360
[03/15 14:10:37   3246] #Total number of multi-cut vias = 2251 (  1.0%)
[03/15 14:10:37   3246] #Total number of single cut vias = 228109 ( 99.0%)
[03/15 14:10:37   3246] #Up-Via Summary (total 230360):
[03/15 14:10:37   3246] #                   single-cut          multi-cut      Total
[03/15 14:10:37   3246] #-----------------------------------------------------------
[03/15 14:10:37   3246] #  Metal 1      116115 ( 99.3%)       814 (  0.7%)     116929
[03/15 14:10:37   3246] #  Metal 2       85088 (100.0%)         0 (  0.0%)      85088
[03/15 14:10:37   3246] #  Metal 3       19444 (100.0%)         0 (  0.0%)      19444
[03/15 14:10:37   3246] #  Metal 4        3876 (100.0%)         0 (  0.0%)       3876
[03/15 14:10:37   3246] #  Metal 5         379 ( 20.9%)      1437 ( 79.1%)       1816
[03/15 14:10:37   3246] #  Metal 6        1751 (100.0%)         0 (  0.0%)       1751
[03/15 14:10:37   3246] #  Metal 7        1456 (100.0%)         0 (  0.0%)       1456
[03/15 14:10:37   3246] #-----------------------------------------------------------
[03/15 14:10:37   3246] #               228109 ( 99.0%)      2251 (  1.0%)     230360 
[03/15 14:10:37   3246] #
[03/15 14:10:38   3247] #
[03/15 14:10:38   3247] #Start DRC checking..
[03/15 14:10:57   3266] #    number of violations = 0
[03/15 14:10:57   3266] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1267.31 (MB), peak = 1340.92 (MB)
[03/15 14:10:57   3266] #CELL_VIEW core,init has no DRC violation.
[03/15 14:10:57   3266] #Total number of DRC violations = 0
[03/15 14:10:57   3266] #Total number of net violated process antenna rule = 0
[03/15 14:10:58   3267] #
[03/15 14:10:58   3267] #Start Post Route via swapping..
[03/15 14:11:34   3303] #    number of violations = 0
[03/15 14:11:34   3303] #cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1234.55 (MB), peak = 1340.92 (MB)
[03/15 14:11:38   3307] #    number of violations = 0
[03/15 14:11:38   3307] #cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1236.02 (MB), peak = 1340.92 (MB)
[03/15 14:11:38   3307] #CELL_VIEW core,init has 0 DRC violations
[03/15 14:11:38   3307] #Total number of DRC violations = 0
[03/15 14:11:38   3307] #Total number of process antenna violations = 42
[03/15 14:11:38   3307] #Post Route via swapping is done.
[03/15 14:11:38   3307] #Total wire length = 637080 um.
[03/15 14:11:38   3307] #Total half perimeter of net bounding box = 545519 um.
[03/15 14:11:38   3307] #Total wire length on LAYER M1 = 1748 um.
[03/15 14:11:38   3307] #Total wire length on LAYER M2 = 185823 um.
[03/15 14:11:38   3307] #Total wire length on LAYER M3 = 216778 um.
[03/15 14:11:38   3307] #Total wire length on LAYER M4 = 145411 um.
[03/15 14:11:38   3307] #Total wire length on LAYER M5 = 45492 um.
[03/15 14:11:38   3307] #Total wire length on LAYER M6 = 2188 um.
[03/15 14:11:38   3307] #Total wire length on LAYER M7 = 16827 um.
[03/15 14:11:38   3307] #Total wire length on LAYER M8 = 22814 um.
[03/15 14:11:38   3307] #Total number of vias = 230360
[03/15 14:11:38   3307] #Total number of multi-cut vias = 153445 ( 66.6%)
[03/15 14:11:38   3307] #Total number of single cut vias = 76915 ( 33.4%)
[03/15 14:11:38   3307] #Up-Via Summary (total 230360):
[03/15 14:11:38   3307] #                   single-cut          multi-cut      Total
[03/15 14:11:38   3307] #-----------------------------------------------------------
[03/15 14:11:38   3307] #  Metal 1       75951 ( 65.0%)     40978 ( 35.0%)     116929
[03/15 14:11:38   3307] #  Metal 2         707 (  0.8%)     84381 ( 99.2%)      85088
[03/15 14:11:38   3307] #  Metal 3          66 (  0.3%)     19378 ( 99.7%)      19444
[03/15 14:11:38   3307] #  Metal 4          52 (  1.3%)      3824 ( 98.7%)       3876
[03/15 14:11:38   3307] #  Metal 5          11 (  0.6%)      1805 ( 99.4%)       1816
[03/15 14:11:38   3307] #  Metal 6          61 (  3.5%)      1690 ( 96.5%)       1751
[03/15 14:11:38   3307] #  Metal 7          67 (  4.6%)      1389 ( 95.4%)       1456
[03/15 14:11:38   3307] #-----------------------------------------------------------
[03/15 14:11:38   3307] #                76915 ( 33.4%)    153445 ( 66.6%)     230360 
[03/15 14:11:38   3307] #
[03/15 14:11:38   3307] #detailRoute Statistics:
[03/15 14:11:38   3307] #Cpu time = 00:06:00
[03/15 14:11:38   3307] #Elapsed time = 00:06:00
[03/15 14:11:38   3307] #Increased memory = 4.69 (MB)
[03/15 14:11:38   3307] #Total memory = 1234.28 (MB)
[03/15 14:11:38   3307] #Peak memory = 1340.92 (MB)
[03/15 14:11:39   3308] #
[03/15 14:11:39   3308] #globalDetailRoute statistics:
[03/15 14:11:39   3308] #Cpu time = 00:07:00
[03/15 14:11:39   3308] #Elapsed time = 00:06:59
[03/15 14:11:39   3308] #Increased memory = -25.90 (MB)
[03/15 14:11:39   3308] #Total memory = 1174.63 (MB)
[03/15 14:11:39   3308] #Peak memory = 1340.92 (MB)
[03/15 14:11:39   3308] #Number of warnings = 28
[03/15 14:11:39   3308] #Total number of warnings = 28
[03/15 14:11:39   3308] #Number of fails = 0
[03/15 14:11:39   3308] #Total number of fails = 0
[03/15 14:11:39   3308] #Complete globalDetailRoute on Sat Mar 15 14:11:39 2025
[03/15 14:11:39   3308] #
[03/15 14:11:39   3308] #routeDesign: cpu time = 00:07:00, elapsed time = 00:07:00, memory = 1174.65 (MB), peak = 1340.92 (MB)
[03/15 14:11:39   3308] 
[03/15 14:11:39   3308] *** Summary of all messages that are not suppressed in this session:
[03/15 14:11:39   3308] Severity  ID               Count  Summary                                  
[03/15 14:11:39   3308] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/15 14:11:39   3308] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/15 14:11:39   3308] *** Message Summary: 2 warning(s), 0 error(s)
[03/15 14:11:39   3308] 
[03/15 14:11:39   3308] <CMD> setExtractRCMode -engine postRoute
[03/15 14:11:39   3308] <CMD> extractRC
[03/15 14:11:39   3308] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 14:11:39   3308] Extraction called for design 'core' of instances=46735 and nets=34787 using extraction engine 'postRoute' at effort level 'low' .
[03/15 14:11:39   3308] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 14:11:39   3308] RC Extraction called in multi-corner(2) mode.
[03/15 14:11:39   3308] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 14:11:39   3308] Process corner(s) are loaded.
[03/15 14:11:39   3308]  Corner: Cmax
[03/15 14:11:39   3308]  Corner: Cmin
[03/15 14:11:39   3308] extractDetailRC Option : -outfile /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d  -extended
[03/15 14:11:39   3308] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 14:11:39   3308]       RC Corner Indexes            0       1   
[03/15 14:11:39   3308] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 14:11:39   3308] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 14:11:39   3308] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 14:11:39   3308] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 14:11:39   3308] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 14:11:39   3308] Shrink Factor                : 1.00000
[03/15 14:11:39   3308] Initializing multi-corner capacitance tables ... 
[03/15 14:11:39   3308] Initializing multi-corner resistance tables ...
[03/15 14:11:40   3309] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1516.1M)
[03/15 14:11:40   3309] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for storing RC.
[03/15 14:11:40   3309] Extracted 10.0005% (CPU Time= 0:00:00.8  MEM= 1580.7M)
[03/15 14:11:40   3309] Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1580.7M)
[03/15 14:11:40   3310] Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1580.7M)
[03/15 14:11:41   3310] Extracted 40.0004% (CPU Time= 0:00:01.6  MEM= 1580.7M)
[03/15 14:11:41   3310] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1580.7M)
[03/15 14:11:41   3310] Extracted 60.0005% (CPU Time= 0:00:02.0  MEM= 1580.7M)
[03/15 14:11:41   3311] Extracted 70.0004% (CPU Time= 0:00:02.4  MEM= 1584.7M)
[03/15 14:11:42   3311] Extracted 80.0005% (CPU Time= 0:00:02.9  MEM= 1584.7M)
[03/15 14:11:43   3312] Extracted 90.0004% (CPU Time= 0:00:03.6  MEM= 1584.7M)
[03/15 14:11:44   3313] Extracted 100% (CPU Time= 0:00:04.9  MEM= 1584.7M)
[03/15 14:11:44   3313] Number of Extracted Resistors     : 595902
[03/15 14:11:44   3313] Number of Extracted Ground Cap.   : 593643
[03/15 14:11:44   3313] Number of Extracted Coupling Cap. : 973252
[03/15 14:11:44   3313] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:11:44   3313] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 14:11:44   3313]  Corner: Cmax
[03/15 14:11:44   3313]  Corner: Cmin
[03/15 14:11:44   3313] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1568.7M)
[03/15 14:11:44   3313] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb_Filter.rcdb.d' for storing RC.
[03/15 14:11:44   3314] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 34676 times net's RC data read were performed.
[03/15 14:11:45   3314] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1568.727M)
[03/15 14:11:45   3314] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:11:45   3314] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1568.727M)
[03/15 14:11:45   3314] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:06.0  MEM: 1568.727M)
[03/15 14:11:45   3314] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/15 14:11:45   3314] <CMD> optDesign -postRoute -setup -hold
[03/15 14:11:45   3314] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 14:11:45   3314] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 14:11:45   3314] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 14:11:45   3314] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 14:11:45   3314] -setupDynamicPowerViewAsDefaultView false
[03/15 14:11:45   3314]                                            # bool, default=false, private
[03/15 14:11:45   3314] #spOpts: N=65 
[03/15 14:11:45   3314] Core basic site is core
[03/15 14:11:45   3314] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 14:11:46   3315] #spOpts: N=65 mergeVia=F 
[03/15 14:11:46   3315] Switching SI Aware to true by default in postroute mode   
[03/15 14:11:46   3315] GigaOpt running with 1 threads.
[03/15 14:11:46   3315] Info: 1 threads available for lower-level modules during optimization.
[03/15 14:11:46   3315] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 14:11:46   3315] 	Cell FILL1_LL, site bcore.
[03/15 14:11:46   3315] 	Cell FILL_NW_HH, site bcore.
[03/15 14:11:46   3315] 	Cell FILL_NW_LL, site bcore.
[03/15 14:11:46   3315] 	Cell GFILL, site gacore.
[03/15 14:11:46   3315] 	Cell GFILL10, site gacore.
[03/15 14:11:46   3315] 	Cell GFILL2, site gacore.
[03/15 14:11:46   3315] 	Cell GFILL3, site gacore.
[03/15 14:11:46   3315] 	Cell GFILL4, site gacore.
[03/15 14:11:46   3315] 	Cell LVLLHCD1, site bcore.
[03/15 14:11:46   3315] 	Cell LVLLHCD2, site bcore.
[03/15 14:11:46   3315] 	Cell LVLLHCD4, site bcore.
[03/15 14:11:46   3315] 	Cell LVLLHCD8, site bcore.
[03/15 14:11:46   3315] 	Cell LVLLHD1, site bcore.
[03/15 14:11:46   3315] 	Cell LVLLHD2, site bcore.
[03/15 14:11:46   3315] 	Cell LVLLHD4, site bcore.
[03/15 14:11:46   3315] 	Cell LVLLHD8, site bcore.
[03/15 14:11:46   3315] .
[03/15 14:11:46   3315] Initializing multi-corner capacitance tables ... 
[03/15 14:11:46   3315] Initializing multi-corner resistance tables ...
[03/15 14:11:46   3315] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/15 14:11:46   3315] Type 'man IMPOPT-7077' for more detail.
[03/15 14:11:47   3317] Effort level <high> specified for reg2reg path_group
[03/15 14:11:48   3317] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1564.3M, totSessionCpu=0:55:17 **
[03/15 14:11:48   3317] #Created 847 library cell signatures
[03/15 14:11:48   3317] #Created 34787 NETS and 0 SPECIALNETS signatures
[03/15 14:11:48   3317] #Created 46736 instance signatures
[03/15 14:11:48   3317] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.75 (MB), peak = 1340.92 (MB)
[03/15 14:11:48   3317] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.76 (MB), peak = 1340.92 (MB)
[03/15 14:11:48   3317] #spOpts: N=65 
[03/15 14:11:48   3317] Begin checking placement ... (start mem=1564.3M, init mem=1564.3M)
[03/15 14:11:48   3318] *info: Placed = 46735         
[03/15 14:11:48   3318] *info: Unplaced = 0           
[03/15 14:11:48   3318] Placement Density:98.11%(169138/172390)
[03/15 14:11:48   3318] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1564.3M)
[03/15 14:11:48   3318]  Initial DC engine is -> aae
[03/15 14:11:48   3318]  
[03/15 14:11:48   3318]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 14:11:48   3318]  
[03/15 14:11:48   3318]  
[03/15 14:11:48   3318]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 14:11:48   3318]  
[03/15 14:11:48   3318] Reset EOS DB
[03/15 14:11:48   3318] Ignoring AAE DB Resetting ...
[03/15 14:11:48   3318]  Set Options for AAE Based Opt flow 
[03/15 14:11:48   3318] *** optDesign -postRoute ***
[03/15 14:11:48   3318] DRC Margin: user margin 0.0; extra margin 0
[03/15 14:11:48   3318] Setup Target Slack: user slack 0
[03/15 14:11:48   3318] Hold Target Slack: user slack 0
[03/15 14:11:48   3318] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 14:11:48   3318] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 14:11:48   3318] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 14:11:48   3318] -setupDynamicPowerViewAsDefaultView false
[03/15 14:11:48   3318]                                            # bool, default=false, private
[03/15 14:11:48   3318] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/15 14:11:48   3318] Type 'man IMPOPT-3195' for more detail.
[03/15 14:11:49   3318] Include MVT Delays for Hold Opt
[03/15 14:11:49   3318] ** INFO : this run is activating 'postRoute' automaton
[03/15 14:11:49   3318] 
[03/15 14:11:49   3318] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/15 14:11:49   3318] 
[03/15 14:11:49   3318] Type 'man IMPOPT-3663' for more detail.
[03/15 14:11:49   3318] 
[03/15 14:11:49   3318] Power view               = WC_VIEW
[03/15 14:11:49   3318] Number of VT partitions  = 2
[03/15 14:11:49   3318] Standard cells in design = 811
[03/15 14:11:49   3318] Instances in design      = 32715
[03/15 14:11:49   3318] 
[03/15 14:11:49   3318] Instance distribution across the VT partitions:
[03/15 14:11:49   3318] 
[03/15 14:11:49   3318]  LVT : inst = 14012 (42.8%), cells = 335 (41%)
[03/15 14:11:49   3318]    Lib tcbn65gpluswc        : inst = 14012 (42.8%)
[03/15 14:11:49   3318] 
[03/15 14:11:49   3318]  HVT : inst = 18703 (57.2%), cells = 457 (56%)
[03/15 14:11:49   3318]    Lib tcbn65gpluswc        : inst = 18703 (57.2%)
[03/15 14:11:49   3318] 
[03/15 14:11:49   3318] Reporting took 0 sec
[03/15 14:11:49   3318] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 14:11:49   3318] Extraction called for design 'core' of instances=46735 and nets=34787 using extraction engine 'postRoute' at effort level 'low' .
[03/15 14:11:49   3318] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 14:11:49   3318] RC Extraction called in multi-corner(2) mode.
[03/15 14:11:49   3318] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 14:11:49   3318] Process corner(s) are loaded.
[03/15 14:11:49   3318]  Corner: Cmax
[03/15 14:11:49   3318]  Corner: Cmin
[03/15 14:11:49   3318] extractDetailRC Option : -outfile /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d -maxResLength 200  -extended
[03/15 14:11:49   3318] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 14:11:49   3318]       RC Corner Indexes            0       1   
[03/15 14:11:49   3318] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 14:11:49   3318] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 14:11:49   3318] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 14:11:49   3318] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 14:11:49   3318] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 14:11:49   3318] Shrink Factor                : 1.00000
[03/15 14:11:49   3319] Initializing multi-corner capacitance tables ... 
[03/15 14:11:49   3319] Initializing multi-corner resistance tables ...
[03/15 14:11:50   3319] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1539.4M)
[03/15 14:11:50   3319] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for storing RC.
[03/15 14:11:50   3320] Extracted 10.0005% (CPU Time= 0:00:00.9  MEM= 1588.1M)
[03/15 14:11:50   3320] Extracted 20.0004% (CPU Time= 0:00:01.1  MEM= 1588.1M)
[03/15 14:11:51   3320] Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1588.1M)
[03/15 14:11:51   3320] Extracted 40.0004% (CPU Time= 0:00:01.6  MEM= 1588.1M)
[03/15 14:11:51   3321] Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1588.1M)
[03/15 14:11:51   3321] Extracted 60.0005% (CPU Time= 0:00:02.1  MEM= 1588.1M)
[03/15 14:11:52   3321] Extracted 70.0004% (CPU Time= 0:00:02.5  MEM= 1592.1M)
[03/15 14:11:52   3322] Extracted 80.0005% (CPU Time= 0:00:03.0  MEM= 1592.1M)
[03/15 14:11:53   3322] Extracted 90.0004% (CPU Time= 0:00:03.7  MEM= 1592.1M)
[03/15 14:11:54   3324] Extracted 100% (CPU Time= 0:00:05.0  MEM= 1594.1M)
[03/15 14:11:54   3324] Number of Extracted Resistors     : 595902
[03/15 14:11:54   3324] Number of Extracted Ground Cap.   : 593643
[03/15 14:11:54   3324] Number of Extracted Coupling Cap. : 973252
[03/15 14:11:54   3324] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:11:54   3324] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 14:11:54   3324]  Corner: Cmax
[03/15 14:11:54   3324]  Corner: Cmin
[03/15 14:11:54   3324] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1574.1M)
[03/15 14:11:54   3324] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb_Filter.rcdb.d' for storing RC.
[03/15 14:11:55   3324] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 34676 times net's RC data read were performed.
[03/15 14:11:55   3325] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1574.070M)
[03/15 14:11:55   3325] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:11:55   3325] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1574.070M)
[03/15 14:11:55   3325] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:06.0  MEM: 1574.070M)
[03/15 14:11:55   3325] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:11:55   3325] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1574.1M)
[03/15 14:11:55   3325] Initializing multi-corner capacitance tables ... 
[03/15 14:11:55   3325] Initializing multi-corner resistance tables ...
[03/15 14:11:57   3327] **INFO: Starting Blocking QThread with 1 CPU
[03/15 14:11:57   3327]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 14:11:57   3327] #################################################################################
[03/15 14:11:57   3327] # Design Stage: PostRoute
[03/15 14:11:57   3327] # Design Name: core
[03/15 14:11:57   3327] # Design Mode: 65nm
[03/15 14:11:57   3327] # Analysis Mode: MMMC OCV 
[03/15 14:11:57   3327] # Parasitics Mode: SPEF/RCDB
[03/15 14:11:57   3327] # Signoff Settings: SI Off 
[03/15 14:11:57   3327] #################################################################################
[03/15 14:11:57   3327] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:11:57   3327] Calculate late delays in OCV mode...
[03/15 14:11:57   3327] Calculate early delays in OCV mode...
[03/15 14:11:57   3327] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/15 14:11:57   3327] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 14:11:57   3327] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 14:11:57   3327] End delay calculation. (MEM=0 CPU=0:00:04.3 REAL=0:00:04.0)
[03/15 14:11:57   3327] *** CDM Built up (cpu=0:00:04.8  real=0:00:04.0  mem= 0.0M) ***
[03/15 14:11:57   3327] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:05.0 totSessionCpu=0:00:07.0 mem=0.0M)
[03/15 14:11:57   3327] Done building cte hold timing graph (HoldAware) cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:00:07.0 mem=0.0M ***
[03/15 14:12:05   3334]  
_______________________________________________________________________
[03/15 14:12:06   3334] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:12:06   3334] Begin IPO call back ...
[03/15 14:12:06   3334] End IPO call back ...
[03/15 14:12:06   3334] #################################################################################
[03/15 14:12:06   3334] # Design Stage: PostRoute
[03/15 14:12:06   3334] # Design Name: core
[03/15 14:12:06   3334] # Design Mode: 65nm
[03/15 14:12:06   3334] # Analysis Mode: MMMC OCV 
[03/15 14:12:06   3334] # Parasitics Mode: SPEF/RCDB
[03/15 14:12:06   3334] # Signoff Settings: SI On 
[03/15 14:12:06   3334] #################################################################################
[03/15 14:12:06   3334] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:12:06   3334] Setting infinite Tws ...
[03/15 14:12:06   3334] First Iteration Infinite Tw... 
[03/15 14:12:06   3335] Calculate early delays in OCV mode...
[03/15 14:12:06   3335] Calculate late delays in OCV mode...
[03/15 14:12:06   3335] Topological Sorting (CPU = 0:00:00.1, MEM = 1657.9M, InitMEM = 1657.9M)
[03/15 14:12:17   3346] AAE_INFO-618: Total number of nets in the design is 34787,  99.7 percent of the nets selected for SI analysis
[03/15 14:12:17   3346] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 14:12:17   3346] End delay calculation. (MEM=1696.68 CPU=0:00:10.9 REAL=0:00:10.0)
[03/15 14:12:17   3346] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_2Rpk8d/.AAE_5240/waveform.data...
[03/15 14:12:17   3346] *** CDM Built up (cpu=0:00:11.8  real=0:00:11.0  mem= 1696.7M) ***
[03/15 14:12:18   3347] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1696.7M)
[03/15 14:12:18   3347] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:12:19   3347] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1696.7M)
[03/15 14:12:19   3347] 
[03/15 14:12:19   3347] Executing IPO callback for view pruning ..
[03/15 14:12:19   3347] Starting SI iteration 2
[03/15 14:12:19   3347] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:12:19   3347] Calculate early delays in OCV mode...
[03/15 14:12:19   3347] Calculate late delays in OCV mode...
[03/15 14:12:21   3350] AAE_INFO-618: Total number of nets in the design is 34787,  4.9 percent of the nets selected for SI analysis
[03/15 14:12:21   3350] End delay calculation. (MEM=1672.72 CPU=0:00:02.3 REAL=0:00:02.0)
[03/15 14:12:21   3350] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1672.7M) ***
[03/15 14:12:22   3351] *** Done Building Timing Graph (cpu=0:00:17.0 real=0:00:17.0 totSessionCpu=0:55:51 mem=1672.7M)
[03/15 14:12:22   3351] ** Profile ** Start :  cpu=0:00:00.0, mem=1672.7M
[03/15 14:12:23   3351] ** Profile ** Other data :  cpu=0:00:00.1, mem=1672.7M
[03/15 14:12:23   3351] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1672.7M
[03/15 14:12:23   3352] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1672.7M
[03/15 14:12:23   3352] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.599  | -0.599  |  0.016  |
|           TNS (ns):| -1023.5 | -1023.5 |  0.000  |
|    Violating Paths:|  2256   |  2256   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.058%
       (98.114% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1586.4M, totSessionCpu=0:55:52 **
[03/15 14:12:23   3352] Setting latch borrow mode to budget during optimization.
[03/15 14:12:25   3353] Glitch fixing enabled
[03/15 14:12:25   3353] Leakage Power Opt: re-selecting buf/inv list 
[03/15 14:12:25   3353] Summary for sequential cells idenfication: 
[03/15 14:12:25   3353] Identified SBFF number: 199
[03/15 14:12:25   3353] Identified MBFF number: 0
[03/15 14:12:25   3353] Not identified SBFF number: 0
[03/15 14:12:25   3353] Not identified MBFF number: 0
[03/15 14:12:25   3353] Number of sequential cells which are not FFs: 104
[03/15 14:12:25   3353] 
[03/15 14:12:25   3353] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 14:12:25   3353] optDesignOneStep: Leakage Power Flow
[03/15 14:12:25   3353] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 14:12:25   3353] **INFO: Start fixing DRV (Mem = 1653.16M) ...
[03/15 14:12:25   3353] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/15 14:12:25   3353] **INFO: Start fixing DRV iteration 1 ...
[03/15 14:12:25   3353] Begin: GigaOpt DRV Optimization
[03/15 14:12:25   3353] Glitch fixing enabled
[03/15 14:12:25   3354] Info: 1 clock net  excluded from IPO operation.
[03/15 14:12:25   3354] Summary for sequential cells idenfication: 
[03/15 14:12:25   3354] Identified SBFF number: 199
[03/15 14:12:25   3354] Identified MBFF number: 0
[03/15 14:12:25   3354] Not identified SBFF number: 0
[03/15 14:12:25   3354] Not identified MBFF number: 0
[03/15 14:12:25   3354] Number of sequential cells which are not FFs: 104
[03/15 14:12:25   3354] 
[03/15 14:12:25   3354] DRV pessimism of 5.00% is used.
[03/15 14:12:25   3354] PhyDesignGrid: maxLocalDensity 0.96
[03/15 14:12:25   3354] #spOpts: N=65 mergeVia=F 
[03/15 14:12:29   3357] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 14:12:29   3357] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/15 14:12:29   3357] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 14:12:29   3357] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/15 14:12:29   3357] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 14:12:29   3357] DEBUG: @coeDRVCandCache::init.
[03/15 14:12:29   3358] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 14:12:29   3358] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.60 |          0|          0|          0|  98.11  |            |           |
[03/15 14:12:29   3358] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 14:12:29   3358] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.60 |          0|          0|          0|  98.11  |   0:00:00.0|    1882.1M|
[03/15 14:12:29   3358] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 14:12:29   3358] **** Begin NDR-Layer Usage Statistics ****
[03/15 14:12:29   3358] Layer 7 has 354 constrained nets 
[03/15 14:12:29   3358] **** End NDR-Layer Usage Statistics ****
[03/15 14:12:29   3358] 
[03/15 14:12:29   3358] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1882.1M) ***
[03/15 14:12:29   3358] 
[03/15 14:12:29   3358] Begin: glitch net info
[03/15 14:12:30   3358] glitch slack range: number of glitch nets
[03/15 14:12:30   3358] glitch slack < -0.32 : 0
[03/15 14:12:30   3358] -0.32 < glitch slack < -0.28 : 0
[03/15 14:12:30   3358] -0.28 < glitch slack < -0.24 : 0
[03/15 14:12:30   3358] -0.24 < glitch slack < -0.2 : 0
[03/15 14:12:30   3358] -0.2 < glitch slack < -0.16 : 0
[03/15 14:12:30   3358] -0.16 < glitch slack < -0.12 : 0
[03/15 14:12:30   3358] -0.12 < glitch slack < -0.08 : 0
[03/15 14:12:30   3358] -0.08 < glitch slack < -0.04 : 0
[03/15 14:12:30   3358] -0.04 < glitch slack : 0
[03/15 14:12:30   3358] End: glitch net info
[03/15 14:12:30   3358] DEBUG: @coeDRVCandCache::cleanup.
[03/15 14:12:30   3358] drv optimizer changes nothing and skips refinePlace
[03/15 14:12:30   3358] End: GigaOpt DRV Optimization
[03/15 14:12:30   3358] **optDesign ... cpu = 0:00:41, real = 0:00:42, mem = 1757.5M, totSessionCpu=0:55:59 **
[03/15 14:12:30   3358] *info:
[03/15 14:12:30   3358] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1757.48M).
[03/15 14:12:30   3358] Leakage Power Opt: resetting the buf/inv selection
[03/15 14:12:30   3358] ** Profile ** Start :  cpu=0:00:00.0, mem=1757.5M
[03/15 14:12:30   3358] ** Profile ** Other data :  cpu=0:00:00.1, mem=1757.5M
[03/15 14:12:30   3359] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1767.5M
[03/15 14:12:31   3359] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1767.5M
[03/15 14:12:31   3359] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1757.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.599  | -0.599  |  0.016  |
|           TNS (ns):| -1023.5 | -1023.5 |  0.000  |
|    Violating Paths:|  2256   |  2256   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.058%
       (98.114% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1767.5M
[03/15 14:12:31   3359] **optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 1757.5M, totSessionCpu=0:56:00 **
[03/15 14:12:31   3360]   Timing Snapshot: (REF)
[03/15 14:12:31   3360]      Weighted WNS: 0.000
[03/15 14:12:31   3360]       All  PG WNS: 0.000
[03/15 14:12:31   3360]       High PG WNS: 0.000
[03/15 14:12:31   3360]       All  PG TNS: 0.000
[03/15 14:12:31   3360]       High PG TNS: 0.000
[03/15 14:12:31   3360]          Tran DRV: 0
[03/15 14:12:31   3360]           Cap DRV: 0
[03/15 14:12:31   3360]        Fanout DRV: 0
[03/15 14:12:31   3360]            Glitch: 0
[03/15 14:12:31   3360] *** Timing NOT met, worst failing slack is -0.599
[03/15 14:12:31   3360] *** Check timing (0:00:00.0)
[03/15 14:12:31   3360] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 14:12:31   3360] optDesignOneStep: Leakage Power Flow
[03/15 14:12:31   3360] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 14:12:31   3360] Begin: GigaOpt Optimization in WNS mode
[03/15 14:12:31   3360] Info: 1 clock net  excluded from IPO operation.
[03/15 14:12:31   3360] PhyDesignGrid: maxLocalDensity 0.96
[03/15 14:12:31   3360] #spOpts: N=65 mergeVia=F 
[03/15 14:12:34   3363] *info: 1 clock net excluded
[03/15 14:12:34   3363] *info: 2 special nets excluded.
[03/15 14:12:34   3363] *info: 111 no-driver nets excluded.
[03/15 14:12:36   3365] ** GigaOpt Optimizer WNS Slack -0.599 TNS Slack -1023.523 Density 98.11
[03/15 14:12:36   3365] Optimizer WNS Pass 0
[03/15 14:12:36   3365] Active Path Group: reg2reg  
[03/15 14:12:36   3365] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:36   3365] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:12:36   3365] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:36   3365] |  -0.599|   -0.599|-1023.523|-1023.523|    98.11%|   0:00:00.0| 1824.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
[03/15 14:12:37   3365] |  -0.594|   -0.594|-1022.637|-1022.637|    98.11%|   0:00:01.0| 1827.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:12:37   3366] |  -0.594|   -0.594|-1022.618|-1022.618|    98.11%|   0:00:00.0| 1838.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:12:38   3367] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:38   3367] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:38   3367] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:12:38   3367] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:38   3367] |  -0.594|   -0.594|-1022.618|-1022.618|    98.11%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:12:38   3367] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:38   3367] 
[03/15 14:12:38   3367] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=1838.6M) ***
[03/15 14:12:38   3367] 
[03/15 14:12:38   3367] *** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:02.0 mem=1838.6M) ***
[03/15 14:12:38   3367] ** GigaOpt Optimizer WNS Slack -0.594 TNS Slack -1022.618 Density 98.11
[03/15 14:12:38   3367] Update Timing Windows (Threshold 0.014) ...
[03/15 14:12:39   3367] Re Calculate Delays on 1 Nets
[03/15 14:12:39   3367] **** Begin NDR-Layer Usage Statistics ****
[03/15 14:12:39   3367] Layer 7 has 354 constrained nets 
[03/15 14:12:39   3367] **** End NDR-Layer Usage Statistics ****
[03/15 14:12:39   3367] 
[03/15 14:12:39   3367] *** Finish Post Route Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1838.6M) ***
[03/15 14:12:39   3367] #spOpts: N=65 
[03/15 14:12:39   3367] *** Starting refinePlace (0:56:08 mem=1819.5M) ***
[03/15 14:12:39   3367] Total net bbox length = 5.018e+05 (2.316e+05 2.701e+05) (ext = 3.477e+04)
[03/15 14:12:39   3367] Starting refinePlace ...
[03/15 14:12:39   3367] default core: bins with density >  0.75 = 95.8 % ( 529 / 552 )
[03/15 14:12:39   3367] Density distribution unevenness ratio = 0.377%
[03/15 14:12:39   3368]   Spread Effort: high, post-route mode, useDDP on.
[03/15 14:12:39   3368] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1819.5MB) @(0:56:08 - 0:56:08).
[03/15 14:12:39   3368] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:12:39   3368] wireLenOptFixPriorityInst 0 inst fixed
[03/15 14:12:39   3368] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:12:39   3368] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1819.5MB) @(0:56:08 - 0:56:08).
[03/15 14:12:39   3368] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:12:39   3368] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1819.5MB
[03/15 14:12:39   3368] Statistics of distance of Instance movement in refine placement:
[03/15 14:12:39   3368]   maximum (X+Y) =         0.00 um
[03/15 14:12:39   3368]   mean    (X+Y) =         0.00 um
[03/15 14:12:39   3368] Summary Report:
[03/15 14:12:39   3368] Instances move: 0 (out of 32715 movable)
[03/15 14:12:39   3368] Mean displacement: 0.00 um
[03/15 14:12:39   3368] Max displacement: 0.00 um 
[03/15 14:12:39   3368] Total instances moved : 0
[03/15 14:12:39   3368] Total net bbox length = 5.018e+05 (2.316e+05 2.701e+05) (ext = 3.477e+04)
[03/15 14:12:39   3368] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1819.5MB
[03/15 14:12:39   3368] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1819.5MB) @(0:56:08 - 0:56:08).
[03/15 14:12:39   3368] *** Finished refinePlace (0:56:08 mem=1819.5M) ***
[03/15 14:12:39   3368] #spOpts: N=65 
[03/15 14:12:39   3368] default core: bins with density >  0.75 = 95.8 % ( 529 / 552 )
[03/15 14:12:39   3368] Density distribution unevenness ratio = 0.377%
[03/15 14:12:39   3368] End: GigaOpt Optimization in WNS mode
[03/15 14:12:39   3368] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 14:12:39   3368] optDesignOneStep: Leakage Power Flow
[03/15 14:12:39   3368] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 14:12:39   3368] Begin: GigaOpt Optimization in TNS mode
[03/15 14:12:39   3368] Info: 1 clock net  excluded from IPO operation.
[03/15 14:12:39   3368] PhyDesignGrid: maxLocalDensity 0.96
[03/15 14:12:39   3368] #spOpts: N=65 
[03/15 14:12:43   3372] *info: 1 clock net excluded
[03/15 14:12:43   3372] *info: 2 special nets excluded.
[03/15 14:12:43   3372] *info: 111 no-driver nets excluded.
[03/15 14:12:44   3373] ** GigaOpt Optimizer WNS Slack -0.594 TNS Slack -1022.618 Density 98.11
[03/15 14:12:44   3373] Optimizer TNS Opt
[03/15 14:12:45   3373] Active Path Group: reg2reg  
[03/15 14:12:45   3373] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:45   3373] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:12:45   3373] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:45   3373] |  -0.594|   -0.594|-1022.618|-1022.618|    98.11%|   0:00:00.0| 1836.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:12:47   3376] |  -0.594|   -0.594|-1022.477|-1022.477|    98.11%|   0:00:02.0| 1838.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_16_/D   |
[03/15 14:12:48   3377] |  -0.594|   -0.594|-1022.477|-1022.477|    98.11%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_10_/D   |
[03/15 14:12:49   3378] |  -0.594|   -0.594|-1022.477|-1022.477|    98.11%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_8_/D    |
[03/15 14:12:49   3378] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:49   3378] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:49   3378] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:12:49   3378] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:49   3378] |  -0.594|   -0.594|-1022.389|-1022.389|    98.11%|   0:00:00.0| 1838.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D    |
[03/15 14:12:50   3379] |  -0.594|   -0.594|-1022.430|-1022.430|    98.11%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_7_/D   |
[03/15 14:12:50   3379] |  -0.594|   -0.594|-1022.430|-1022.430|    98.11%|   0:00:00.0| 1838.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_5_/D    |
[03/15 14:12:50   3379] |  -0.594|   -0.594|-1022.430|-1022.430|    98.11%|   0:00:00.0| 1838.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/15 14:12:50   3379] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:51   3379] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:51   3379] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:12:51   3379] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:51   3380] |  -0.594|   -0.594|-1022.430|-1022.430|    98.11%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_3_/D    |
[03/15 14:12:51   3380] |  -0.594|   -0.594|-1022.367|-1022.367|    98.11%|   0:00:00.0| 1838.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
[03/15 14:12:51   3380] |  -0.594|   -0.594|-1022.367|-1022.367|    98.11%|   0:00:00.0| 1838.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/15 14:12:51   3380] |  -0.594|   -0.594|-1022.367|-1022.367|    98.11%|   0:00:00.0| 1876.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:12:51   3380] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:12:51   3380] 
[03/15 14:12:51   3380] *** Finish Core Optimize Step (cpu=0:00:06.8 real=0:00:06.0 mem=1876.7M) ***
[03/15 14:12:52   3380] 
[03/15 14:12:52   3380] *** Finished Optimize Step Cumulative (cpu=0:00:06.9 real=0:00:07.0 mem=1876.7M) ***
[03/15 14:12:52   3380] ** GigaOpt Optimizer WNS Slack -0.594 TNS Slack -1022.367 Density 98.11
[03/15 14:12:52   3380] Update Timing Windows (Threshold 0.014) ...
[03/15 14:12:52   3380] Re Calculate Delays on 3 Nets
[03/15 14:12:52   3380] **** Begin NDR-Layer Usage Statistics ****
[03/15 14:12:52   3380] Layer 7 has 354 constrained nets 
[03/15 14:12:52   3380] **** End NDR-Layer Usage Statistics ****
[03/15 14:12:52   3380] 
[03/15 14:12:52   3380] *** Finish Post Route Setup Fixing (cpu=0:00:07.4 real=0:00:08.0 mem=1876.7M) ***
[03/15 14:12:52   3381] #spOpts: N=65 
[03/15 14:12:52   3381] *** Starting refinePlace (0:56:21 mem=1857.6M) ***
[03/15 14:12:52   3381] Total net bbox length = 5.017e+05 (2.316e+05 2.701e+05) (ext = 3.477e+04)
[03/15 14:12:52   3381] Starting refinePlace ...
[03/15 14:12:52   3381] default core: bins with density >  0.75 = 95.8 % ( 529 / 552 )
[03/15 14:12:52   3381] Density distribution unevenness ratio = 0.379%
[03/15 14:12:52   3381]   Spread Effort: high, post-route mode, useDDP on.
[03/15 14:12:52   3381] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1857.6MB) @(0:56:21 - 0:56:21).
[03/15 14:12:52   3381] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:12:52   3381] wireLenOptFixPriorityInst 0 inst fixed
[03/15 14:12:52   3381] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:12:52   3381] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1857.6MB) @(0:56:21 - 0:56:22).
[03/15 14:12:52   3381] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:12:52   3381] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1857.6MB
[03/15 14:12:52   3381] Statistics of distance of Instance movement in refine placement:
[03/15 14:12:52   3381]   maximum (X+Y) =         0.00 um
[03/15 14:12:52   3381]   mean    (X+Y) =         0.00 um
[03/15 14:12:52   3381] Summary Report:
[03/15 14:12:52   3381] Instances move: 0 (out of 32713 movable)
[03/15 14:12:52   3381] Mean displacement: 0.00 um
[03/15 14:12:52   3381] Max displacement: 0.00 um 
[03/15 14:12:52   3381] Total instances moved : 0
[03/15 14:12:52   3381] Total net bbox length = 5.017e+05 (2.316e+05 2.701e+05) (ext = 3.477e+04)
[03/15 14:12:52   3381] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1857.6MB
[03/15 14:12:52   3381] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1857.6MB) @(0:56:21 - 0:56:22).
[03/15 14:12:52   3381] *** Finished refinePlace (0:56:22 mem=1857.6M) ***
[03/15 14:12:52   3381] #spOpts: N=65 
[03/15 14:12:52   3381] default core: bins with density >  0.75 = 95.8 % ( 529 / 552 )
[03/15 14:12:52   3381] Density distribution unevenness ratio = 0.379%
[03/15 14:12:52   3381] End: GigaOpt Optimization in TNS mode
[03/15 14:12:53   3382]   Timing Snapshot: (REF)
[03/15 14:12:53   3382]      Weighted WNS: -0.594
[03/15 14:12:53   3382]       All  PG WNS: -0.594
[03/15 14:12:53   3382]       High PG WNS: -0.594
[03/15 14:12:53   3382]       All  PG TNS: -1022.367
[03/15 14:12:53   3382]       High PG TNS: -1022.367
[03/15 14:12:53   3382]          Tran DRV: 0
[03/15 14:12:53   3382]           Cap DRV: 0
[03/15 14:12:53   3382]        Fanout DRV: 0
[03/15 14:12:53   3382]            Glitch: 0
[03/15 14:12:53   3382]    Category Slack: { [L, -0.594] [H, -0.594] }
[03/15 14:12:53   3382] 
[03/15 14:12:53   3382] ** Profile ** Start :  cpu=0:00:00.0, mem=1703.0M
[03/15 14:12:53   3382] ** Profile ** Other data :  cpu=0:00:00.1, mem=1703.0M
[03/15 14:12:53   3382] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1711.0M
[03/15 14:12:54   3383] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1711.0M
[03/15 14:12:54   3383] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.594  | -0.594  |  0.016  |
|           TNS (ns):| -1022.4 | -1022.4 |  0.000  |
|    Violating Paths:|  2256   |  2256   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.052%
       (98.107% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1711.0M
[03/15 14:12:54   3383] Info: 1 clock net  excluded from IPO operation.
[03/15 14:12:54   3383] 
[03/15 14:12:54   3383] Begin Power Analysis
[03/15 14:12:54   3383] 
[03/15 14:12:54   3383]     0.00V	    VSS
[03/15 14:12:54   3383]     0.90V	    VDD
[03/15 14:12:54   3383] Begin Processing Timing Library for Power Calculation
[03/15 14:12:54   3383] 
[03/15 14:12:54   3383] Begin Processing Timing Library for Power Calculation
[03/15 14:12:54   3383] 
[03/15 14:12:54   3383] 
[03/15 14:12:54   3383] 
[03/15 14:12:54   3383] Begin Processing Power Net/Grid for Power Calculation
[03/15 14:12:54   3383] 
[03/15 14:12:54   3383] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1420.29MB/1420.29MB)
[03/15 14:12:54   3383] 
[03/15 14:12:54   3383] Begin Processing Timing Window Data for Power Calculation
[03/15 14:12:54   3383] 
[03/15 14:12:55   3384] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1420.29MB/1420.29MB)
[03/15 14:12:55   3384] 
[03/15 14:12:55   3384] Begin Processing User Attributes
[03/15 14:12:55   3384] 
[03/15 14:12:55   3384] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1420.29MB/1420.29MB)
[03/15 14:12:55   3384] 
[03/15 14:12:55   3384] Begin Processing Signal Activity
[03/15 14:12:55   3384] 
[03/15 14:12:56   3385] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1420.72MB/1420.72MB)
[03/15 14:12:56   3385] 
[03/15 14:12:56   3385] Begin Power Computation
[03/15 14:12:56   3385] 
[03/15 14:12:56   3385]       ----------------------------------------------------------
[03/15 14:12:56   3385]       # of cell(s) missing both power/leakage table: 0
[03/15 14:12:56   3385]       # of cell(s) missing power table: 0
[03/15 14:12:56   3385]       # of cell(s) missing leakage table: 0
[03/15 14:12:56   3385]       # of MSMV cell(s) missing power_level: 0
[03/15 14:12:56   3385]       ----------------------------------------------------------
[03/15 14:12:56   3385] 
[03/15 14:12:56   3385] 
[03/15 14:13:00   3389] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1420.72MB/1420.72MB)
[03/15 14:13:00   3389] 
[03/15 14:13:00   3389] Begin Processing User Attributes
[03/15 14:13:00   3389] 
[03/15 14:13:00   3389] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1420.72MB/1420.72MB)
[03/15 14:13:00   3389] 
[03/15 14:13:00   3389] Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1420.72MB/1420.72MB)
[03/15 14:13:00   3389] 
[03/15 14:13:00   3389] Begin: Power Optimization
[03/15 14:13:00   3389] PhyDesignGrid: maxLocalDensity 0.98
[03/15 14:13:00   3389] #spOpts: N=65 mergeVia=F 
[03/15 14:13:01   3390] Reclaim Optimization WNS Slack -0.594  TNS Slack -1022.367 Density 98.11
[03/15 14:13:01   3390] +----------+---------+--------+---------+------------+--------+
[03/15 14:13:01   3390] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 14:13:01   3390] +----------+---------+--------+---------+------------+--------+
[03/15 14:13:01   3390] |    98.11%|        -|  -0.594|-1022.367|   0:00:00.0| 1983.8M|
[03/15 14:13:27   3416] |    98.00%|      689|  -0.594|-1021.106|   0:00:26.0| 1983.8M|
[03/15 14:13:27   3416] +----------+---------+--------+---------+------------+--------+
[03/15 14:13:27   3416] Reclaim Optimization End WNS Slack -0.594  TNS Slack -1021.106 Density 98.00
[03/15 14:13:27   3416] 
[03/15 14:13:27   3416] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 703 **
[03/15 14:13:27   3416] --------------------------------------------------------------
[03/15 14:13:27   3416] |                                   | Total     | Sequential |
[03/15 14:13:27   3416] --------------------------------------------------------------
[03/15 14:13:27   3416] | Num insts resized                 |     635  |       1    |
[03/15 14:13:27   3416] | Num insts undone                  |      16  |       0    |
[03/15 14:13:27   3416] | Num insts Downsized               |     186  |       1    |
[03/15 14:13:27   3416] | Num insts Samesized               |     449  |       0    |
[03/15 14:13:27   3416] | Num insts Upsized                 |       0  |       0    |
[03/15 14:13:27   3416] | Num multiple commits+uncommits    |      38  |       -    |
[03/15 14:13:27   3416] --------------------------------------------------------------
[03/15 14:13:27   3416] **** Begin NDR-Layer Usage Statistics ****
[03/15 14:13:27   3416] Layer 7 has 354 constrained nets 
[03/15 14:13:27   3416] **** End NDR-Layer Usage Statistics ****
[03/15 14:13:27   3416] ** Finished Core Power Optimization (cpu = 0:00:26.8) (real = 0:00:27.0) **
[03/15 14:13:27   3416] #spOpts: N=65 
[03/15 14:13:27   3416] *** Starting refinePlace (0:56:56 mem=1939.9M) ***
[03/15 14:13:27   3416] Total net bbox length = 5.018e+05 (2.317e+05 2.701e+05) (ext = 3.478e+04)
[03/15 14:13:27   3416] Starting refinePlace ...
[03/15 14:13:27   3416] default core: bins with density >  0.75 = 95.8 % ( 529 / 552 )
[03/15 14:13:27   3416] Density distribution unevenness ratio = 0.397%
[03/15 14:13:27   3416]   Spread Effort: high, post-route mode, useDDP on.
[03/15 14:13:27   3416] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1939.9MB) @(0:56:57 - 0:56:57).
[03/15 14:13:27   3416] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:13:27   3416] wireLenOptFixPriorityInst 0 inst fixed
[03/15 14:13:27   3416] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:13:27   3416] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1939.9MB) @(0:56:57 - 0:56:57).
[03/15 14:13:27   3416] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:13:27   3416] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1939.9MB
[03/15 14:13:27   3416] Statistics of distance of Instance movement in refine placement:
[03/15 14:13:27   3416]   maximum (X+Y) =         0.00 um
[03/15 14:13:27   3416]   mean    (X+Y) =         0.00 um
[03/15 14:13:27   3416] Summary Report:
[03/15 14:13:27   3416] Instances move: 0 (out of 32713 movable)
[03/15 14:13:27   3416] Mean displacement: 0.00 um
[03/15 14:13:27   3416] Max displacement: 0.00 um 
[03/15 14:13:27   3416] Total instances moved : 0
[03/15 14:13:27   3416] Total net bbox length = 5.018e+05 (2.317e+05 2.701e+05) (ext = 3.478e+04)
[03/15 14:13:27   3416] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1939.9MB
[03/15 14:13:27   3416] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1939.9MB) @(0:56:56 - 0:56:57).
[03/15 14:13:27   3416] *** Finished refinePlace (0:56:57 mem=1939.9M) ***
[03/15 14:13:27   3417] #spOpts: N=65 
[03/15 14:13:28   3417] default core: bins with density >  0.75 = 95.8 % ( 529 / 552 )
[03/15 14:13:28   3417] Density distribution unevenness ratio = 0.397%
[03/15 14:13:28   3417] Running setup recovery post routing.
[03/15 14:13:28   3417] **optDesign ... cpu = 0:01:40, real = 0:01:40, mem = 1721.9M, totSessionCpu=0:56:58 **
[03/15 14:13:28   3418]   Timing Snapshot: (TGT)
[03/15 14:13:28   3418]      Weighted WNS: -0.594
[03/15 14:13:28   3418]       All  PG WNS: -0.594
[03/15 14:13:28   3418]       High PG WNS: -0.594
[03/15 14:13:28   3418]       All  PG TNS: -1021.106
[03/15 14:13:28   3418]       High PG TNS: -1021.106
[03/15 14:13:28   3418]          Tran DRV: 0
[03/15 14:13:28   3418]           Cap DRV: 0
[03/15 14:13:28   3418]        Fanout DRV: 0
[03/15 14:13:28   3418]            Glitch: 0
[03/15 14:13:28   3418]    Category Slack: { [L, -0.594] [H, -0.594] }
[03/15 14:13:28   3418] 
[03/15 14:13:28   3418] Checking setup slack degradation ...
[03/15 14:13:28   3418] 
[03/15 14:13:28   3418] Recovery Manager:
[03/15 14:13:28   3418]   Low  Effort WNS Jump: 0.000 (REF: -0.594, TGT: -0.594, Threshold: 0.000) - Trigger
[03/15 14:13:28   3418]   High Effort WNS Jump: 0.000 (REF: -0.594, TGT: -0.594, Threshold: 0.000) - Trigger
[03/15 14:13:28   3418]   Low  Effort TNS Jump: 0.000 (REF: -1022.367, TGT: -1021.106, Threshold: 50.000) - Skip
[03/15 14:13:28   3418]   High Effort TNS Jump: 0.000 (REF: -1022.367, TGT: -1021.106, Threshold: 50.000) - Skip
[03/15 14:13:28   3418] 
[03/15 14:13:28   3418] Checking DRV degradation...
[03/15 14:13:28   3418] 
[03/15 14:13:28   3418] Recovery Manager:
[03/15 14:13:28   3418]     Tran DRV degradation : 0 (0 -> 0)
[03/15 14:13:28   3418]      Cap DRV degradation : 0 (0 -> 0)
[03/15 14:13:28   3418]   Fanout DRV degradation : 0 (0 -> 0)
[03/15 14:13:28   3418]       Glitch degradation : 0 (0 -> 0)
[03/15 14:13:28   3418]   DRV Recovery (Margin: 10) - Skip
[03/15 14:13:28   3418] 
[03/15 14:13:28   3418] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
[03/15 14:13:28   3418] Begin: GigaOpt WNS recovery
[03/15 14:13:28   3418] Begin: GigaOpt Optimization in WNS mode (Recovery)
[03/15 14:13:29   3418] Info: 1 clock net  excluded from IPO operation.
[03/15 14:13:29   3418] PhyDesignGrid: maxLocalDensity 0.96
[03/15 14:13:29   3418] #spOpts: N=65 
[03/15 14:13:31   3420] Info: 1 clock net  excluded from IPO operation.
[03/15 14:13:32   3421] ** GigaOpt Optimizer WNS Slack -0.594 TNS Slack -1021.106 Density 98.00
[03/15 14:13:32   3421] Optimizer WNS Pass 0
[03/15 14:13:32   3422] Active Path Group: reg2reg  
[03/15 14:13:32   3422] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:13:32   3422] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:13:32   3422] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:13:32   3422] |  -0.594|   -0.594|-1021.106|-1021.106|    98.00%|   0:00:00.0| 1872.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:13:34   3423] |  -0.594|   -0.594|-1021.103|-1021.103|    98.00%|   0:00:02.0| 1880.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:13:34   3423] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:13:34   3423] 
[03/15 14:13:34   3423] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1880.0M) ***
[03/15 14:13:34   3423] 
[03/15 14:13:34   3423] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=1880.0M) ***
[03/15 14:13:34   3423] ** GigaOpt Optimizer WNS Slack -0.594 TNS Slack -1021.103 Density 98.00
[03/15 14:13:34   3423] Update Timing Windows (Threshold 0.014) ...
[03/15 14:13:34   3423] Re Calculate Delays on 16 Nets
[03/15 14:13:34   3423] **** Begin NDR-Layer Usage Statistics ****
[03/15 14:13:34   3423] Layer 7 has 354 constrained nets 
[03/15 14:13:34   3423] **** End NDR-Layer Usage Statistics ****
[03/15 14:13:34   3423] 
[03/15 14:13:34   3423] *** Finish Post Route Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=1880.0M) ***
[03/15 14:13:34   3423] #spOpts: N=65 
[03/15 14:13:34   3424] *** Starting refinePlace (0:57:04 mem=1845.6M) ***
[03/15 14:13:34   3424] Total net bbox length = 5.018e+05 (2.317e+05 2.701e+05) (ext = 3.478e+04)
[03/15 14:13:34   3424] Starting refinePlace ...
[03/15 14:13:34   3424] default core: bins with density >  0.75 = 95.8 % ( 529 / 552 )
[03/15 14:13:34   3424] Density distribution unevenness ratio = 0.396%
[03/15 14:13:34   3424]   Spread Effort: high, post-route mode, useDDP on.
[03/15 14:13:34   3424] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1845.6MB) @(0:57:04 - 0:57:04).
[03/15 14:13:34   3424] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:13:35   3424] wireLenOptFixPriorityInst 0 inst fixed
[03/15 14:13:35   3424] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:13:35   3424] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1845.6MB) @(0:57:04 - 0:57:05).
[03/15 14:13:35   3424] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:13:35   3424] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1845.6MB
[03/15 14:13:35   3424] Statistics of distance of Instance movement in refine placement:
[03/15 14:13:35   3424]   maximum (X+Y) =         0.00 um
[03/15 14:13:35   3424]   mean    (X+Y) =         0.00 um
[03/15 14:13:35   3424] Summary Report:
[03/15 14:13:35   3424] Instances move: 0 (out of 32714 movable)
[03/15 14:13:35   3424] Mean displacement: 0.00 um
[03/15 14:13:35   3424] Max displacement: 0.00 um 
[03/15 14:13:35   3424] Total instances moved : 0
[03/15 14:13:35   3424] Total net bbox length = 5.018e+05 (2.317e+05 2.701e+05) (ext = 3.478e+04)
[03/15 14:13:35   3424] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1845.6MB
[03/15 14:13:35   3424] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1845.6MB) @(0:57:04 - 0:57:05).
[03/15 14:13:35   3424] *** Finished refinePlace (0:57:05 mem=1845.6M) ***
[03/15 14:13:35   3424] #spOpts: N=65 
[03/15 14:13:35   3424] default core: bins with density >  0.75 = 95.8 % ( 529 / 552 )
[03/15 14:13:35   3424] Density distribution unevenness ratio = 0.396%
[03/15 14:13:35   3424] End: GigaOpt Optimization in WNS mode
[03/15 14:13:35   3424] End: GigaOpt WNS recovery
[03/15 14:13:35   3424] GigaOpt: Skipping TNS recovery
[03/15 14:13:35   3424] *** Finish setup-recovery (cpu=0:00:07, real=0:00:07, mem=1727.16M, totSessionCpu=0:57:05 .
[03/15 14:13:35   3424] **optDesign ... cpu = 0:01:47, real = 0:01:47, mem = 1727.2M, totSessionCpu=0:57:05 **
[03/15 14:13:35   3424] 
[03/15 14:13:35   3425] Info: 1 clock net  excluded from IPO operation.
[03/15 14:13:35   3425] PhyDesignGrid: maxLocalDensity 0.98
[03/15 14:13:35   3425] #spOpts: N=65 
[03/15 14:13:37   3427] Info: 1 clock net  excluded from IPO operation.
[03/15 14:13:39   3428] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:13:39   3428] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:13:39   3428] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:13:39   3428] |  -0.594|   -0.594|-1021.103|-1021.103|    98.00%|   0:00:00.0| 1878.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:13:40   3429] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:13:40   3429] 
[03/15 14:13:40   3429] *** Finish post-Route Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1878.0M) ***
[03/15 14:13:40   3429] 
[03/15 14:13:40   3429] *** Finish post-Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1878.0M) ***
[03/15 14:13:40   3429] **** Begin NDR-Layer Usage Statistics ****
[03/15 14:13:40   3429] Layer 7 has 354 constrained nets 
[03/15 14:13:40   3429] **** End NDR-Layer Usage Statistics ****
[03/15 14:13:40   3429] 
[03/15 14:13:40   3429] Begin Power Analysis
[03/15 14:13:40   3429] 
[03/15 14:13:40   3429]     0.00V	    VSS
[03/15 14:13:40   3429]     0.90V	    VDD
[03/15 14:13:40   3429] Begin Processing Timing Library for Power Calculation
[03/15 14:13:40   3429] 
[03/15 14:13:40   3429] Begin Processing Timing Library for Power Calculation
[03/15 14:13:40   3429] 
[03/15 14:13:40   3429] 
[03/15 14:13:40   3429] 
[03/15 14:13:40   3429] Begin Processing Power Net/Grid for Power Calculation
[03/15 14:13:40   3429] 
[03/15 14:13:40   3429] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1467.05MB/1467.05MB)
[03/15 14:13:40   3429] 
[03/15 14:13:40   3429] Begin Processing Timing Window Data for Power Calculation
[03/15 14:13:40   3429] 
[03/15 14:13:40   3430] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1467.05MB/1467.05MB)
[03/15 14:13:40   3430] 
[03/15 14:13:40   3430] Begin Processing User Attributes
[03/15 14:13:40   3430] 
[03/15 14:13:40   3430] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1467.05MB/1467.05MB)
[03/15 14:13:40   3430] 
[03/15 14:13:40   3430] Begin Processing Signal Activity
[03/15 14:13:40   3430] 
[03/15 14:13:42   3432] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1467.47MB/1467.47MB)
[03/15 14:13:42   3432] 
[03/15 14:13:42   3432] Begin Power Computation
[03/15 14:13:42   3432] 
[03/15 14:13:42   3432]       ----------------------------------------------------------
[03/15 14:13:42   3432]       # of cell(s) missing both power/leakage table: 0
[03/15 14:13:42   3432]       # of cell(s) missing power table: 0
[03/15 14:13:42   3432]       # of cell(s) missing leakage table: 0
[03/15 14:13:42   3432]       # of MSMV cell(s) missing power_level: 0
[03/15 14:13:42   3432]       ----------------------------------------------------------
[03/15 14:13:42   3432] 
[03/15 14:13:42   3432] 
[03/15 14:13:45   3435] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1467.47MB/1467.47MB)
[03/15 14:13:45   3435] 
[03/15 14:13:45   3435] Begin Processing User Attributes
[03/15 14:13:45   3435] 
[03/15 14:13:45   3435] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1467.47MB/1467.47MB)
[03/15 14:13:45   3435] 
[03/15 14:13:45   3435] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1467.47MB/1467.47MB)
[03/15 14:13:45   3435] 
[03/15 14:13:46   3435] *** Finished Leakage Power Optimization (cpu=0:00:46, real=0:00:46, mem=1727.16M, totSessionCpu=0:57:16).
[03/15 14:13:46   3435] DEL0 does not have usable cells
[03/15 14:13:46   3435]  This may be because it is dont_use, or because it has no LEF.
[03/15 14:13:46   3435]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/15 14:13:46   3435] Type 'man IMPOPT-3080' for more detail.
[03/15 14:13:46   3435] *info: All cells identified as Buffer and Delay cells:
[03/15 14:13:46   3435] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/15 14:13:46   3435] *info: ------------------------------------------------------------------
[03/15 14:13:46   3435] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/15 14:13:46   3435] Summary for sequential cells idenfication: 
[03/15 14:13:46   3435] Identified SBFF number: 199
[03/15 14:13:46   3435] Identified MBFF number: 0
[03/15 14:13:46   3435] Not identified SBFF number: 0
[03/15 14:13:46   3435] Not identified MBFF number: 0
[03/15 14:13:46   3435] Number of sequential cells which are not FFs: 104
[03/15 14:13:46   3435] 
[03/15 14:13:46   3435] **ERROR: (IMPOPT-310):	Design density (98.00%) exceeds/equals limit (95.00%).
[03/15 14:13:46   3435] GigaOpt Hold Optimizer is used
[03/15 14:13:46   3435] Include MVT Delays for Hold Opt
[03/15 14:13:46   3435] <optDesign CMD> fixhold  no -lvt Cells
[03/15 14:13:46   3435] **INFO: Num dontuse cells 396, Num usable cells 624
[03/15 14:13:46   3435] optDesignOneStep: Leakage Power Flow
[03/15 14:13:46   3435] **INFO: Num dontuse cells 396, Num usable cells 624
[03/15 14:13:46   3435] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:57:16 mem=1727.2M ***
[03/15 14:13:46   3435] **INFO: Starting Blocking QThread with 1 CPU
[03/15 14:13:46   3435]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 14:13:46   3435] Latch borrow mode reset to max_borrow
[03/15 14:13:46   3435] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:13:46   3435] Begin IPO call back ...
[03/15 14:13:46   3435] End IPO call back ...
[03/15 14:13:46   3435] #################################################################################
[03/15 14:13:46   3435] # Design Stage: PostRoute
[03/15 14:13:46   3435] # Design Name: core
[03/15 14:13:46   3435] # Design Mode: 65nm
[03/15 14:13:46   3435] # Analysis Mode: MMMC OCV 
[03/15 14:13:46   3435] # Parasitics Mode: SPEF/RCDB
[03/15 14:13:46   3435] # Signoff Settings: SI On 
[03/15 14:13:46   3435] #################################################################################
[03/15 14:13:46   3435] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:13:46   3435] Setting infinite Tws ...
[03/15 14:13:46   3435] First Iteration Infinite Tw... 
[03/15 14:13:46   3435] Calculate late delays in OCV mode...
[03/15 14:13:46   3435] Calculate early delays in OCV mode...
[03/15 14:13:46   3435] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/15 14:13:46   3435] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 14:13:46   3435] AAE_INFO-618: Total number of nets in the design is 34786,  99.7 percent of the nets selected for SI analysis
[03/15 14:13:46   3435] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 14:13:46   3435] End delay calculation. (MEM=0 CPU=0:00:10.2 REAL=0:00:10.0)
[03/15 14:13:46   3435] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_2Rpk8d/.AAE_5240/waveform.data...
[03/15 14:13:46   3435] *** CDM Built up (cpu=0:00:11.2  real=0:00:11.0  mem= 0.0M) ***
[03/15 14:13:46   3435] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 14:13:46   3435] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:13:46   3435] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 14:13:46   3435] 
[03/15 14:13:46   3435] Executing IPO callback for view pruning ..
[03/15 14:13:46   3435] 
[03/15 14:13:46   3435] Active hold views:
[03/15 14:13:46   3435]  BC_VIEW
[03/15 14:13:46   3435]   Dominating endpoints: 0
[03/15 14:13:46   3435]   Dominating TNS: -0.000
[03/15 14:13:46   3435] 
[03/15 14:13:46   3435] Starting SI iteration 2
[03/15 14:13:46   3435] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:13:46   3435] Calculate late delays in OCV mode...
[03/15 14:13:46   3435] Calculate early delays in OCV mode...
[03/15 14:13:46   3435] AAE_INFO-618: Total number of nets in the design is 34786,  0.0 percent of the nets selected for SI analysis
[03/15 14:13:46   3435] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[03/15 14:13:46   3435] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[03/15 14:13:46   3435] *** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=0:00:22.3 mem=0.0M)
[03/15 14:13:46   3435] Done building cte hold timing graph (fixHold) cpu=0:00:15.4 real=0:00:15.0 totSessionCpu=0:00:22.4 mem=0.0M ***
[03/15 14:13:46   3435] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/15 14:13:46   3435] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
[03/15 14:13:46   3435] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:16.8 real=0:00:17.0 totSessionCpu=0:00:23.8 mem=0.0M ***
[03/15 14:13:46   3435] Timing Data dump into file /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/coe_eosdata_ofl469/BC_VIEW.twf, for view: BC_VIEW 
[03/15 14:13:46   3435] 	 Dumping view 1 BC_VIEW 
[03/15 14:14:03   3451]  
_______________________________________________________________________
[03/15 14:14:03   3451] Done building cte setup timing graph (fixHold) cpu=0:00:16.1 real=0:00:17.0 totSessionCpu=0:57:32 mem=1727.2M ***
[03/15 14:14:03   3451] ** Profile ** Start :  cpu=0:00:00.0, mem=1727.2M
[03/15 14:14:03   3452] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1735.2M
[03/15 14:14:03   3452] *info: category slack lower bound [L -594.3] default
[03/15 14:14:03   3452] *info: category slack lower bound [H -594.3] reg2reg 
[03/15 14:14:03   3452] --------------------------------------------------- 
[03/15 14:14:03   3452]    Setup Violation Summary with Target Slack (0.000 ns)
[03/15 14:14:03   3452] --------------------------------------------------- 
[03/15 14:14:03   3452]          WNS    reg2regWNS
[03/15 14:14:03   3452]    -0.594 ns     -0.594 ns
[03/15 14:14:03   3452] --------------------------------------------------- 
[03/15 14:14:03   3452] Restoring autoHoldViews:  BC_VIEW
[03/15 14:14:03   3452] Loading timing data from /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/coe_eosdata_ofl469/BC_VIEW.twf 
[03/15 14:14:03   3452] 	 Loading view 1 BC_VIEW 
[03/15 14:14:04   3452] ** Profile ** Start :  cpu=0:00:00.0, mem=1735.2M
[03/15 14:14:04   3452] ** Profile ** Other data :  cpu=0:00:00.1, mem=1735.2M
[03/15 14:14:04   3452] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1735.2M
[03/15 14:14:04   3452] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.594  | -0.594  |  0.017  |
|           TNS (ns):| -1021.1 | -1021.1 |  0.000  |
|    Violating Paths:|  2256   |  2256   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.053  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  7622   |  7214   |  4752   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.945%
       (98.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/15 14:14:04   3452] Identified SBFF number: 199
[03/15 14:14:04   3452] Identified MBFF number: 0
[03/15 14:14:04   3452] Not identified SBFF number: 0
[03/15 14:14:04   3452] Not identified MBFF number: 0
[03/15 14:14:04   3452] Number of sequential cells which are not FFs: 104
[03/15 14:14:04   3452] 
[03/15 14:14:04   3453] Summary for sequential cells idenfication: 
[03/15 14:14:04   3453] Identified SBFF number: 199
[03/15 14:14:04   3453] Identified MBFF number: 0
[03/15 14:14:04   3453] Not identified SBFF number: 0
[03/15 14:14:04   3453] Not identified MBFF number: 0
[03/15 14:14:04   3453] Number of sequential cells which are not FFs: 104
[03/15 14:14:04   3453] 
[03/15 14:14:05   3453] 
[03/15 14:14:05   3453] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/15 14:14:05   3453] *Info: worst delay setup view: WC_VIEW
[03/15 14:14:05   3453] Footprint list for hold buffering (delay unit: ps)
[03/15 14:14:05   3453] =================================================================
[03/15 14:14:05   3453] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/15 14:14:05   3453] ------------------------------------------------------------------
[03/15 14:14:05   3453] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/15 14:14:05   3453] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/15 14:14:05   3453] =================================================================
[03/15 14:14:05   3453] **optDesign ... cpu = 0:02:16, real = 0:02:17, mem = 1729.2M, totSessionCpu=0:57:34 **
[03/15 14:14:05   3453] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/15 14:14:05   3453] *info: Run optDesign holdfix with 1 thread.
[03/15 14:14:05   3453] Info: 1 clock net  excluded from IPO operation.
[03/15 14:14:05   3454] --------------------------------------------------- 
[03/15 14:14:05   3454]    Hold Timing Summary  - Initial 
[03/15 14:14:05   3454] --------------------------------------------------- 
[03/15 14:14:05   3454]  Target slack: 0.000 ns
[03/15 14:14:05   3454] View: BC_VIEW 
[03/15 14:14:05   3454] 	WNS: 0.007 
[03/15 14:14:05   3454] 	TNS: 0.000 
[03/15 14:14:05   3454] 	VP: 0 
[03/15 14:14:05   3454] 	Worst hold path end point: kmem_instance/memory6_reg_37_/D 
[03/15 14:14:05   3454] --------------------------------------------------- 
[03/15 14:14:05   3454]    Setup Timing Summary  - Initial 
[03/15 14:14:05   3454] --------------------------------------------------- 
[03/15 14:14:05   3454]  Target slack: 0.000 ns
[03/15 14:14:05   3454] View: WC_VIEW 
[03/15 14:14:05   3454] 	WNS: -0.594 
[03/15 14:14:05   3454] 	TNS: -1021.103 
[03/15 14:14:05   3454] 	VP: 2256 
[03/15 14:14:05   3454] 	Worst setup path end point:ofifo_inst/col_idx_7__fifo_instance/q5_reg_15_/D 
[03/15 14:14:05   3454] --------------------------------------------------- 
[03/15 14:14:05   3454] *** Hold timing is met. Hold fixing is not needed 
[03/15 14:14:05   3454] Summary for sequential cells idenfication: 
[03/15 14:14:05   3454] Identified SBFF number: 199
[03/15 14:14:05   3454] Identified MBFF number: 0
[03/15 14:14:05   3454] Not identified SBFF number: 0
[03/15 14:14:05   3454] Not identified MBFF number: 0
[03/15 14:14:05   3454] Number of sequential cells which are not FFs: 104
[03/15 14:14:05   3454] 
[03/15 14:14:06   3455] Default Rule : ""
[03/15 14:14:06   3455] Non Default Rules :
[03/15 14:14:07   3455] Worst Slack : -0.594 ns
[03/15 14:14:07   3455] Total 0 nets layer assigned (1.5).
[03/15 14:14:08   3456] GigaOpt: setting up router preferences
[03/15 14:14:08   3456]         design wns: -0.5943
[03/15 14:14:08   3456]         slack threshold: 0.8257
[03/15 14:14:08   3457] GigaOpt: 1 nets assigned router directives
[03/15 14:14:08   3457] 
[03/15 14:14:08   3457] Start Assign Priority Nets ...
[03/15 14:14:08   3457] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 14:14:08   3457] Existing Priority Nets 0 (0.0%)
[03/15 14:14:08   3457] Total Assign Priority Nets 1043 (3.0%)
[03/15 14:14:08   3457] Default Rule : ""
[03/15 14:14:08   3457] Non Default Rules :
[03/15 14:14:08   3457] Worst Slack : -0.594 ns
[03/15 14:14:08   3457] Total 0 nets layer assigned (0.3).
[03/15 14:14:08   3457] GigaOpt: setting up router preferences
[03/15 14:14:08   3457]         design wns: -0.5943
[03/15 14:14:08   3457]         slack threshold: 0.8257
[03/15 14:14:09   3457] GigaOpt: 0 nets assigned router directives
[03/15 14:14:09   3457] 
[03/15 14:14:09   3457] Start Assign Priority Nets ...
[03/15 14:14:09   3457] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 14:14:09   3457] Existing Priority Nets 0 (0.0%)
[03/15 14:14:09   3457] Total Assign Priority Nets 1043 (3.0%)
[03/15 14:14:09   3457] ** Profile ** Start :  cpu=0:00:00.0, mem=1843.8M
[03/15 14:14:09   3457] ** Profile ** Other data :  cpu=0:00:00.1, mem=1843.8M
[03/15 14:14:09   3458] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1843.8M
[03/15 14:14:10   3458] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1843.8M
[03/15 14:14:10   3458] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.594  | -0.594  |  0.017  |
|           TNS (ns):| -1021.1 | -1021.1 |  0.000  |
|    Violating Paths:|  2256   |  2256   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.945%
       (98.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1843.8M
[03/15 14:14:10   3458] **optDesign ... cpu = 0:02:21, real = 0:02:22, mem = 1669.8M, totSessionCpu=0:57:39 **
[03/15 14:14:10   3458] -routeWithEco false                      # bool, default=false
[03/15 14:14:10   3458] -routeWithEco true                       # bool, default=false, user setting
[03/15 14:14:10   3458] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 14:14:10   3458] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 14:14:10   3458] -routeWithTimingDriven false             # bool, default=false, user setting
[03/15 14:14:10   3458] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 14:14:10   3458] -routeWithSiDriven false                 # bool, default=false, user setting
[03/15 14:14:10   3458] 
[03/15 14:14:10   3458] globalDetailRoute
[03/15 14:14:10   3458] 
[03/15 14:14:10   3458] #setNanoRouteMode -drouteAutoStop true
[03/15 14:14:10   3458] #setNanoRouteMode -drouteFixAntenna true
[03/15 14:14:10   3458] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 14:14:10   3458] #setNanoRouteMode -routeWithEco true
[03/15 14:14:10   3458] #setNanoRouteMode -routeWithSiDriven false
[03/15 14:14:10   3458] #setNanoRouteMode -routeWithTimingDriven false
[03/15 14:14:10   3458] #Start globalDetailRoute on Sat Mar 15 14:14:10 2025
[03/15 14:14:10   3458] #
[03/15 14:14:10   3458] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 43071 times net's RC data read were performed.
[03/15 14:14:10   3459] ### Net info: total nets: 34786
[03/15 14:14:10   3459] ### Net info: dirty nets: 4
[03/15 14:14:10   3459] ### Net info: marked as disconnected nets: 0
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9422_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5514_0 at location ( 409.900 407.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5514_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9215_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5407_0 at location ( 366.500 419.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5407_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9422_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5361_0 at location ( 409.500 406.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5361_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC2197_n1221 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2197_n1221 at location ( 233.700 287.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2197_n1221 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_8925_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5268_0 at location ( 229.900 206.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5268_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_8925_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5267_0 at location ( 230.300 207.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5267_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8882_0 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5233_0 at location ( 229.700 378.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5233_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8882_0 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5232_0 at location ( 229.900 378.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5232_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8882_0 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5228_0 at location ( 229.300 377.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5228_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U41 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_29 at location ( 118.500 221.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST ofifo_inst/col_idx_3__fifo_instance/FE_RC_8849_0 connects to NET ofifo_inst/col_idx_3__fifo_instance/FE_RN_5216_0 at location ( 114.700 395.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_RN_5216_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8833_0 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5211_0 at location ( 220.100 375.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5211_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8833_0 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5210_0 at location ( 220.500 374.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5210_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8477_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4972_0 at location ( 152.100 363.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4972_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8473_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4971_0 at location ( 153.100 365.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4971_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN B of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8473_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4967_0 at location ( 151.900 365.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4967_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8395_0 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_4904_0 at location ( 149.500 231.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_4904_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_8113_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4717_0 at location ( 295.100 255.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4717_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_7980_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4645_0 at location ( 338.300 401.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4645_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7962_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4641_0 at location ( 259.300 218.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 14:14:10   3459] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4641_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 14:14:10   3459] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/15 14:14:10   3459] #To increase the message display limit, refer to the product command reference manual.
[03/15 14:14:10   3459] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/15 14:14:10   3459] #To increase the message display limit, refer to the product command reference manual.
[03/15 14:14:12   3460] ### Net info: fully routed nets: 33016
[03/15 14:14:12   3460] ### Net info: trivial (single pin) nets: 0
[03/15 14:14:12   3460] ### Net info: unrouted nets: 111
[03/15 14:14:12   3460] ### Net info: re-extraction nets: 1659
[03/15 14:14:12   3460] ### Net info: ignored nets: 0
[03/15 14:14:12   3460] ### Net info: skip routing nets: 0
[03/15 14:14:12   3460] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 14:14:12   3461] #Start routing data preparation.
[03/15 14:14:12   3461] #Minimum voltage of a net in the design = 0.000.
[03/15 14:14:12   3461] #Maximum voltage of a net in the design = 1.100.
[03/15 14:14:12   3461] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 14:14:12   3461] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 14:14:12   3461] #Voltage range [0.000 - 1.100] has 34784 nets.
[03/15 14:14:14   3462] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 14:14:14   3462] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:14:14   3462] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:14:14   3462] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:14:14   3462] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:14:14   3462] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:14:14   3462] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 14:14:14   3462] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 14:14:15   3463] #1043/34675 = 3% of signal nets have been set as priority nets
[03/15 14:14:15   3463] #Regenerating Ggrids automatically.
[03/15 14:14:15   3463] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 14:14:15   3463] #Using automatically generated G-grids.
[03/15 14:14:15   3463] #Done routing data preparation.
[03/15 14:14:15   3463] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1327.61 (MB), peak = 1503.02 (MB)
[03/15 14:14:15   3463] #Merging special wires...
[03/15 14:14:15   3463] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 241.660 34.300 ) on M1 for NET FE_OCPN1735_array_out_132_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3463] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 256.340 25.300 ) on M1 for NET FE_OCPN1739_FE_OFN1446_array_out_135_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3463] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 128.550 190.900 ) on M1 for NET FE_OFN691_fifo_wr_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3463] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 318.485 205.300 ) on M1 for NET array_out[120]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3463] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 322.520 298.900 ) on M1 for NET array_out[121]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3463] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 406.400 313.615 ) on M1 for NET array_out[131]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3463] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 398.140 111.700 ) on M1 for NET array_out[149]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3463] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 91.595 253.595 ) on M1 for NET array_out[42]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3463] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 162.115 379.880 ) on M1 for NET array_out[68]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3463] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 410.455 171.100 ) on M1 for NET array_out[92]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3463] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 422.255 167.500 ) on M1 for NET array_out[98]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3464] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 11.300 333.115 ) on M1 for NET inst[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3464] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 74.400 371.000 ) on M1 for NET inst[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3464] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 11.655 333.100 ) on M1 for NET inst[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3464] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 74.115 367.165 ) on M1 for NET inst[8]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3464] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 70.905 367.575 ) on M1 for NET inst[8]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3464] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 68.170 368.785 ) on M1 for NET inst[8]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3464] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 74.200 367.260 ) on M1 for NET inst[9]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3464] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 16.445 210.680 ) on M1 for NET kmem_instance/FE_OFN336_n735. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3464] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 28.920 79.300 ) on M1 for NET kmem_instance/FE_OFN402_n739. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:14:15   3464] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/15 14:14:15   3464] #To increase the message display limit, refer to the product command reference manual.
[03/15 14:14:15   3464] #
[03/15 14:14:15   3464] #Connectivity extraction summary:
[03/15 14:14:15   3464] #1659 routed nets are extracted.
[03/15 14:14:15   3464] #    688 (1.98%) extracted nets are partially routed.
[03/15 14:14:15   3464] #33016 routed nets are imported.
[03/15 14:14:15   3464] #111 nets are fixed|skipped|trivial (not extracted).
[03/15 14:14:15   3464] #Total number of nets = 34786.
[03/15 14:14:15   3464] #
[03/15 14:14:15   3464] #Found 0 nets for post-route si or timing fixing.
[03/15 14:14:15   3464] #Number of eco nets is 688
[03/15 14:14:15   3464] #
[03/15 14:14:15   3464] #Start data preparation...
[03/15 14:14:15   3464] #
[03/15 14:14:15   3464] #Data preparation is done on Sat Mar 15 14:14:15 2025
[03/15 14:14:15   3464] #
[03/15 14:14:15   3464] #Analyzing routing resource...
[03/15 14:14:17   3466] #Routing resource analysis is done on Sat Mar 15 14:14:17 2025
[03/15 14:14:17   3466] #
[03/15 14:14:17   3466] #  Resource Analysis:
[03/15 14:14:17   3466] #
[03/15 14:14:17   3466] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 14:14:17   3466] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 14:14:17   3466] #  --------------------------------------------------------------
[03/15 14:14:17   3466] #  Metal 1        H        2089          80       21025    91.70%
[03/15 14:14:17   3466] #  Metal 2        V        2098          84       21025     0.73%
[03/15 14:14:17   3466] #  Metal 3        H        2169           0       21025     0.03%
[03/15 14:14:17   3466] #  Metal 4        V        2055         127       21025     1.37%
[03/15 14:14:17   3466] #  Metal 5        H        2169           0       21025     0.00%
[03/15 14:14:17   3466] #  Metal 6        V        2182           0       21025     0.00%
[03/15 14:14:17   3466] #  Metal 7        H         542           0       21025     0.00%
[03/15 14:14:17   3466] #  Metal 8        V         545           0       21025     0.00%
[03/15 14:14:17   3466] #  --------------------------------------------------------------
[03/15 14:14:17   3466] #  Total                  13850       1.66%  168200    11.73%
[03/15 14:14:17   3466] #
[03/15 14:14:17   3466] #  1 nets (0.00%) with 1 preferred extra spacing.
[03/15 14:14:17   3466] #
[03/15 14:14:17   3466] #
[03/15 14:14:17   3466] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1329.17 (MB), peak = 1503.02 (MB)
[03/15 14:14:17   3466] #
[03/15 14:14:18   3466] #start global routing iteration 1...
[03/15 14:14:18   3466] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.09 (MB), peak = 1503.02 (MB)
[03/15 14:14:18   3466] #
[03/15 14:14:18   3466] #start global routing iteration 2...
[03/15 14:14:18   3467] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.68 (MB), peak = 1503.02 (MB)
[03/15 14:14:18   3467] #
[03/15 14:14:18   3467] #
[03/15 14:14:18   3467] #Total number of trivial nets (e.g. < 2 pins) = 111 (skipped).
[03/15 14:14:18   3467] #Total number of routable nets = 34675.
[03/15 14:14:18   3467] #Total number of nets in the design = 34786.
[03/15 14:14:18   3467] #
[03/15 14:14:18   3467] #688 routable nets have only global wires.
[03/15 14:14:18   3467] #33987 routable nets have only detail routed wires.
[03/15 14:14:18   3467] #11 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 14:14:18   3467] #363 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 14:14:18   3467] #
[03/15 14:14:18   3467] #Routed nets constraints summary:
[03/15 14:14:18   3467] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 14:14:18   3467] #------------------------------------------------
[03/15 14:14:18   3467] #        Rules   Misc Constraints   Unconstrained  
[03/15 14:14:18   3467] #------------------------------------------------
[03/15 14:14:18   3467] #      Default                 11             677  
[03/15 14:14:18   3467] #------------------------------------------------
[03/15 14:14:18   3467] #        Total                 11             677  
[03/15 14:14:18   3467] #------------------------------------------------
[03/15 14:14:18   3467] #
[03/15 14:14:18   3467] #Routing constraints summary of the whole design:
[03/15 14:14:18   3467] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 14:14:18   3467] #-------------------------------------------------------------------
[03/15 14:14:18   3467] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/15 14:14:18   3467] #-------------------------------------------------------------------
[03/15 14:14:18   3467] #      Default                  1                373           34301  
[03/15 14:14:18   3467] #-------------------------------------------------------------------
[03/15 14:14:18   3467] #        Total                  1                373           34301  
[03/15 14:14:18   3467] #-------------------------------------------------------------------
[03/15 14:14:18   3467] #
[03/15 14:14:18   3467] #
[03/15 14:14:18   3467] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 14:14:18   3467] #
[03/15 14:14:18   3467] #                 OverCon          
[03/15 14:14:18   3467] #                  #Gcell    %Gcell
[03/15 14:14:18   3467] #     Layer           (1)   OverCon
[03/15 14:14:18   3467] #  --------------------------------
[03/15 14:14:18   3467] #   Metal 1      0(0.00%)   (0.00%)
[03/15 14:14:18   3467] #   Metal 2      6(0.03%)   (0.03%)
[03/15 14:14:18   3467] #   Metal 3      0(0.00%)   (0.00%)
[03/15 14:14:18   3467] #   Metal 4      0(0.00%)   (0.00%)
[03/15 14:14:18   3467] #   Metal 5      0(0.00%)   (0.00%)
[03/15 14:14:18   3467] #   Metal 6      0(0.00%)   (0.00%)
[03/15 14:14:18   3467] #   Metal 7      0(0.00%)   (0.00%)
[03/15 14:14:18   3467] #   Metal 8      0(0.00%)   (0.00%)
[03/15 14:14:18   3467] #  --------------------------------
[03/15 14:14:18   3467] #     Total      6(0.00%)   (0.00%)
[03/15 14:14:18   3467] #
[03/15 14:14:18   3467] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/15 14:14:18   3467] #  Overflow after GR: 0.00% H + 0.01% V
[03/15 14:14:18   3467] #
[03/15 14:14:18   3467] #Complete Global Routing.
[03/15 14:14:18   3467] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:14:18   3467] #Total wire length = 637024 um.
[03/15 14:14:18   3467] #Total half perimeter of net bounding box = 545479 um.
[03/15 14:14:18   3467] #Total wire length on LAYER M1 = 1739 um.
[03/15 14:14:18   3467] #Total wire length on LAYER M2 = 185721 um.
[03/15 14:14:18   3467] #Total wire length on LAYER M3 = 216817 um.
[03/15 14:14:18   3467] #Total wire length on LAYER M4 = 145420 um.
[03/15 14:14:18   3467] #Total wire length on LAYER M5 = 45492 um.
[03/15 14:14:18   3467] #Total wire length on LAYER M6 = 2188 um.
[03/15 14:14:18   3467] #Total wire length on LAYER M7 = 16830 um.
[03/15 14:14:18   3467] #Total wire length on LAYER M8 = 22817 um.
[03/15 14:14:18   3467] #Total number of vias = 230222
[03/15 14:14:18   3467] #Total number of multi-cut vias = 153265 ( 66.6%)
[03/15 14:14:18   3467] #Total number of single cut vias = 76957 ( 33.4%)
[03/15 14:14:18   3467] #Up-Via Summary (total 230222):
[03/15 14:14:18   3467] #                   single-cut          multi-cut      Total
[03/15 14:14:18   3467] #-----------------------------------------------------------
[03/15 14:14:18   3467] #  Metal 1       75906 ( 65.0%)     40888 ( 35.0%)     116794
[03/15 14:14:18   3467] #  Metal 2         781 (  0.9%)     84291 ( 99.1%)      85072
[03/15 14:14:18   3467] #  Metal 3          71 (  0.4%)     19378 ( 99.6%)      19449
[03/15 14:14:18   3467] #  Metal 4          54 (  1.4%)      3824 ( 98.6%)       3878
[03/15 14:14:18   3467] #  Metal 5          13 (  0.7%)      1805 ( 99.3%)       1818
[03/15 14:14:18   3467] #  Metal 6          63 (  3.6%)      1690 ( 96.4%)       1753
[03/15 14:14:18   3467] #  Metal 7          69 (  4.7%)      1389 ( 95.3%)       1458
[03/15 14:14:18   3467] #-----------------------------------------------------------
[03/15 14:14:18   3467] #                76957 ( 33.4%)    153265 ( 66.6%)     230222 
[03/15 14:14:18   3467] #
[03/15 14:14:18   3467] #Max overcon = 1 tracks.
[03/15 14:14:18   3467] #Total overcon = 0.00%.
[03/15 14:14:18   3467] #Worst layer Gcell overcon rate = 0.00%.
[03/15 14:14:18   3467] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1348.69 (MB), peak = 1503.02 (MB)
[03/15 14:14:18   3467] #
[03/15 14:14:19   3467] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.24 (MB), peak = 1503.02 (MB)
[03/15 14:14:19   3467] #Start Track Assignment.
[03/15 14:14:20   3469] #Done with 41 horizontal wires in 2 hboxes and 24 vertical wires in 2 hboxes.
[03/15 14:14:22   3470] #Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[03/15 14:14:22   3470] #Complete Track Assignment.
[03/15 14:14:22   3470] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:14:22   3470] #Total wire length = 637072 um.
[03/15 14:14:22   3470] #Total half perimeter of net bounding box = 545479 um.
[03/15 14:14:22   3470] #Total wire length on LAYER M1 = 1769 um.
[03/15 14:14:22   3470] #Total wire length on LAYER M2 = 185730 um.
[03/15 14:14:22   3470] #Total wire length on LAYER M3 = 216823 um.
[03/15 14:14:22   3470] #Total wire length on LAYER M4 = 145420 um.
[03/15 14:14:22   3470] #Total wire length on LAYER M5 = 45492 um.
[03/15 14:14:22   3470] #Total wire length on LAYER M6 = 2188 um.
[03/15 14:14:22   3470] #Total wire length on LAYER M7 = 16831 um.
[03/15 14:14:22   3470] #Total wire length on LAYER M8 = 22818 um.
[03/15 14:14:22   3470] #Total number of vias = 230207
[03/15 14:14:22   3470] #Total number of multi-cut vias = 153265 ( 66.6%)
[03/15 14:14:22   3470] #Total number of single cut vias = 76942 ( 33.4%)
[03/15 14:14:22   3470] #Up-Via Summary (total 230207):
[03/15 14:14:22   3470] #                   single-cut          multi-cut      Total
[03/15 14:14:22   3470] #-----------------------------------------------------------
[03/15 14:14:22   3470] #  Metal 1       75900 ( 65.0%)     40888 ( 35.0%)     116788
[03/15 14:14:22   3470] #  Metal 2         772 (  0.9%)     84291 ( 99.1%)      85063
[03/15 14:14:22   3470] #  Metal 3          71 (  0.4%)     19378 ( 99.6%)      19449
[03/15 14:14:22   3470] #  Metal 4          54 (  1.4%)      3824 ( 98.6%)       3878
[03/15 14:14:22   3470] #  Metal 5          13 (  0.7%)      1805 ( 99.3%)       1818
[03/15 14:14:22   3470] #  Metal 6          63 (  3.6%)      1690 ( 96.4%)       1753
[03/15 14:14:22   3470] #  Metal 7          69 (  4.7%)      1389 ( 95.3%)       1458
[03/15 14:14:22   3470] #-----------------------------------------------------------
[03/15 14:14:22   3470] #                76942 ( 33.4%)    153265 ( 66.6%)     230207 
[03/15 14:14:22   3470] #
[03/15 14:14:22   3470] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1399.23 (MB), peak = 1503.02 (MB)
[03/15 14:14:22   3470] #
[03/15 14:14:22   3470] #Cpu time = 00:00:10
[03/15 14:14:22   3470] #Elapsed time = 00:00:10
[03/15 14:14:22   3470] #Increased memory = 71.84 (MB)
[03/15 14:14:22   3470] #Total memory = 1399.23 (MB)
[03/15 14:14:22   3470] #Peak memory = 1503.02 (MB)
[03/15 14:14:23   3471] #
[03/15 14:14:23   3471] #Start Detail Routing..
[03/15 14:14:23   3471] #start initial detail routing ...
[03/15 14:15:18   3526] # ECO: 56.9% of the total area was rechecked for DRC, and 42.7% required routing.
[03/15 14:15:18   3526] #    number of violations = 75
[03/15 14:15:18   3526] #
[03/15 14:15:18   3526] #    By Layer and Type :
[03/15 14:15:18   3526] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/15 14:15:18   3526] #	M1           24        1       16        7        9       57
[03/15 14:15:18   3526] #	M2            7        6        4        0        1       18
[03/15 14:15:18   3526] #	Totals       31        7       20        7       10       75
[03/15 14:15:18   3526] #668 out of 46734 instances need to be verified(marked ipoed).
[03/15 14:15:18   3526] #34.8% of the total area is being checked for drcs
[03/15 14:15:31   3540] #34.8% of the total area was checked
[03/15 14:15:32   3540] #    number of violations = 82
[03/15 14:15:32   3540] #
[03/15 14:15:32   3540] #    By Layer and Type :
[03/15 14:15:32   3540] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/15 14:15:32   3540] #	M1           27        1       17        7       10       62
[03/15 14:15:32   3540] #	M2            8        7        4        0        1       20
[03/15 14:15:32   3540] #	Totals       35        8       21        7       11       82
[03/15 14:15:32   3540] #cpu time = 00:01:09, elapsed time = 00:01:09, memory = 1385.49 (MB), peak = 1503.02 (MB)
[03/15 14:15:32   3540] #start 1st optimization iteration ...
[03/15 14:15:35   3543] #    number of violations = 13
[03/15 14:15:35   3543] #
[03/15 14:15:35   3543] #    By Layer and Type :
[03/15 14:15:35   3543] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[03/15 14:15:35   3543] #	M1            0        0        1        2        0        3
[03/15 14:15:35   3543] #	M2            2        1        6        0        1       10
[03/15 14:15:35   3543] #	Totals        2        1        7        2        1       13
[03/15 14:15:35   3543] #    number of process antenna violations = 40
[03/15 14:15:35   3543] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1361.20 (MB), peak = 1503.02 (MB)
[03/15 14:15:35   3543] #start 2nd optimization iteration ...
[03/15 14:15:36   3544] #    number of violations = 3
[03/15 14:15:36   3544] #
[03/15 14:15:36   3544] #    By Layer and Type :
[03/15 14:15:36   3544] #	          NSMet     Loop   CutSpc   Totals
[03/15 14:15:36   3544] #	M1            0        0        1        1
[03/15 14:15:36   3544] #	M2            1        1        0        2
[03/15 14:15:36   3544] #	Totals        1        1        1        3
[03/15 14:15:36   3544] #    number of process antenna violations = 40
[03/15 14:15:36   3544] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1366.00 (MB), peak = 1503.02 (MB)
[03/15 14:15:36   3544] #start 3rd optimization iteration ...
[03/15 14:15:38   3547] #    number of violations = 4
[03/15 14:15:38   3547] #
[03/15 14:15:38   3547] #    By Layer and Type :
[03/15 14:15:38   3547] #	         MetSpc    Short     Loop   Totals
[03/15 14:15:38   3547] #	M1            0        0        0        0
[03/15 14:15:38   3547] #	M2            1        0        0        1
[03/15 14:15:38   3547] #	M3            0        0        0        0
[03/15 14:15:38   3547] #	M4            0        0        0        0
[03/15 14:15:38   3547] #	M5            0        1        0        1
[03/15 14:15:38   3547] #	M6            0        0        0        0
[03/15 14:15:38   3547] #	M7            0        0        2        2
[03/15 14:15:38   3547] #	Totals        1        1        2        4
[03/15 14:15:38   3547] #    number of process antenna violations = 40
[03/15 14:15:38   3547] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1363.35 (MB), peak = 1503.02 (MB)
[03/15 14:15:38   3547] #start 4th optimization iteration ...
[03/15 14:15:39   3547] #    number of violations = 1
[03/15 14:15:39   3547] #
[03/15 14:15:39   3547] #    By Layer and Type :
[03/15 14:15:39   3547] #	           Loop   Totals
[03/15 14:15:39   3547] #	M1            0        0
[03/15 14:15:39   3547] #	M2            1        1
[03/15 14:15:39   3547] #	Totals        1        1
[03/15 14:15:39   3547] #    number of process antenna violations = 4
[03/15 14:15:39   3547] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1362.45 (MB), peak = 1503.02 (MB)
[03/15 14:15:39   3547] #start 5th optimization iteration ...
[03/15 14:15:39   3547] #    number of violations = 0
[03/15 14:15:39   3547] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.09 (MB), peak = 1503.02 (MB)
[03/15 14:15:39   3548] #Complete Detail Routing.
[03/15 14:15:39   3548] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:15:39   3548] #Total wire length = 636754 um.
[03/15 14:15:39   3548] #Total half perimeter of net bounding box = 545479 um.
[03/15 14:15:39   3548] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:15:39   3548] #Total wire length on LAYER M2 = 185277 um.
[03/15 14:15:39   3548] #Total wire length on LAYER M3 = 216905 um.
[03/15 14:15:39   3548] #Total wire length on LAYER M4 = 145387 um.
[03/15 14:15:39   3548] #Total wire length on LAYER M5 = 45493 um.
[03/15 14:15:39   3548] #Total wire length on LAYER M6 = 2180 um.
[03/15 14:15:39   3548] #Total wire length on LAYER M7 = 16880 um.
[03/15 14:15:39   3548] #Total wire length on LAYER M8 = 22862 um.
[03/15 14:15:39   3548] #Total number of vias = 231372
[03/15 14:15:39   3548] #Total number of multi-cut vias = 150879 ( 65.2%)
[03/15 14:15:39   3548] #Total number of single cut vias = 80493 ( 34.8%)
[03/15 14:15:39   3548] #Up-Via Summary (total 231372):
[03/15 14:15:39   3548] #                   single-cut          multi-cut      Total
[03/15 14:15:39   3548] #-----------------------------------------------------------
[03/15 14:15:39   3548] #  Metal 1       76782 ( 65.7%)     40163 ( 34.3%)     116945
[03/15 14:15:39   3548] #  Metal 2        2671 (  3.1%)     83139 ( 96.9%)      85810
[03/15 14:15:39   3548] #  Metal 3         555 (  2.8%)     19041 ( 97.2%)      19596
[03/15 14:15:39   3548] #  Metal 4         137 (  3.5%)      3755 ( 96.5%)       3892
[03/15 14:15:39   3548] #  Metal 5          13 (  0.7%)      1813 ( 99.3%)       1826
[03/15 14:15:39   3548] #  Metal 6         123 (  7.0%)      1636 ( 93.0%)       1759
[03/15 14:15:39   3548] #  Metal 7         212 ( 13.7%)      1332 ( 86.3%)       1544
[03/15 14:15:39   3548] #-----------------------------------------------------------
[03/15 14:15:39   3548] #                80493 ( 34.8%)    150879 ( 65.2%)     231372 
[03/15 14:15:39   3548] #
[03/15 14:15:39   3548] #Total number of DRC violations = 0
[03/15 14:15:39   3548] #Cpu time = 00:01:17
[03/15 14:15:39   3548] #Elapsed time = 00:01:17
[03/15 14:15:39   3548] #Increased memory = -56.39 (MB)
[03/15 14:15:39   3548] #Total memory = 1342.84 (MB)
[03/15 14:15:39   3548] #Peak memory = 1503.02 (MB)
[03/15 14:15:39   3548] #
[03/15 14:15:39   3548] #start routing for process antenna violation fix ...
[03/15 14:15:40   3549] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1344.57 (MB), peak = 1503.02 (MB)
[03/15 14:15:40   3549] #
[03/15 14:15:40   3549] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:15:40   3549] #Total wire length = 636754 um.
[03/15 14:15:40   3549] #Total half perimeter of net bounding box = 545479 um.
[03/15 14:15:40   3549] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:15:40   3549] #Total wire length on LAYER M2 = 185277 um.
[03/15 14:15:40   3549] #Total wire length on LAYER M3 = 216905 um.
[03/15 14:15:40   3549] #Total wire length on LAYER M4 = 145387 um.
[03/15 14:15:40   3549] #Total wire length on LAYER M5 = 45493 um.
[03/15 14:15:40   3549] #Total wire length on LAYER M6 = 2180 um.
[03/15 14:15:40   3549] #Total wire length on LAYER M7 = 16880 um.
[03/15 14:15:40   3549] #Total wire length on LAYER M8 = 22862 um.
[03/15 14:15:40   3549] #Total number of vias = 231372
[03/15 14:15:40   3549] #Total number of multi-cut vias = 150879 ( 65.2%)
[03/15 14:15:40   3549] #Total number of single cut vias = 80493 ( 34.8%)
[03/15 14:15:40   3549] #Up-Via Summary (total 231372):
[03/15 14:15:40   3549] #                   single-cut          multi-cut      Total
[03/15 14:15:40   3549] #-----------------------------------------------------------
[03/15 14:15:40   3549] #  Metal 1       76782 ( 65.7%)     40163 ( 34.3%)     116945
[03/15 14:15:40   3549] #  Metal 2        2671 (  3.1%)     83139 ( 96.9%)      85810
[03/15 14:15:40   3549] #  Metal 3         555 (  2.8%)     19041 ( 97.2%)      19596
[03/15 14:15:40   3549] #  Metal 4         137 (  3.5%)      3755 ( 96.5%)       3892
[03/15 14:15:40   3549] #  Metal 5          13 (  0.7%)      1813 ( 99.3%)       1826
[03/15 14:15:40   3549] #  Metal 6         123 (  7.0%)      1636 ( 93.0%)       1759
[03/15 14:15:40   3549] #  Metal 7         212 ( 13.7%)      1332 ( 86.3%)       1544
[03/15 14:15:40   3549] #-----------------------------------------------------------
[03/15 14:15:40   3549] #                80493 ( 34.8%)    150879 ( 65.2%)     231372 
[03/15 14:15:40   3549] #
[03/15 14:15:40   3549] #Total number of DRC violations = 0
[03/15 14:15:40   3549] #Total number of net violated process antenna rule = 0
[03/15 14:15:40   3549] #
[03/15 14:15:42   3551] #
[03/15 14:15:42   3551] #Start Post Route wire spreading..
[03/15 14:15:42   3551] #
[03/15 14:15:42   3551] #Start data preparation for wire spreading...
[03/15 14:15:42   3551] #
[03/15 14:15:42   3551] #Data preparation is done on Sat Mar 15 14:15:42 2025
[03/15 14:15:42   3551] #
[03/15 14:15:42   3551] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1344.57 (MB), peak = 1503.02 (MB)
[03/15 14:15:42   3551] #
[03/15 14:15:42   3551] #Start Post Route Wire Spread.
[03/15 14:15:46   3554] #Done with 895 horizontal wires in 3 hboxes and 1225 vertical wires in 3 hboxes.
[03/15 14:15:46   3554] #Complete Post Route Wire Spread.
[03/15 14:15:46   3554] #
[03/15 14:15:46   3555] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:15:46   3555] #Total wire length = 637382 um.
[03/15 14:15:46   3555] #Total half perimeter of net bounding box = 545479 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M2 = 185440 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M3 = 217150 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M4 = 145557 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M5 = 45500 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M6 = 2181 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M7 = 16885 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M8 = 22897 um.
[03/15 14:15:46   3555] #Total number of vias = 231372
[03/15 14:15:46   3555] #Total number of multi-cut vias = 150879 ( 65.2%)
[03/15 14:15:46   3555] #Total number of single cut vias = 80493 ( 34.8%)
[03/15 14:15:46   3555] #Up-Via Summary (total 231372):
[03/15 14:15:46   3555] #                   single-cut          multi-cut      Total
[03/15 14:15:46   3555] #-----------------------------------------------------------
[03/15 14:15:46   3555] #  Metal 1       76782 ( 65.7%)     40163 ( 34.3%)     116945
[03/15 14:15:46   3555] #  Metal 2        2671 (  3.1%)     83139 ( 96.9%)      85810
[03/15 14:15:46   3555] #  Metal 3         555 (  2.8%)     19041 ( 97.2%)      19596
[03/15 14:15:46   3555] #  Metal 4         137 (  3.5%)      3755 ( 96.5%)       3892
[03/15 14:15:46   3555] #  Metal 5          13 (  0.7%)      1813 ( 99.3%)       1826
[03/15 14:15:46   3555] #  Metal 6         123 (  7.0%)      1636 ( 93.0%)       1759
[03/15 14:15:46   3555] #  Metal 7         212 ( 13.7%)      1332 ( 86.3%)       1544
[03/15 14:15:46   3555] #-----------------------------------------------------------
[03/15 14:15:46   3555] #                80493 ( 34.8%)    150879 ( 65.2%)     231372 
[03/15 14:15:46   3555] #
[03/15 14:15:46   3555] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1395.78 (MB), peak = 1503.02 (MB)
[03/15 14:15:46   3555] #
[03/15 14:15:46   3555] #Post Route wire spread is done.
[03/15 14:15:46   3555] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:15:46   3555] #Total wire length = 637382 um.
[03/15 14:15:46   3555] #Total half perimeter of net bounding box = 545479 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M2 = 185440 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M3 = 217150 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M4 = 145557 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M5 = 45500 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M6 = 2181 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M7 = 16885 um.
[03/15 14:15:46   3555] #Total wire length on LAYER M8 = 22897 um.
[03/15 14:15:46   3555] #Total number of vias = 231372
[03/15 14:15:46   3555] #Total number of multi-cut vias = 150879 ( 65.2%)
[03/15 14:15:46   3555] #Total number of single cut vias = 80493 ( 34.8%)
[03/15 14:15:46   3555] #Up-Via Summary (total 231372):
[03/15 14:15:46   3555] #                   single-cut          multi-cut      Total
[03/15 14:15:46   3555] #-----------------------------------------------------------
[03/15 14:15:46   3555] #  Metal 1       76782 ( 65.7%)     40163 ( 34.3%)     116945
[03/15 14:15:46   3555] #  Metal 2        2671 (  3.1%)     83139 ( 96.9%)      85810
[03/15 14:15:46   3555] #  Metal 3         555 (  2.8%)     19041 ( 97.2%)      19596
[03/15 14:15:46   3555] #  Metal 4         137 (  3.5%)      3755 ( 96.5%)       3892
[03/15 14:15:46   3555] #  Metal 5          13 (  0.7%)      1813 ( 99.3%)       1826
[03/15 14:15:46   3555] #  Metal 6         123 (  7.0%)      1636 ( 93.0%)       1759
[03/15 14:15:46   3555] #  Metal 7         212 ( 13.7%)      1332 ( 86.3%)       1544
[03/15 14:15:46   3555] #-----------------------------------------------------------
[03/15 14:15:46   3555] #                80493 ( 34.8%)    150879 ( 65.2%)     231372 
[03/15 14:15:46   3555] #
[03/15 14:15:48   3556] #
[03/15 14:15:48   3556] #Start Post Route via swapping..
[03/15 14:15:48   3556] #53.59% of area are rerouted by ECO routing.
[03/15 14:16:07   3575] #    number of violations = 0
[03/15 14:16:07   3575] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1357.26 (MB), peak = 1503.02 (MB)
[03/15 14:16:10   3578] #    number of violations = 0
[03/15 14:16:10   3578] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1358.29 (MB), peak = 1503.02 (MB)
[03/15 14:16:10   3578] #CELL_VIEW core,init has 0 DRC violations
[03/15 14:16:10   3578] #Total number of DRC violations = 0
[03/15 14:16:10   3578] #Total number of process antenna violations = 7
[03/15 14:16:10   3578] #Post Route via swapping is done.
[03/15 14:16:10   3578] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:16:10   3578] #Total wire length = 637382 um.
[03/15 14:16:10   3578] #Total half perimeter of net bounding box = 545479 um.
[03/15 14:16:10   3578] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:16:10   3578] #Total wire length on LAYER M2 = 185440 um.
[03/15 14:16:10   3578] #Total wire length on LAYER M3 = 217150 um.
[03/15 14:16:10   3578] #Total wire length on LAYER M4 = 145557 um.
[03/15 14:16:10   3578] #Total wire length on LAYER M5 = 45500 um.
[03/15 14:16:10   3578] #Total wire length on LAYER M6 = 2181 um.
[03/15 14:16:10   3578] #Total wire length on LAYER M7 = 16885 um.
[03/15 14:16:10   3578] #Total wire length on LAYER M8 = 22897 um.
[03/15 14:16:10   3578] #Total number of vias = 231372
[03/15 14:16:10   3578] #Total number of multi-cut vias = 154457 ( 66.8%)
[03/15 14:16:10   3578] #Total number of single cut vias = 76915 ( 33.2%)
[03/15 14:16:10   3578] #Up-Via Summary (total 231372):
[03/15 14:16:10   3578] #                   single-cut          multi-cut      Total
[03/15 14:16:10   3578] #-----------------------------------------------------------
[03/15 14:16:10   3578] #  Metal 1       75856 ( 64.9%)     41089 ( 35.1%)     116945
[03/15 14:16:10   3578] #  Metal 2         747 (  0.9%)     85063 ( 99.1%)      85810
[03/15 14:16:10   3578] #  Metal 3          71 (  0.4%)     19525 ( 99.6%)      19596
[03/15 14:16:10   3578] #  Metal 4          49 (  1.3%)      3843 ( 98.7%)       3892
[03/15 14:16:10   3578] #  Metal 5           9 (  0.5%)      1817 ( 99.5%)       1826
[03/15 14:16:10   3578] #  Metal 6          58 (  3.3%)      1701 ( 96.7%)       1759
[03/15 14:16:10   3578] #  Metal 7         125 (  8.1%)      1419 ( 91.9%)       1544
[03/15 14:16:10   3578] #-----------------------------------------------------------
[03/15 14:16:10   3578] #                76915 ( 33.2%)    154457 ( 66.8%)     231372 
[03/15 14:16:10   3578] #
[03/15 14:16:10   3578] #detailRoute Statistics:
[03/15 14:16:10   3578] #Cpu time = 00:01:48
[03/15 14:16:10   3578] #Elapsed time = 00:01:48
[03/15 14:16:10   3578] #Increased memory = -42.67 (MB)
[03/15 14:16:10   3578] #Total memory = 1356.56 (MB)
[03/15 14:16:10   3578] #Peak memory = 1503.02 (MB)
[03/15 14:16:11   3579] #
[03/15 14:16:11   3579] #globalDetailRoute statistics:
[03/15 14:16:11   3579] #Cpu time = 00:02:01
[03/15 14:16:11   3579] #Elapsed time = 00:02:01
[03/15 14:16:11   3579] #Increased memory = -85.60 (MB)
[03/15 14:16:11   3579] #Total memory = 1301.09 (MB)
[03/15 14:16:11   3579] #Peak memory = 1503.02 (MB)
[03/15 14:16:11   3579] #Number of warnings = 63
[03/15 14:16:11   3579] #Total number of warnings = 92
[03/15 14:16:11   3579] #Number of fails = 0
[03/15 14:16:11   3579] #Total number of fails = 0
[03/15 14:16:11   3579] #Complete globalDetailRoute on Sat Mar 15 14:16:11 2025
[03/15 14:16:11   3579] #
[03/15 14:16:11   3579] **optDesign ... cpu = 0:04:22, real = 0:04:23, mem = 1631.1M, totSessionCpu=0:59:40 **
[03/15 14:16:11   3579] -routeWithEco false                      # bool, default=false
[03/15 14:16:11   3579] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 14:16:11   3579] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 14:16:11   3579] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 14:16:11   3579] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 14:16:11   3579] Extraction called for design 'core' of instances=46734 and nets=34786 using extraction engine 'postRoute' at effort level 'low' .
[03/15 14:16:11   3579] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 14:16:11   3579] RC Extraction called in multi-corner(2) mode.
[03/15 14:16:11   3579] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 14:16:11   3579] Process corner(s) are loaded.
[03/15 14:16:11   3579]  Corner: Cmax
[03/15 14:16:11   3579]  Corner: Cmin
[03/15 14:16:11   3579] extractDetailRC Option : -outfile /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d -maxResLength 200  -extended
[03/15 14:16:11   3579] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 14:16:11   3579]       RC Corner Indexes            0       1   
[03/15 14:16:11   3579] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 14:16:11   3579] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 14:16:11   3579] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 14:16:11   3579] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 14:16:11   3579] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 14:16:11   3579] Shrink Factor                : 1.00000
[03/15 14:16:12   3580] Initializing multi-corner capacitance tables ... 
[03/15 14:16:12   3580] Initializing multi-corner resistance tables ...
[03/15 14:16:12   3580] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1631.1M)
[03/15 14:16:12   3581] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for storing RC.
[03/15 14:16:12   3581] Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1679.7M)
[03/15 14:16:13   3581] Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1679.7M)
[03/15 14:16:13   3581] Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1679.7M)
[03/15 14:16:13   3582] Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1679.7M)
[03/15 14:16:13   3582] Extracted 50.0004% (CPU Time= 0:00:01.9  MEM= 1679.7M)
[03/15 14:16:14   3582] Extracted 60.0006% (CPU Time= 0:00:02.2  MEM= 1679.7M)
[03/15 14:16:14   3583] Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1683.8M)
[03/15 14:16:15   3583] Extracted 80.0006% (CPU Time= 0:00:03.1  MEM= 1683.8M)
[03/15 14:16:15   3584] Extracted 90.0004% (CPU Time= 0:00:03.8  MEM= 1683.8M)
[03/15 14:16:17   3585] Extracted 100% (CPU Time= 0:00:05.2  MEM= 1683.8M)
[03/15 14:16:17   3585] Number of Extracted Resistors     : 603187
[03/15 14:16:17   3585] Number of Extracted Ground Cap.   : 600336
[03/15 14:16:17   3585] Number of Extracted Coupling Cap. : 980152
[03/15 14:16:17   3585] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:16:17   3585] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 14:16:17   3585]  Corner: Cmax
[03/15 14:16:17   3585]  Corner: Cmin
[03/15 14:16:17   3585] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1663.7M)
[03/15 14:16:17   3585] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb_Filter.rcdb.d' for storing RC.
[03/15 14:16:17   3586] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 34675 times net's RC data read were performed.
[03/15 14:16:17   3586] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1663.734M)
[03/15 14:16:17   3586] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:16:17   3586] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1663.734M)
[03/15 14:16:17   3586] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:06.0  MEM: 1663.734M)
[03/15 14:16:17   3586] **optDesign ... cpu = 0:04:29, real = 0:04:29, mem = 1627.1M, totSessionCpu=0:59:47 **
[03/15 14:16:18   3586] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:16:18   3586] Begin IPO call back ...
[03/15 14:16:18   3586] End IPO call back ...
[03/15 14:16:18   3586] #################################################################################
[03/15 14:16:18   3586] # Design Stage: PostRoute
[03/15 14:16:18   3586] # Design Name: core
[03/15 14:16:18   3586] # Design Mode: 65nm
[03/15 14:16:18   3586] # Analysis Mode: MMMC OCV 
[03/15 14:16:18   3586] # Parasitics Mode: SPEF/RCDB
[03/15 14:16:18   3586] # Signoff Settings: SI On 
[03/15 14:16:18   3586] #################################################################################
[03/15 14:16:19   3587] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:16:19   3587] Setting infinite Tws ...
[03/15 14:16:19   3587] First Iteration Infinite Tw... 
[03/15 14:16:19   3587] Calculate early delays in OCV mode...
[03/15 14:16:19   3587] Calculate late delays in OCV mode...
[03/15 14:16:19   3588] Topological Sorting (CPU = 0:00:00.1, MEM = 1641.4M, InitMEM = 1636.4M)
[03/15 14:16:19   3588] Initializing multi-corner capacitance tables ... 
[03/15 14:16:19   3588] Initializing multi-corner resistance tables ...
[03/15 14:16:19   3588] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:16:19   3588] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1658.1M)
[03/15 14:16:19   3588] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:16:30   3599] AAE_INFO-618: Total number of nets in the design is 34786,  99.7 percent of the nets selected for SI analysis
[03/15 14:16:31   3599] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/15 14:16:31   3599] End delay calculation. (MEM=1743.93 CPU=0:00:10.8 REAL=0:00:11.0)
[03/15 14:16:31   3599] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_2Rpk8d/.AAE_5240/waveform.data...
[03/15 14:16:31   3599] *** CDM Built up (cpu=0:00:13.0  real=0:00:13.0  mem= 1743.9M) ***
[03/15 14:16:32   3600] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1743.9M)
[03/15 14:16:32   3600] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:16:32   3600] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1743.9M)
[03/15 14:16:32   3600] Starting SI iteration 2
[03/15 14:16:32   3601] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:16:32   3601] Calculate early delays in OCV mode...
[03/15 14:16:32   3601] Calculate late delays in OCV mode...
[03/15 14:16:35   3604] AAE_INFO-618: Total number of nets in the design is 34786,  5.5 percent of the nets selected for SI analysis
[03/15 14:16:35   3604] End delay calculation. (MEM=1719.97 CPU=0:00:03.0 REAL=0:00:03.0)
[03/15 14:16:35   3604] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1720.0M) ***
[03/15 14:16:37   3606] *** Done Building Timing Graph (cpu=0:00:19.5 real=0:00:20.0 totSessionCpu=1:00:06 mem=1720.0M)
[03/15 14:16:37   3606] **optDesign ... cpu = 0:04:49, real = 0:04:49, mem = 1635.9M, totSessionCpu=1:00:06 **
[03/15 14:16:37   3606] *** Timing NOT met, worst failing slack is -0.598
[03/15 14:16:37   3606] *** Check timing (0:00:00.0)
[03/15 14:16:37   3606] Begin: GigaOpt Optimization in post-eco TNS mode
[03/15 14:16:37   3606] Info: 1 clock net  excluded from IPO operation.
[03/15 14:16:37   3606] PhyDesignGrid: maxLocalDensity 1.00
[03/15 14:16:37   3606] #spOpts: N=65 mergeVia=F 
[03/15 14:16:39   3608] *info: 1 clock net excluded
[03/15 14:16:39   3608] *info: 2 special nets excluded.
[03/15 14:16:39   3608] *info: 111 no-driver nets excluded.
[03/15 14:16:41   3610] ** GigaOpt Optimizer WNS Slack -0.598 TNS Slack -1023.884 Density 98.00
[03/15 14:16:41   3610] Optimizer TNS Opt
[03/15 14:16:41   3610] Active Path Group: reg2reg  
[03/15 14:16:41   3610] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:16:41   3610] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:16:41   3610] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:16:41   3610] |  -0.598|   -0.598|-1023.884|-1023.884|    98.00%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 14:16:43   3611] |  -0.598|   -0.598|-1023.884|-1023.884|    98.00%|   0:00:02.0| 1879.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_9_/D    |
[03/15 14:16:43   3612] |  -0.598|   -0.598|-1023.884|-1023.884|    98.00%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
[03/15 14:16:43   3612] |  -0.598|   -0.598|-1023.884|-1023.884|    98.00%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_4_/D    |
[03/15 14:16:43   3612] |  -0.598|   -0.598|-1023.884|-1023.884|    98.00%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_2_/D   |
[03/15 14:16:43   3612] |  -0.598|   -0.598|-1023.884|-1023.884|    98.00%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 14:16:43   3612] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:16:43   3612] 
[03/15 14:16:43   3612] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1879.3M) ***
[03/15 14:16:44   3612] Checking setup slack degradation ...
[03/15 14:16:44   3612] 
[03/15 14:16:44   3612] Recovery Manager:
[03/15 14:16:44   3612]   Low  Effort TNS Jump: 1.516 (REF: -1022.367, TGT: -1023.884, Threshold: 50.000) - Skip
[03/15 14:16:44   3612]   High Effort TNS Jump: 1.516 (REF: -1022.367, TGT: -1023.884, Threshold: 50.000) - Skip
[03/15 14:16:44   3612] 
[03/15 14:16:44   3612] 
[03/15 14:16:44   3612] *** Finished Optimize Step Cumulative (cpu=0:00:02.4 real=0:00:03.0 mem=1879.3M) ***
[03/15 14:16:44   3612] **** Begin NDR-Layer Usage Statistics ****
[03/15 14:16:44   3612] Layer 7 has 354 constrained nets 
[03/15 14:16:44   3612] **** End NDR-Layer Usage Statistics ****
[03/15 14:16:44   3612] 
[03/15 14:16:44   3612] *** Finish Post Route Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1879.3M) ***
[03/15 14:16:44   3612] End: GigaOpt Optimization in post-eco TNS mode
[03/15 14:16:44   3613] Running setup recovery post routing.
[03/15 14:16:44   3613] **optDesign ... cpu = 0:04:56, real = 0:04:56, mem = 1728.4M, totSessionCpu=1:00:13 **
[03/15 14:16:45   3613]   Timing Snapshot: (TGT)
[03/15 14:16:45   3613]      Weighted WNS: -0.598
[03/15 14:16:45   3613]       All  PG WNS: -0.598
[03/15 14:16:45   3613]       High PG WNS: -0.598
[03/15 14:16:45   3613]       All  PG TNS: -1023.884
[03/15 14:16:45   3613]       High PG TNS: -1023.884
[03/15 14:16:45   3613]          Tran DRV: 0
[03/15 14:16:45   3613]           Cap DRV: 0
[03/15 14:16:45   3613]        Fanout DRV: 0
[03/15 14:16:45   3613]            Glitch: 0
[03/15 14:16:45   3613]    Category Slack: { [L, -0.598] [H, -0.598] }
[03/15 14:16:45   3613] 
[03/15 14:16:45   3613] Checking setup slack degradation ...
[03/15 14:16:45   3613] 
[03/15 14:16:45   3613] Recovery Manager:
[03/15 14:16:45   3613]   Low  Effort WNS Jump: 0.004 (REF: -0.594, TGT: -0.598, Threshold: 0.150) - Skip
[03/15 14:16:45   3613]   High Effort WNS Jump: 0.004 (REF: -0.594, TGT: -0.598, Threshold: 0.075) - Skip
[03/15 14:16:45   3613]   Low  Effort TNS Jump: 1.516 (REF: -1022.367, TGT: -1023.884, Threshold: 50.000) - Skip
[03/15 14:16:45   3613]   High Effort TNS Jump: 1.516 (REF: -1022.367, TGT: -1023.884, Threshold: 50.000) - Skip
[03/15 14:16:45   3613] 
[03/15 14:16:45   3613] Checking DRV degradation...
[03/15 14:16:45   3613] 
[03/15 14:16:45   3613] Recovery Manager:
[03/15 14:16:45   3613]     Tran DRV degradation : 0 (0 -> 0)
[03/15 14:16:45   3613]      Cap DRV degradation : 0 (0 -> 0)
[03/15 14:16:45   3613]   Fanout DRV degradation : 0 (0 -> 0)
[03/15 14:16:45   3613]       Glitch degradation : 0 (0 -> 0)
[03/15 14:16:45   3613]   DRV Recovery (Margin: 100) - Skip
[03/15 14:16:45   3613] 
[03/15 14:16:45   3613] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/15 14:16:45   3613] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1728.38M, totSessionCpu=1:00:14 .
[03/15 14:16:45   3613] **optDesign ... cpu = 0:04:56, real = 0:04:57, mem = 1728.4M, totSessionCpu=1:00:14 **
[03/15 14:16:45   3613] 
[03/15 14:16:45   3613] Latch borrow mode reset to max_borrow
[03/15 14:16:46   3614] <optDesign CMD> Restore Using all VT Cells
[03/15 14:16:46   3615] Reported timing to dir ./timingReports
[03/15 14:16:46   3615] **optDesign ... cpu = 0:04:58, real = 0:04:58, mem = 1694.0M, totSessionCpu=1:00:15 **
[03/15 14:16:46   3615] Begin: glitch net info
[03/15 14:16:46   3615] glitch slack range: number of glitch nets
[03/15 14:16:46   3615] glitch slack < -0.32 : 0
[03/15 14:16:46   3615] -0.32 < glitch slack < -0.28 : 0
[03/15 14:16:46   3615] -0.28 < glitch slack < -0.24 : 0
[03/15 14:16:46   3615] -0.24 < glitch slack < -0.2 : 0
[03/15 14:16:46   3615] -0.2 < glitch slack < -0.16 : 0
[03/15 14:16:46   3615] -0.16 < glitch slack < -0.12 : 0
[03/15 14:16:46   3615] -0.12 < glitch slack < -0.08 : 0
[03/15 14:16:46   3615] -0.08 < glitch slack < -0.04 : 0
[03/15 14:16:46   3615] -0.04 < glitch slack : 0
[03/15 14:16:46   3615] End: glitch net info
[03/15 14:16:46   3615] ** Profile ** Start :  cpu=0:00:00.0, mem=1751.2M
[03/15 14:16:46   3615] ** Profile ** Other data :  cpu=0:00:00.1, mem=1751.2M
[03/15 14:16:46   3615] **INFO: Starting Blocking QThread with 1 CPU
[03/15 14:16:46   3615]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 14:16:46   3615] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:16:46   3615] Begin IPO call back ...
[03/15 14:16:46   3615] End IPO call back ...
[03/15 14:16:46   3615] #################################################################################
[03/15 14:16:46   3615] # Design Stage: PostRoute
[03/15 14:16:46   3615] # Design Name: core
[03/15 14:16:46   3615] # Design Mode: 65nm
[03/15 14:16:46   3615] # Analysis Mode: MMMC OCV 
[03/15 14:16:46   3615] # Parasitics Mode: SPEF/RCDB
[03/15 14:16:46   3615] # Signoff Settings: SI On 
[03/15 14:16:46   3615] #################################################################################
[03/15 14:16:46   3615] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:16:46   3615] Setting infinite Tws ...
[03/15 14:16:46   3615] First Iteration Infinite Tw... 
[03/15 14:16:46   3615] Calculate late delays in OCV mode...
[03/15 14:16:46   3615] Calculate early delays in OCV mode...
[03/15 14:16:46   3615] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/15 14:16:46   3615] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 14:16:46   3615] AAE_INFO-618: Total number of nets in the design is 34786,  99.7 percent of the nets selected for SI analysis
[03/15 14:16:46   3615] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/15 14:16:46   3615] End delay calculation. (MEM=0 CPU=0:00:10.2 REAL=0:00:11.0)
[03/15 14:16:46   3615] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_2Rpk8d/.AAE_5240/waveform.data...
[03/15 14:16:46   3615] *** CDM Built up (cpu=0:00:11.2  real=0:00:12.0  mem= 0.0M) ***
[03/15 14:16:46   3615] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 14:16:46   3615] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:16:46   3615] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 14:16:46   3615] Starting SI iteration 2
[03/15 14:16:46   3615] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:16:46   3615] Calculate late delays in OCV mode...
[03/15 14:16:46   3615] Calculate early delays in OCV mode...
[03/15 14:16:46   3615] AAE_INFO-618: Total number of nets in the design is 34786,  0.0 percent of the nets selected for SI analysis
[03/15 14:16:46   3615] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[03/15 14:16:46   3615] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[03/15 14:16:46   3615] *** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:15.0 totSessionCpu=0:00:38.4 mem=0.0M)
[03/15 14:16:46   3615] ** Profile ** Overall slacks :  cpu=0:0-9:0-6.-6, mem=0.0M
[03/15 14:16:46   3615] ** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M
[03/15 14:17:02   3630]  
_______________________________________________________________________
[03/15 14:17:02   3630] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:17:02   3630] Begin IPO call back ...
[03/15 14:17:02   3630] End IPO call back ...
[03/15 14:17:02   3630] #################################################################################
[03/15 14:17:02   3630] # Design Stage: PostRoute
[03/15 14:17:02   3630] # Design Name: core
[03/15 14:17:02   3630] # Design Mode: 65nm
[03/15 14:17:02   3630] # Analysis Mode: MMMC OCV 
[03/15 14:17:02   3630] # Parasitics Mode: SPEF/RCDB
[03/15 14:17:02   3630] # Signoff Settings: SI On 
[03/15 14:17:02   3630] #################################################################################
[03/15 14:17:03   3631] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:17:03   3631] Setting infinite Tws ...
[03/15 14:17:03   3631] First Iteration Infinite Tw... 
[03/15 14:17:03   3631] Calculate early delays in OCV mode...
[03/15 14:17:03   3631] Calculate late delays in OCV mode...
[03/15 14:17:03   3631] Topological Sorting (CPU = 0:00:00.1, MEM = 1749.2M, InitMEM = 1749.2M)
[03/15 14:17:14   3642] AAE_INFO-618: Total number of nets in the design is 34786,  99.7 percent of the nets selected for SI analysis
[03/15 14:17:14   3642] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 14:17:14   3642] End delay calculation. (MEM=1804.07 CPU=0:00:10.6 REAL=0:00:10.0)
[03/15 14:17:14   3642] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_2Rpk8d/.AAE_5240/waveform.data...
[03/15 14:17:14   3642] *** CDM Built up (cpu=0:00:12.3  real=0:00:12.0  mem= 1804.1M) ***
[03/15 14:17:15   3643] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1804.1M)
[03/15 14:17:15   3643] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:17:16   3644] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1804.1M)
[03/15 14:17:16   3644] Starting SI iteration 2
[03/15 14:17:16   3644] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:17:16   3644] Calculate early delays in OCV mode...
[03/15 14:17:16   3644] Calculate late delays in OCV mode...
[03/15 14:17:19   3647] AAE_INFO-618: Total number of nets in the design is 34786,  5.5 percent of the nets selected for SI analysis
[03/15 14:17:19   3647] End delay calculation. (MEM=1780.12 CPU=0:00:03.1 REAL=0:00:03.0)
[03/15 14:17:19   3647] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1780.1M) ***
[03/15 14:17:20   3648] *** Done Building Timing Graph (cpu=0:00:18.2 real=0:00:18.0 totSessionCpu=1:00:49 mem=1780.1M)
[03/15 14:17:20   3648] ** Profile ** Overall slacks :  cpu=0:00:33.5, mem=1780.1M
[03/15 14:17:22   3649] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1696.2M
[03/15 14:17:22   3650] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1696.2M
[03/15 14:17:22   3650] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.598  | -0.598  |  0.018  |
|           TNS (ns):| -1023.9 | -1023.9 |  0.000  |
|    Violating Paths:|  2258   |  2258   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.053  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  7622   |  7214   |  4752   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.945%
       (98.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1696.2M
[03/15 14:17:22   3650] *** Final Summary (holdfix) CPU=0:00:35.2, REAL=0:00:36.0, MEM=1696.2M
[03/15 14:17:22   3650] **optDesign ... cpu = 0:05:33, real = 0:05:34, mem = 1694.2M, totSessionCpu=1:00:51 **
[03/15 14:17:22   3650]  ReSet Options after AAE Based Opt flow 
[03/15 14:17:22   3650] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/15 14:17:22   3650] Type 'man IMPOPT-3195' for more detail.
[03/15 14:17:22   3650] *** Finished optDesign ***
[03/15 14:17:22   3650] 
[03/15 14:17:22   3650] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:36 real=  0:05:38)
[03/15 14:17:22   3650] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/15 14:17:22   3650] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:13.4 real=0:00:13.1)
[03/15 14:17:22   3650] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 14:17:22   3650] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:28.4 real=0:00:29.4)
[03/15 14:17:22   3650] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.3 real=0:00:06.2)
[03/15 14:17:22   3650] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:04.9 real=0:00:04.9)
[03/15 14:17:22   3650] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:04.4 real=0:00:04.4)
[03/15 14:17:22   3650] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:09.6 real=0:00:09.6)
[03/15 14:17:22   3650] 	OPT_RUNTIME:   RouterDirectives (count =  2): (cpu=0:00:15.3 real=0:00:15.3)
[03/15 14:17:22   3650] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:18.6 real=0:00:19.5)
[03/15 14:17:22   3650] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:01 real=  0:02:01)
[03/15 14:17:22   3650] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:19.5 real=0:00:19.4)
[03/15 14:17:22   3650] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[03/15 14:17:22   3650] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[03/15 14:17:22   3650] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 14:17:22   3650] Info: pop threads available for lower-level modules during optimization.
[03/15 14:17:22   3650] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 14:17:22   3650] <CMD> optDesign -postRoute -drv
[03/15 14:17:22   3650] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 14:17:22   3650] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 14:17:22   3650] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 14:17:22   3650] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 14:17:22   3650] -setupDynamicPowerViewAsDefaultView false
[03/15 14:17:22   3650]                                            # bool, default=false, private
[03/15 14:17:22   3650] #spOpts: N=65 mergeVia=F 
[03/15 14:17:22   3650] Core basic site is core
[03/15 14:17:22   3650] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 14:17:23   3650] #spOpts: N=65 mergeVia=F 
[03/15 14:17:23   3651] GigaOpt running with 1 threads.
[03/15 14:17:23   3651] Info: 1 threads available for lower-level modules during optimization.
[03/15 14:17:23   3651] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 14:17:23   3651] 	Cell FILL1_LL, site bcore.
[03/15 14:17:23   3651] 	Cell FILL_NW_HH, site bcore.
[03/15 14:17:23   3651] 	Cell FILL_NW_LL, site bcore.
[03/15 14:17:23   3651] 	Cell GFILL, site gacore.
[03/15 14:17:23   3651] 	Cell GFILL10, site gacore.
[03/15 14:17:23   3651] 	Cell GFILL2, site gacore.
[03/15 14:17:23   3651] 	Cell GFILL3, site gacore.
[03/15 14:17:23   3651] 	Cell GFILL4, site gacore.
[03/15 14:17:23   3651] 	Cell LVLLHCD1, site bcore.
[03/15 14:17:23   3651] 	Cell LVLLHCD2, site bcore.
[03/15 14:17:23   3651] 	Cell LVLLHCD4, site bcore.
[03/15 14:17:23   3651] 	Cell LVLLHCD8, site bcore.
[03/15 14:17:23   3651] 	Cell LVLLHD1, site bcore.
[03/15 14:17:23   3651] 	Cell LVLLHD2, site bcore.
[03/15 14:17:23   3651] 	Cell LVLLHD4, site bcore.
[03/15 14:17:23   3651] 	Cell LVLLHD8, site bcore.
[03/15 14:17:23   3651] .
[03/15 14:17:24   3652] Effort level <high> specified for reg2reg path_group
[03/15 14:17:26   3653] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1658.7M, totSessionCpu=1:00:54 **
[03/15 14:17:26   3653] #spOpts: N=65 
[03/15 14:17:26   3653] Begin checking placement ... (start mem=1658.7M, init mem=1658.7M)
[03/15 14:17:26   3654] *info: Placed = 46734         
[03/15 14:17:26   3654] *info: Unplaced = 0           
[03/15 14:17:26   3654] Placement Density:98.00%(168943/172390)
[03/15 14:17:26   3654] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1658.7M)
[03/15 14:17:26   3654]  Initial DC engine is -> aae
[03/15 14:17:26   3654]  
[03/15 14:17:26   3654]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 14:17:26   3654]  
[03/15 14:17:26   3654]  
[03/15 14:17:26   3654]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 14:17:26   3654]  
[03/15 14:17:26   3654] Reset EOS DB
[03/15 14:17:26   3654] Ignoring AAE DB Resetting ...
[03/15 14:17:26   3654]  Set Options for AAE Based Opt flow 
[03/15 14:17:26   3654] *** optDesign -postRoute ***
[03/15 14:17:26   3654] DRC Margin: user margin 0.0; extra margin 0
[03/15 14:17:26   3654] Setup Target Slack: user slack 0
[03/15 14:17:26   3654] Hold Target Slack: user slack 0
[03/15 14:17:26   3654] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 14:17:26   3654] Include MVT Delays for Hold Opt
[03/15 14:17:26   3654] ** INFO : this run is activating 'postRoute' automaton
[03/15 14:17:26   3654] 
[03/15 14:17:26   3654] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/15 14:17:26   3654] 
[03/15 14:17:26   3654] Type 'man IMPOPT-3663' for more detail.
[03/15 14:17:26   3654] 
[03/15 14:17:26   3654] Power view               = WC_VIEW
[03/15 14:17:26   3654] Number of VT partitions  = 2
[03/15 14:17:26   3654] Standard cells in design = 811
[03/15 14:17:26   3654] Instances in design      = 32714
[03/15 14:17:26   3654] 
[03/15 14:17:26   3654] Instance distribution across the VT partitions:
[03/15 14:17:26   3654] 
[03/15 14:17:26   3654]  LVT : inst = 13932 (42.6%), cells = 335 (41%)
[03/15 14:17:26   3654]    Lib tcbn65gpluswc        : inst = 13932 (42.6%)
[03/15 14:17:26   3654] 
[03/15 14:17:26   3654]  HVT : inst = 18782 (57.4%), cells = 457 (56%)
[03/15 14:17:26   3654]    Lib tcbn65gpluswc        : inst = 18782 (57.4%)
[03/15 14:17:26   3654] 
[03/15 14:17:26   3654] Reporting took 0 sec
[03/15 14:17:26   3654] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 34675 times net's RC data read were performed.
[03/15 14:17:26   3654] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 14:17:26   3654] Extraction called for design 'core' of instances=46734 and nets=34786 using extraction engine 'postRoute' at effort level 'low' .
[03/15 14:17:26   3654] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 14:17:26   3654] RC Extraction called in multi-corner(2) mode.
[03/15 14:17:26   3654] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 14:17:26   3654] Process corner(s) are loaded.
[03/15 14:17:26   3654]  Corner: Cmax
[03/15 14:17:26   3654]  Corner: Cmin
[03/15 14:17:26   3654] extractDetailRC Option : -outfile /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d -maxResLength 200  -extended
[03/15 14:17:26   3654] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 14:17:26   3654]       RC Corner Indexes            0       1   
[03/15 14:17:26   3654] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 14:17:26   3654] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 14:17:26   3654] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 14:17:26   3654] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 14:17:26   3654] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 14:17:26   3654] Shrink Factor                : 1.00000
[03/15 14:17:27   3655] Initializing multi-corner capacitance tables ... 
[03/15 14:17:27   3655] Initializing multi-corner resistance tables ...
[03/15 14:17:27   3655] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1646.6M)
[03/15 14:17:28   3655] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for storing RC.
[03/15 14:17:28   3656] Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1711.3M)
[03/15 14:17:28   3656] Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1711.3M)
[03/15 14:17:28   3656] Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1711.3M)
[03/15 14:17:29   3656] Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1711.3M)
[03/15 14:17:29   3657] Extracted 50.0004% (CPU Time= 0:00:02.0  MEM= 1711.3M)
[03/15 14:17:29   3657] Extracted 60.0006% (CPU Time= 0:00:02.2  MEM= 1711.3M)
[03/15 14:17:29   3657] Extracted 70.0004% (CPU Time= 0:00:02.7  MEM= 1715.3M)
[03/15 14:17:30   3658] Extracted 80.0006% (CPU Time= 0:00:03.1  MEM= 1715.3M)
[03/15 14:17:31   3659] Extracted 90.0004% (CPU Time= 0:00:03.9  MEM= 1715.3M)
[03/15 14:17:32   3660] Extracted 100% (CPU Time= 0:00:05.3  MEM= 1717.3M)
[03/15 14:17:32   3660] Number of Extracted Resistors     : 603187
[03/15 14:17:32   3660] Number of Extracted Ground Cap.   : 600336
[03/15 14:17:32   3660] Number of Extracted Coupling Cap. : 980152
[03/15 14:17:32   3660] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:17:32   3660] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 14:17:32   3660]  Corner: Cmax
[03/15 14:17:32   3660]  Corner: Cmin
[03/15 14:17:32   3660] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1697.3M)
[03/15 14:17:32   3660] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb_Filter.rcdb.d' for storing RC.
[03/15 14:17:33   3661] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 34675 times net's RC data read were performed.
[03/15 14:17:33   3661] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1697.273M)
[03/15 14:17:33   3661] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:17:33   3661] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1697.273M)
[03/15 14:17:33   3661] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:07.0  MEM: 1697.273M)
[03/15 14:17:33   3661] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:17:33   3661] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1674.5M)
[03/15 14:17:33   3661] Initializing multi-corner capacitance tables ... 
[03/15 14:17:33   3661] Initializing multi-corner resistance tables ...
[03/15 14:17:35   3663] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:17:35   3663] #################################################################################
[03/15 14:17:35   3663] # Design Stage: PostRoute
[03/15 14:17:35   3663] # Design Name: core
[03/15 14:17:35   3663] # Design Mode: 65nm
[03/15 14:17:35   3663] # Analysis Mode: MMMC OCV 
[03/15 14:17:35   3663] # Parasitics Mode: SPEF/RCDB
[03/15 14:17:35   3663] # Signoff Settings: SI On 
[03/15 14:17:35   3663] #################################################################################
[03/15 14:17:35   3663] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:17:35   3663] Setting infinite Tws ...
[03/15 14:17:35   3663] First Iteration Infinite Tw... 
[03/15 14:17:35   3663] Calculate early delays in OCV mode...
[03/15 14:17:35   3663] Calculate late delays in OCV mode...
[03/15 14:17:35   3663] Topological Sorting (CPU = 0:00:00.1, MEM = 1672.5M, InitMEM = 1672.5M)
[03/15 14:17:46   3674] AAE_INFO-618: Total number of nets in the design is 34786,  99.7 percent of the nets selected for SI analysis
[03/15 14:17:46   3674] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 14:17:46   3674] End delay calculation. (MEM=1775.07 CPU=0:00:10.7 REAL=0:00:10.0)
[03/15 14:17:46   3674] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_2Rpk8d/.AAE_5240/waveform.data...
[03/15 14:17:46   3674] *** CDM Built up (cpu=0:00:11.7  real=0:00:11.0  mem= 1775.1M) ***
[03/15 14:17:47   3675] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1775.1M)
[03/15 14:17:47   3675] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:17:48   3675] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1775.1M)
[03/15 14:17:48   3675] Starting SI iteration 2
[03/15 14:17:48   3676] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:17:48   3676] Calculate early delays in OCV mode...
[03/15 14:17:48   3676] Calculate late delays in OCV mode...
[03/15 14:17:51   3679] AAE_INFO-618: Total number of nets in the design is 34786,  5.5 percent of the nets selected for SI analysis
[03/15 14:17:51   3679] End delay calculation. (MEM=1751.11 CPU=0:00:03.0 REAL=0:00:03.0)
[03/15 14:17:51   3679] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1751.1M) ***
[03/15 14:17:52   3680] *** Done Building Timing Graph (cpu=0:00:17.5 real=0:00:17.0 totSessionCpu=1:01:20 mem=1751.1M)
[03/15 14:17:52   3680] ** Profile ** Start :  cpu=0:00:00.0, mem=1751.1M
[03/15 14:17:52   3680] ** Profile ** Other data :  cpu=0:00:00.1, mem=1751.1M
[03/15 14:17:52   3680] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1751.1M
[03/15 14:17:53   3681] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1751.1M
[03/15 14:17:53   3681] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.598  | -0.598  |  0.018  |
|           TNS (ns):| -1023.9 | -1023.9 |  0.000  |
|    Violating Paths:|  2258   |  2258   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.945%
       (98.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1751.1M
[03/15 14:17:53   3681] **optDesign ... cpu = 0:00:28, real = 0:00:27, mem = 1639.0M, totSessionCpu=1:01:22 **
[03/15 14:17:54   3681] Setting latch borrow mode to budget during optimization.
[03/15 14:17:55   3683] Glitch fixing enabled
[03/15 14:17:55   3683] <optDesign CMD> fixdrv  all VT Cells
[03/15 14:17:55   3683] Leakage Power Opt: re-selecting buf/inv list 
[03/15 14:17:55   3683] Summary for sequential cells idenfication: 
[03/15 14:17:55   3683] Identified SBFF number: 199
[03/15 14:17:55   3683] Identified MBFF number: 0
[03/15 14:17:55   3683] Not identified SBFF number: 0
[03/15 14:17:55   3683] Not identified MBFF number: 0
[03/15 14:17:55   3683] Number of sequential cells which are not FFs: 104
[03/15 14:17:55   3683] 
[03/15 14:17:55   3683] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 14:17:55   3683] optDesignOneStep: Leakage Power Flow
[03/15 14:17:55   3683] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 14:17:55   3683] **INFO: Start fixing DRV (Mem = 1705.74M) ...
[03/15 14:17:55   3683] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/15 14:17:55   3683] **INFO: Start fixing DRV iteration 1 ...
[03/15 14:17:55   3683] Begin: GigaOpt DRV Optimization
[03/15 14:17:55   3683] Glitch fixing enabled
[03/15 14:17:56   3683] Info: 1 clock net  excluded from IPO operation.
[03/15 14:17:56   3683] Summary for sequential cells idenfication: 
[03/15 14:17:56   3683] Identified SBFF number: 199
[03/15 14:17:56   3683] Identified MBFF number: 0
[03/15 14:17:56   3683] Not identified SBFF number: 0
[03/15 14:17:56   3683] Not identified MBFF number: 0
[03/15 14:17:56   3683] Number of sequential cells which are not FFs: 104
[03/15 14:17:56   3683] 
[03/15 14:17:56   3683] DRV pessimism of 5.00% is used.
[03/15 14:17:56   3683] PhyDesignGrid: maxLocalDensity 0.96
[03/15 14:17:56   3683] #spOpts: N=65 mergeVia=F 
[03/15 14:17:59   3687] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 14:17:59   3687] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/15 14:17:59   3687] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 14:17:59   3687] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/15 14:17:59   3687] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 14:17:59   3687] DEBUG: @coeDRVCandCache::init.
[03/15 14:18:00   3688] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 14:18:00   3688] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.60 |          0|          0|          0|  98.00  |            |           |
[03/15 14:18:00   3688] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 14:18:01   3688] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.60 |          0|          0|          0|  98.00  |   0:00:00.0|    1950.6M|
[03/15 14:18:01   3688] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 14:18:01   3688] **** Begin NDR-Layer Usage Statistics ****
[03/15 14:18:01   3688] Layer 7 has 354 constrained nets 
[03/15 14:18:01   3688] **** End NDR-Layer Usage Statistics ****
[03/15 14:18:01   3688] 
[03/15 14:18:01   3688] *** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1950.6M) ***
[03/15 14:18:01   3688] 
[03/15 14:18:01   3688] Begin: glitch net info
[03/15 14:18:01   3689] glitch slack range: number of glitch nets
[03/15 14:18:01   3689] glitch slack < -0.32 : 0
[03/15 14:18:01   3689] -0.32 < glitch slack < -0.28 : 0
[03/15 14:18:01   3689] -0.28 < glitch slack < -0.24 : 0
[03/15 14:18:01   3689] -0.24 < glitch slack < -0.2 : 0
[03/15 14:18:01   3689] -0.2 < glitch slack < -0.16 : 0
[03/15 14:18:01   3689] -0.16 < glitch slack < -0.12 : 0
[03/15 14:18:01   3689] -0.12 < glitch slack < -0.08 : 0
[03/15 14:18:01   3689] -0.08 < glitch slack < -0.04 : 0
[03/15 14:18:01   3689] -0.04 < glitch slack : 0
[03/15 14:18:01   3689] End: glitch net info
[03/15 14:18:01   3689] DEBUG: @coeDRVCandCache::cleanup.
[03/15 14:18:01   3689] drv optimizer changes nothing and skips refinePlace
[03/15 14:18:01   3689] End: GigaOpt DRV Optimization
[03/15 14:18:01   3689] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1806.9M, totSessionCpu=1:01:29 **
[03/15 14:18:01   3689] *info:
[03/15 14:18:01   3689] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1806.93M).
[03/15 14:18:01   3689] Leakage Power Opt: resetting the buf/inv selection
[03/15 14:18:01   3689] ** Profile ** Start :  cpu=0:00:00.0, mem=1806.9M
[03/15 14:18:01   3689] ** Profile ** Other data :  cpu=0:00:00.1, mem=1806.9M
[03/15 14:18:01   3689] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1816.9M
[03/15 14:18:02   3690] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1816.9M
[03/15 14:18:02   3690] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=1806.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.598  | -0.598  |  0.018  |
|           TNS (ns):| -1023.9 | -1023.9 |  0.000  |
|    Violating Paths:|  2258   |  2258   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.945%
       (98.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1816.9M
[03/15 14:18:02   3690] **optDesign ... cpu = 0:00:37, real = 0:00:36, mem = 1806.9M, totSessionCpu=1:01:31 **
[03/15 14:18:03   3691]   Timing Snapshot: (REF)
[03/15 14:18:03   3691]      Weighted WNS: 0.000
[03/15 14:18:03   3691]       All  PG WNS: 0.000
[03/15 14:18:03   3691]       High PG WNS: 0.000
[03/15 14:18:03   3691]       All  PG TNS: 0.000
[03/15 14:18:03   3691]       High PG TNS: 0.000
[03/15 14:18:03   3691]          Tran DRV: 0
[03/15 14:18:03   3691]           Cap DRV: 0
[03/15 14:18:03   3691]        Fanout DRV: 0
[03/15 14:18:03   3691]            Glitch: 0
[03/15 14:18:03   3691]   Timing Snapshot: (REF)
[03/15 14:18:03   3691]      Weighted WNS: -0.598
[03/15 14:18:03   3691]       All  PG WNS: -0.598
[03/15 14:18:03   3691]       High PG WNS: -0.598
[03/15 14:18:03   3691]       All  PG TNS: -1023.884
[03/15 14:18:03   3691]       High PG TNS: -1023.884
[03/15 14:18:03   3691]          Tran DRV: 0
[03/15 14:18:03   3691]           Cap DRV: 0
[03/15 14:18:03   3691]        Fanout DRV: 0
[03/15 14:18:03   3691]            Glitch: 0
[03/15 14:18:03   3691]    Category Slack: { [L, -0.598] [H, -0.598] }
[03/15 14:18:03   3691] 
[03/15 14:18:03   3691] ** Profile ** Start :  cpu=0:00:00.0, mem=1778.3M
[03/15 14:18:03   3691] ** Profile ** Other data :  cpu=0:00:00.1, mem=1778.3M
[03/15 14:18:04   3691] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1778.3M
[03/15 14:18:05   3692] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1778.3M
[03/15 14:18:05   3692] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.598  | -0.598  |  0.018  |
|           TNS (ns):| -1023.9 | -1023.9 |  0.000  |
|    Violating Paths:|  2258   |  2258   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.945%
       (98.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1778.3M
[03/15 14:18:05   3692] **optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1740.2M, totSessionCpu=1:01:33 **
[03/15 14:18:05   3692] -routeWithEco false                      # bool, default=false
[03/15 14:18:05   3692] -routeWithEco true                       # bool, default=false, user setting
[03/15 14:18:05   3692] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 14:18:05   3692] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 14:18:05   3692] -routeWithTimingDriven false             # bool, default=false, user setting
[03/15 14:18:05   3692] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 14:18:05   3692] -routeWithSiDriven false                 # bool, default=false, user setting
[03/15 14:18:05   3692] 
[03/15 14:18:05   3692] globalDetailRoute
[03/15 14:18:05   3692] 
[03/15 14:18:05   3692] #setNanoRouteMode -drouteAutoStop true
[03/15 14:18:05   3692] #setNanoRouteMode -drouteFixAntenna true
[03/15 14:18:05   3692] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/15 14:18:05   3692] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 14:18:05   3692] #setNanoRouteMode -routeWithEco true
[03/15 14:18:05   3692] #setNanoRouteMode -routeWithSiDriven false
[03/15 14:18:05   3692] #setNanoRouteMode -routeWithTimingDriven false
[03/15 14:18:05   3692] #Start globalDetailRoute on Sat Mar 15 14:18:05 2025
[03/15 14:18:05   3692] #
[03/15 14:18:05   3692] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 34675 times net's RC data read were performed.
[03/15 14:18:05   3693] ### Net info: total nets: 34786
[03/15 14:18:05   3693] ### Net info: dirty nets: 0
[03/15 14:18:05   3693] ### Net info: marked as disconnected nets: 0
[03/15 14:18:07   3695] ### Net info: fully routed nets: 34675
[03/15 14:18:07   3695] ### Net info: trivial (single pin) nets: 0
[03/15 14:18:07   3695] ### Net info: unrouted nets: 111
[03/15 14:18:07   3695] ### Net info: re-extraction nets: 0
[03/15 14:18:07   3695] ### Net info: ignored nets: 0
[03/15 14:18:07   3695] ### Net info: skip routing nets: 0
[03/15 14:18:07   3695] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 14:18:07   3695] #Start routing data preparation.
[03/15 14:18:07   3695] #Minimum voltage of a net in the design = 0.000.
[03/15 14:18:07   3695] #Maximum voltage of a net in the design = 1.100.
[03/15 14:18:07   3695] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 14:18:07   3695] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 14:18:07   3695] #Voltage range [0.000 - 1.100] has 34784 nets.
[03/15 14:18:08   3696] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 14:18:08   3696] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:18:08   3696] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:18:08   3696] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:18:08   3696] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:18:08   3696] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:18:08   3696] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 14:18:08   3696] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 14:18:09   3697] #1043/34675 = 3% of signal nets have been set as priority nets
[03/15 14:18:09   3697] #Regenerating Ggrids automatically.
[03/15 14:18:09   3697] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 14:18:09   3697] #Using automatically generated G-grids.
[03/15 14:18:09   3697] #Done routing data preparation.
[03/15 14:18:09   3697] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1399.13 (MB), peak = 1503.02 (MB)
[03/15 14:18:09   3697] #Merging special wires...
[03/15 14:18:09   3697] #Found 0 nets for post-route si or timing fixing.
[03/15 14:18:09   3697] #WARNING (NRGR-22) Design is already detail routed.
[03/15 14:18:09   3697] #Cpu time = 00:00:02
[03/15 14:18:09   3697] #Elapsed time = 00:00:02
[03/15 14:18:09   3697] #Increased memory = 0.17 (MB)
[03/15 14:18:09   3697] #Total memory = 1399.13 (MB)
[03/15 14:18:09   3697] #Peak memory = 1503.02 (MB)
[03/15 14:18:10   3698] #
[03/15 14:18:10   3698] #Start Detail Routing..
[03/15 14:18:10   3698] #start initial detail routing ...
[03/15 14:18:11   3698] #    number of violations = 0
[03/15 14:18:11   3698] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1403.01 (MB), peak = 1503.02 (MB)
[03/15 14:18:11   3698] #start 1st optimization iteration ...
[03/15 14:18:12   3699] #    number of violations = 2
[03/15 14:18:12   3699] #
[03/15 14:18:12   3699] #    By Layer and Type :
[03/15 14:18:12   3699] #	           Loop   Totals
[03/15 14:18:12   3699] #	M1            0        0
[03/15 14:18:12   3699] #	M2            0        0
[03/15 14:18:12   3699] #	M3            0        0
[03/15 14:18:12   3699] #	M4            0        0
[03/15 14:18:12   3699] #	M5            0        0
[03/15 14:18:12   3699] #	M6            0        0
[03/15 14:18:12   3699] #	M7            2        2
[03/15 14:18:12   3699] #	Totals        2        2
[03/15 14:18:12   3699] #    number of process antenna violations = 7
[03/15 14:18:12   3699] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1417.71 (MB), peak = 1503.02 (MB)
[03/15 14:18:12   3699] #start 2nd optimization iteration ...
[03/15 14:18:12   3700] #    number of violations = 0
[03/15 14:18:12   3700] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1418.81 (MB), peak = 1503.02 (MB)
[03/15 14:18:12   3700] #Complete Detail Routing.
[03/15 14:18:12   3700] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:18:12   3700] #Total wire length = 637384 um.
[03/15 14:18:12   3700] #Total half perimeter of net bounding box = 545479 um.
[03/15 14:18:12   3700] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:18:12   3700] #Total wire length on LAYER M2 = 185440 um.
[03/15 14:18:12   3700] #Total wire length on LAYER M3 = 217150 um.
[03/15 14:18:12   3700] #Total wire length on LAYER M4 = 145557 um.
[03/15 14:18:12   3700] #Total wire length on LAYER M5 = 45500 um.
[03/15 14:18:12   3700] #Total wire length on LAYER M6 = 2183 um.
[03/15 14:18:12   3700] #Total wire length on LAYER M7 = 16885 um.
[03/15 14:18:12   3700] #Total wire length on LAYER M8 = 22898 um.
[03/15 14:18:12   3700] #Total number of vias = 231373
[03/15 14:18:12   3700] #Total number of multi-cut vias = 154412 ( 66.7%)
[03/15 14:18:12   3700] #Total number of single cut vias = 76961 ( 33.3%)
[03/15 14:18:12   3700] #Up-Via Summary (total 231373):
[03/15 14:18:12   3700] #                   single-cut          multi-cut      Total
[03/15 14:18:12   3700] #-----------------------------------------------------------
[03/15 14:18:12   3700] #  Metal 1       75856 ( 64.9%)     41089 ( 35.1%)     116945
[03/15 14:18:12   3700] #  Metal 2         754 (  0.9%)     85056 ( 99.1%)      85810
[03/15 14:18:12   3700] #  Metal 3          78 (  0.4%)     19518 ( 99.6%)      19596
[03/15 14:18:12   3700] #  Metal 4          56 (  1.4%)      3836 ( 98.6%)       3892
[03/15 14:18:12   3700] #  Metal 5           9 (  0.5%)      1817 ( 99.5%)       1826
[03/15 14:18:12   3700] #  Metal 6          66 (  3.8%)      1693 ( 96.2%)       1759
[03/15 14:18:12   3700] #  Metal 7         142 (  9.2%)      1403 ( 90.8%)       1545
[03/15 14:18:12   3700] #-----------------------------------------------------------
[03/15 14:18:12   3700] #                76961 ( 33.3%)    154412 ( 66.7%)     231373 
[03/15 14:18:12   3700] #
[03/15 14:18:12   3700] #Total number of DRC violations = 0
[03/15 14:18:12   3700] #Cpu time = 00:00:03
[03/15 14:18:12   3700] #Elapsed time = 00:00:03
[03/15 14:18:12   3700] #Increased memory = 9.29 (MB)
[03/15 14:18:12   3700] #Total memory = 1408.42 (MB)
[03/15 14:18:12   3700] #Peak memory = 1503.02 (MB)
[03/15 14:18:12   3700] #
[03/15 14:18:12   3700] #start routing for process antenna violation fix ...
[03/15 14:18:13   3701] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1417.22 (MB), peak = 1503.02 (MB)
[03/15 14:18:13   3701] #
[03/15 14:18:13   3701] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:18:13   3701] #Total wire length = 637384 um.
[03/15 14:18:13   3701] #Total half perimeter of net bounding box = 545479 um.
[03/15 14:18:13   3701] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:18:13   3701] #Total wire length on LAYER M2 = 185440 um.
[03/15 14:18:13   3701] #Total wire length on LAYER M3 = 217150 um.
[03/15 14:18:13   3701] #Total wire length on LAYER M4 = 145557 um.
[03/15 14:18:13   3701] #Total wire length on LAYER M5 = 45500 um.
[03/15 14:18:13   3701] #Total wire length on LAYER M6 = 2183 um.
[03/15 14:18:13   3701] #Total wire length on LAYER M7 = 16885 um.
[03/15 14:18:13   3701] #Total wire length on LAYER M8 = 22898 um.
[03/15 14:18:13   3701] #Total number of vias = 231373
[03/15 14:18:13   3701] #Total number of multi-cut vias = 154412 ( 66.7%)
[03/15 14:18:13   3701] #Total number of single cut vias = 76961 ( 33.3%)
[03/15 14:18:13   3701] #Up-Via Summary (total 231373):
[03/15 14:18:13   3701] #                   single-cut          multi-cut      Total
[03/15 14:18:13   3701] #-----------------------------------------------------------
[03/15 14:18:13   3701] #  Metal 1       75856 ( 64.9%)     41089 ( 35.1%)     116945
[03/15 14:18:13   3701] #  Metal 2         754 (  0.9%)     85056 ( 99.1%)      85810
[03/15 14:18:13   3701] #  Metal 3          78 (  0.4%)     19518 ( 99.6%)      19596
[03/15 14:18:13   3701] #  Metal 4          56 (  1.4%)      3836 ( 98.6%)       3892
[03/15 14:18:13   3701] #  Metal 5           9 (  0.5%)      1817 ( 99.5%)       1826
[03/15 14:18:13   3701] #  Metal 6          66 (  3.8%)      1693 ( 96.2%)       1759
[03/15 14:18:13   3701] #  Metal 7         142 (  9.2%)      1403 ( 90.8%)       1545
[03/15 14:18:13   3701] #-----------------------------------------------------------
[03/15 14:18:13   3701] #                76961 ( 33.3%)    154412 ( 66.7%)     231373 
[03/15 14:18:13   3701] #
[03/15 14:18:13   3701] #Total number of DRC violations = 0
[03/15 14:18:13   3701] #Total number of net violated process antenna rule = 0
[03/15 14:18:13   3701] #
[03/15 14:18:15   3703] #
[03/15 14:18:15   3703] #Start Post Route via swapping..
[03/15 14:18:16   3703] #0.31% of area are rerouted by ECO routing.
[03/15 14:18:16   3704] #    number of violations = 0
[03/15 14:18:16   3704] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1420.36 (MB), peak = 1503.02 (MB)
[03/15 14:18:17   3705] #    number of violations = 0
[03/15 14:18:17   3705] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1422.01 (MB), peak = 1503.02 (MB)
[03/15 14:18:17   3705] #CELL_VIEW core,init has no DRC violation.
[03/15 14:18:17   3705] #Total number of DRC violations = 0
[03/15 14:18:17   3705] #Total number of net violated process antenna rule = 0
[03/15 14:18:17   3705] #Post Route via swapping is done.
[03/15 14:18:17   3705] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:18:17   3705] #Total wire length = 637384 um.
[03/15 14:18:17   3705] #Total half perimeter of net bounding box = 545479 um.
[03/15 14:18:17   3705] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:18:17   3705] #Total wire length on LAYER M2 = 185440 um.
[03/15 14:18:17   3705] #Total wire length on LAYER M3 = 217150 um.
[03/15 14:18:17   3705] #Total wire length on LAYER M4 = 145557 um.
[03/15 14:18:17   3705] #Total wire length on LAYER M5 = 45500 um.
[03/15 14:18:17   3705] #Total wire length on LAYER M6 = 2183 um.
[03/15 14:18:17   3705] #Total wire length on LAYER M7 = 16885 um.
[03/15 14:18:17   3705] #Total wire length on LAYER M8 = 22898 um.
[03/15 14:18:17   3705] #Total number of vias = 231373
[03/15 14:18:17   3705] #Total number of multi-cut vias = 154432 ( 66.7%)
[03/15 14:18:17   3705] #Total number of single cut vias = 76941 ( 33.3%)
[03/15 14:18:17   3705] #Up-Via Summary (total 231373):
[03/15 14:18:17   3705] #                   single-cut          multi-cut      Total
[03/15 14:18:17   3705] #-----------------------------------------------------------
[03/15 14:18:17   3705] #  Metal 1       75856 ( 64.9%)     41089 ( 35.1%)     116945
[03/15 14:18:17   3705] #  Metal 2         751 (  0.9%)     85059 ( 99.1%)      85810
[03/15 14:18:17   3705] #  Metal 3          75 (  0.4%)     19521 ( 99.6%)      19596
[03/15 14:18:17   3705] #  Metal 4          53 (  1.4%)      3839 ( 98.6%)       3892
[03/15 14:18:17   3705] #  Metal 5           9 (  0.5%)      1817 ( 99.5%)       1826
[03/15 14:18:17   3705] #  Metal 6          63 (  3.6%)      1696 ( 96.4%)       1759
[03/15 14:18:17   3705] #  Metal 7         134 (  8.7%)      1411 ( 91.3%)       1545
[03/15 14:18:17   3705] #-----------------------------------------------------------
[03/15 14:18:17   3705] #                76941 ( 33.3%)    154432 ( 66.7%)     231373 
[03/15 14:18:17   3705] #
[03/15 14:18:17   3705] #detailRoute Statistics:
[03/15 14:18:17   3705] #Cpu time = 00:00:08
[03/15 14:18:17   3705] #Elapsed time = 00:00:08
[03/15 14:18:17   3705] #Increased memory = 21.14 (MB)
[03/15 14:18:17   3705] #Total memory = 1420.27 (MB)
[03/15 14:18:17   3705] #Peak memory = 1503.02 (MB)
[03/15 14:18:18   3706] #
[03/15 14:18:18   3706] #globalDetailRoute statistics:
[03/15 14:18:18   3706] #Cpu time = 00:00:14
[03/15 14:18:18   3706] #Elapsed time = 00:00:14
[03/15 14:18:18   3706] #Increased memory = -76.18 (MB)
[03/15 14:18:18   3706] #Total memory = 1371.07 (MB)
[03/15 14:18:18   3706] #Peak memory = 1503.02 (MB)
[03/15 14:18:18   3706] #Number of warnings = 1
[03/15 14:18:18   3706] #Total number of warnings = 93
[03/15 14:18:18   3706] #Number of fails = 0
[03/15 14:18:18   3706] #Total number of fails = 0
[03/15 14:18:18   3706] #Complete globalDetailRoute on Sat Mar 15 14:18:18 2025
[03/15 14:18:18   3706] #
[03/15 14:18:18   3706] **optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1705.6M, totSessionCpu=1:01:47 **
[03/15 14:18:18   3706] -routeWithEco false                      # bool, default=false
[03/15 14:18:18   3706] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 14:18:18   3706] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 14:18:18   3706] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 14:18:18   3706] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 14:18:18   3706] Extraction called for design 'core' of instances=46734 and nets=34786 using extraction engine 'postRoute' at effort level 'low' .
[03/15 14:18:18   3706] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 14:18:18   3706] RC Extraction called in multi-corner(2) mode.
[03/15 14:18:18   3706] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 14:18:18   3706] Process corner(s) are loaded.
[03/15 14:18:18   3706]  Corner: Cmax
[03/15 14:18:18   3706]  Corner: Cmin
[03/15 14:18:18   3706] extractDetailRC Option : -outfile /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d -maxResLength 200  -extended
[03/15 14:18:18   3706] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 14:18:18   3706]       RC Corner Indexes            0       1   
[03/15 14:18:18   3706] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 14:18:18   3706] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 14:18:18   3706] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 14:18:18   3706] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 14:18:18   3706] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 14:18:18   3706] Shrink Factor                : 1.00000
[03/15 14:18:19   3707] Initializing multi-corner capacitance tables ... 
[03/15 14:18:19   3707] Initializing multi-corner resistance tables ...
[03/15 14:18:19   3707] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1705.6M)
[03/15 14:18:19   3707] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for storing RC.
[03/15 14:18:20   3708] Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1746.2M)
[03/15 14:18:20   3708] Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1746.2M)
[03/15 14:18:20   3708] Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 1746.2M)
[03/15 14:18:21   3708] Extracted 40.0005% (CPU Time= 0:00:01.8  MEM= 1746.2M)
[03/15 14:18:21   3709] Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1746.2M)
[03/15 14:18:21   3709] Extracted 60.0004% (CPU Time= 0:00:02.3  MEM= 1746.2M)
[03/15 14:18:21   3709] Extracted 70.0005% (CPU Time= 0:00:02.7  MEM= 1750.2M)
[03/15 14:18:22   3710] Extracted 80.0004% (CPU Time= 0:00:03.3  MEM= 1750.2M)
[03/15 14:18:23   3711] Extracted 90.0005% (CPU Time= 0:00:04.0  MEM= 1750.2M)
[03/15 14:18:24   3712] Extracted 100% (CPU Time= 0:00:05.6  MEM= 1752.2M)
[03/15 14:18:24   3712] Number of Extracted Resistors     : 603191
[03/15 14:18:24   3712] Number of Extracted Ground Cap.   : 600338
[03/15 14:18:24   3712] Number of Extracted Coupling Cap. : 980156
[03/15 14:18:24   3712] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:18:24   3712] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 14:18:24   3712]  Corner: Cmax
[03/15 14:18:24   3712]  Corner: Cmin
[03/15 14:18:25   3713] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1740.2M)
[03/15 14:18:25   3713] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb_Filter.rcdb.d' for storing RC.
[03/15 14:18:25   3713] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 34675 times net's RC data read were performed.
[03/15 14:18:25   3713] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1740.234M)
[03/15 14:18:25   3713] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:18:25   3713] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1740.234M)
[03/15 14:18:25   3713] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:07.0  MEM: 1740.234M)
[03/15 14:18:25   3713] **optDesign ... cpu = 0:01:00, real = 0:00:59, mem = 1705.6M, totSessionCpu=1:01:54 **
[03/15 14:18:25   3713] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:18:25   3713] Begin IPO call back ...
[03/15 14:18:25   3713] End IPO call back ...
[03/15 14:18:25   3713] #################################################################################
[03/15 14:18:25   3713] # Design Stage: PostRoute
[03/15 14:18:25   3713] # Design Name: core
[03/15 14:18:25   3713] # Design Mode: 65nm
[03/15 14:18:25   3713] # Analysis Mode: MMMC OCV 
[03/15 14:18:25   3713] # Parasitics Mode: SPEF/RCDB
[03/15 14:18:25   3713] # Signoff Settings: SI On 
[03/15 14:18:25   3713] #################################################################################
[03/15 14:18:27   3715] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:18:27   3715] Setting infinite Tws ...
[03/15 14:18:27   3715] First Iteration Infinite Tw... 
[03/15 14:18:27   3715] Calculate early delays in OCV mode...
[03/15 14:18:27   3715] Calculate late delays in OCV mode...
[03/15 14:18:27   3715] Topological Sorting (CPU = 0:00:00.1, MEM = 1718.1M, InitMEM = 1713.1M)
[03/15 14:18:27   3715] Initializing multi-corner capacitance tables ... 
[03/15 14:18:27   3715] Initializing multi-corner resistance tables ...
[03/15 14:18:27   3715] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:18:27   3715] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1734.8M)
[03/15 14:18:27   3715] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:18:38   3726] AAE_INFO-618: Total number of nets in the design is 34786,  99.7 percent of the nets selected for SI analysis
[03/15 14:18:38   3726] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 14:18:38   3726] End delay calculation. (MEM=1820.68 CPU=0:00:11.0 REAL=0:00:10.0)
[03/15 14:18:38   3726] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_2Rpk8d/.AAE_5240/waveform.data...
[03/15 14:18:38   3726] *** CDM Built up (cpu=0:00:13.1  real=0:00:13.0  mem= 1820.7M) ***
[03/15 14:18:40   3728] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1820.7M)
[03/15 14:18:40   3728] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:18:40   3728] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1820.7M)
[03/15 14:18:40   3728] Starting SI iteration 2
[03/15 14:18:40   3728] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:18:40   3728] Calculate early delays in OCV mode...
[03/15 14:18:40   3728] Calculate late delays in OCV mode...
[03/15 14:18:43   3731] AAE_INFO-618: Total number of nets in the design is 34786,  5.5 percent of the nets selected for SI analysis
[03/15 14:18:43   3731] End delay calculation. (MEM=1796.72 CPU=0:00:03.0 REAL=0:00:03.0)
[03/15 14:18:43   3731] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1796.7M) ***
[03/15 14:18:45   3733] *** Done Building Timing Graph (cpu=0:00:19.4 real=0:00:20.0 totSessionCpu=1:02:13 mem=1796.7M)
[03/15 14:18:45   3733] **optDesign ... cpu = 0:01:19, real = 0:01:19, mem = 1710.9M, totSessionCpu=1:02:13 **
[03/15 14:18:45   3733] Latch borrow mode reset to max_borrow
[03/15 14:18:46   3734] <optDesign CMD> Restore Using all VT Cells
[03/15 14:18:46   3734] Reported timing to dir ./timingReports
[03/15 14:18:46   3734] **optDesign ... cpu = 0:01:20, real = 0:01:20, mem = 1710.9M, totSessionCpu=1:02:14 **
[03/15 14:18:46   3734] Begin: glitch net info
[03/15 14:18:46   3734] glitch slack range: number of glitch nets
[03/15 14:18:46   3734] glitch slack < -0.32 : 0
[03/15 14:18:46   3734] -0.32 < glitch slack < -0.28 : 0
[03/15 14:18:46   3734] -0.28 < glitch slack < -0.24 : 0
[03/15 14:18:46   3734] -0.24 < glitch slack < -0.2 : 0
[03/15 14:18:46   3734] -0.2 < glitch slack < -0.16 : 0
[03/15 14:18:46   3734] -0.16 < glitch slack < -0.12 : 0
[03/15 14:18:46   3734] -0.12 < glitch slack < -0.08 : 0
[03/15 14:18:46   3734] -0.08 < glitch slack < -0.04 : 0
[03/15 14:18:46   3734] -0.04 < glitch slack : 0
[03/15 14:18:46   3734] End: glitch net info
[03/15 14:18:46   3734] ** Profile ** Start :  cpu=0:00:00.0, mem=1768.1M
[03/15 14:18:46   3734] ** Profile ** Other data :  cpu=0:00:00.1, mem=1768.1M
[03/15 14:18:46   3734] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1768.1M
[03/15 14:18:48   3736] ** Profile ** Total reports :  cpu=0:00:01.3, mem=1712.9M
[03/15 14:18:49   3737] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1712.9M
[03/15 14:18:49   3737] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.598  | -0.598  |  0.018  |
|           TNS (ns):| -1023.9 | -1023.9 |  0.000  |
|    Violating Paths:|  2258   |  2258   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.945%
       (98.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1712.9M
[03/15 14:18:49   3737] **optDesign ... cpu = 0:01:23, real = 0:01:23, mem = 1710.9M, totSessionCpu=1:02:17 **
[03/15 14:18:49   3737]  ReSet Options after AAE Based Opt flow 
[03/15 14:18:49   3737] *** Finished optDesign ***
[03/15 14:18:49   3737] 
[03/15 14:18:49   3737] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:28 real=  0:01:28)
[03/15 14:18:49   3737] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/15 14:18:49   3737] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:14.5 real=0:00:14.2)
[03/15 14:18:49   3737] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 14:18:49   3737] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:21.8 real=0:00:21.7)
[03/15 14:18:49   3737] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.8 real=0:00:07.9)
[03/15 14:18:49   3737] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.4 real=0:00:01.5)
[03/15 14:18:49   3737] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:13.6 real=0:00:13.6)
[03/15 14:18:49   3737] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:19.4 real=0:00:19.4)
[03/15 14:18:49   3737] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 14:18:49   3737] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[03/15 14:18:49   3737] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 14:18:49   3737] Info: pop threads available for lower-level modules during optimization.
[03/15 14:18:49   3737] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 14:18:49   3737] <CMD> optDesign -postRoute -inc
[03/15 14:18:49   3737] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 14:18:49   3737] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 14:18:49   3737] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 14:18:49   3737] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 14:18:49   3737] -setupDynamicPowerViewAsDefaultView false
[03/15 14:18:49   3737]                                            # bool, default=false, private
[03/15 14:18:49   3737] #spOpts: N=65 mergeVia=F 
[03/15 14:18:49   3737] Core basic site is core
[03/15 14:18:49   3737] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 14:18:49   3737] #spOpts: N=65 mergeVia=F 
[03/15 14:18:49   3737] GigaOpt running with 1 threads.
[03/15 14:18:49   3737] Info: 1 threads available for lower-level modules during optimization.
[03/15 14:18:49   3737] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 14:18:49   3737] 	Cell FILL1_LL, site bcore.
[03/15 14:18:49   3737] 	Cell FILL_NW_HH, site bcore.
[03/15 14:18:49   3737] 	Cell FILL_NW_LL, site bcore.
[03/15 14:18:49   3737] 	Cell GFILL, site gacore.
[03/15 14:18:49   3737] 	Cell GFILL10, site gacore.
[03/15 14:18:49   3737] 	Cell GFILL2, site gacore.
[03/15 14:18:49   3737] 	Cell GFILL3, site gacore.
[03/15 14:18:49   3737] 	Cell GFILL4, site gacore.
[03/15 14:18:49   3737] 	Cell LVLLHCD1, site bcore.
[03/15 14:18:49   3737] 	Cell LVLLHCD2, site bcore.
[03/15 14:18:49   3737] 	Cell LVLLHCD4, site bcore.
[03/15 14:18:49   3737] 	Cell LVLLHCD8, site bcore.
[03/15 14:18:49   3737] 	Cell LVLLHD1, site bcore.
[03/15 14:18:49   3737] 	Cell LVLLHD2, site bcore.
[03/15 14:18:49   3737] 	Cell LVLLHD4, site bcore.
[03/15 14:18:49   3737] 	Cell LVLLHD8, site bcore.
[03/15 14:18:49   3737] .
[03/15 14:18:51   3739] Effort level <high> specified for reg2reg path_group
[03/15 14:18:52   3740] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1676.9M, totSessionCpu=1:02:21 **
[03/15 14:18:52   3740] **INFO: DRVs not fixed with -incr option
[03/15 14:18:52   3740] #spOpts: N=65 
[03/15 14:18:52   3740] Begin checking placement ... (start mem=1676.9M, init mem=1676.9M)
[03/15 14:18:52   3740] *info: Placed = 46734         
[03/15 14:18:52   3740] *info: Unplaced = 0           
[03/15 14:18:52   3740] Placement Density:98.00%(168943/172390)
[03/15 14:18:52   3740] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1676.9M)
[03/15 14:18:52   3740]  Initial DC engine is -> aae
[03/15 14:18:52   3740]  
[03/15 14:18:52   3740]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 14:18:52   3740]  
[03/15 14:18:52   3740]  
[03/15 14:18:52   3740]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 14:18:52   3740]  
[03/15 14:18:52   3740] Reset EOS DB
[03/15 14:18:52   3740] Ignoring AAE DB Resetting ...
[03/15 14:18:52   3740]  Set Options for AAE Based Opt flow 
[03/15 14:18:52   3740] *** optDesign -postRoute ***
[03/15 14:18:52   3740] DRC Margin: user margin 0.0; extra margin 0
[03/15 14:18:52   3740] Setup Target Slack: user slack 0
[03/15 14:18:52   3740] Hold Target Slack: user slack 0
[03/15 14:18:52   3740] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 14:18:52   3740] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/15 14:18:52   3740] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 14:18:52   3740] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 14:18:52   3740] -setupDynamicPowerViewAsDefaultView false
[03/15 14:18:52   3740]                                            # bool, default=false, private
[03/15 14:18:53   3741] Include MVT Delays for Hold Opt
[03/15 14:18:53   3741] ** INFO : this run is activating 'postRoute' automaton
[03/15 14:18:53   3741] 
[03/15 14:18:53   3741] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/15 14:18:53   3741] 
[03/15 14:18:53   3741] Type 'man IMPOPT-3663' for more detail.
[03/15 14:18:53   3741] 
[03/15 14:18:53   3741] Power view               = WC_VIEW
[03/15 14:18:53   3741] Number of VT partitions  = 2
[03/15 14:18:53   3741] Standard cells in design = 811
[03/15 14:18:53   3741] Instances in design      = 32714
[03/15 14:18:53   3741] 
[03/15 14:18:53   3741] Instance distribution across the VT partitions:
[03/15 14:18:53   3741] 
[03/15 14:18:53   3741]  LVT : inst = 13932 (42.6%), cells = 335 (41%)
[03/15 14:18:53   3741]    Lib tcbn65gpluswc        : inst = 13932 (42.6%)
[03/15 14:18:53   3741] 
[03/15 14:18:53   3741]  HVT : inst = 18782 (57.4%), cells = 457 (56%)
[03/15 14:18:53   3741]    Lib tcbn65gpluswc        : inst = 18782 (57.4%)
[03/15 14:18:53   3741] 
[03/15 14:18:53   3741] Reporting took 0 sec
[03/15 14:18:53   3741] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 34675 times net's RC data read were performed.
[03/15 14:18:53   3741] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 14:18:53   3741] Extraction called for design 'core' of instances=46734 and nets=34786 using extraction engine 'postRoute' at effort level 'low' .
[03/15 14:18:53   3741] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 14:18:53   3741] RC Extraction called in multi-corner(2) mode.
[03/15 14:18:53   3741] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 14:18:53   3741] Process corner(s) are loaded.
[03/15 14:18:53   3741]  Corner: Cmax
[03/15 14:18:53   3741]  Corner: Cmin
[03/15 14:18:53   3741] extractDetailRC Option : -outfile /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d -maxResLength 200  -extended
[03/15 14:18:53   3741] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 14:18:53   3741]       RC Corner Indexes            0       1   
[03/15 14:18:53   3741] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 14:18:53   3741] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 14:18:53   3741] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 14:18:53   3741] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 14:18:53   3741] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 14:18:53   3741] Shrink Factor                : 1.00000
[03/15 14:18:54   3741] Initializing multi-corner capacitance tables ... 
[03/15 14:18:54   3742] Initializing multi-corner resistance tables ...
[03/15 14:18:54   3742] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1664.8M)
[03/15 14:18:54   3742] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for storing RC.
[03/15 14:18:55   3742] Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1729.5M)
[03/15 14:18:55   3743] Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1729.5M)
[03/15 14:18:55   3743] Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1729.5M)
[03/15 14:18:55   3743] Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1729.5M)
[03/15 14:18:55   3743] Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1729.5M)
[03/15 14:18:56   3744] Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1729.5M)
[03/15 14:18:56   3744] Extracted 70.0005% (CPU Time= 0:00:02.6  MEM= 1733.5M)
[03/15 14:18:57   3744] Extracted 80.0004% (CPU Time= 0:00:03.1  MEM= 1733.5M)
[03/15 14:18:57   3745] Extracted 90.0005% (CPU Time= 0:00:03.8  MEM= 1733.5M)
[03/15 14:18:59   3747] Extracted 100% (CPU Time= 0:00:05.3  MEM= 1733.5M)
[03/15 14:18:59   3747] Number of Extracted Resistors     : 603191
[03/15 14:18:59   3747] Number of Extracted Ground Cap.   : 600338
[03/15 14:18:59   3747] Number of Extracted Coupling Cap. : 980156
[03/15 14:18:59   3747] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:18:59   3747] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 14:18:59   3747]  Corner: Cmax
[03/15 14:18:59   3747]  Corner: Cmin
[03/15 14:18:59   3747] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1713.5M)
[03/15 14:18:59   3747] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb_Filter.rcdb.d' for storing RC.
[03/15 14:18:59   3747] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 34675 times net's RC data read were performed.
[03/15 14:19:00   3748] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1713.461M)
[03/15 14:19:00   3748] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:19:00   3748] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1713.461M)
[03/15 14:19:00   3748] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1713.461M)
[03/15 14:19:00   3748] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:19:00   3748] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1690.7M)
[03/15 14:19:00   3748] Initializing multi-corner capacitance tables ... 
[03/15 14:19:00   3748] Initializing multi-corner resistance tables ...
[03/15 14:19:01   3749] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:19:01   3749] Begin IPO call back ...
[03/15 14:19:02   3749] End IPO call back ...
[03/15 14:19:02   3750] #################################################################################
[03/15 14:19:02   3750] # Design Stage: PostRoute
[03/15 14:19:02   3750] # Design Name: core
[03/15 14:19:02   3750] # Design Mode: 65nm
[03/15 14:19:02   3750] # Analysis Mode: MMMC OCV 
[03/15 14:19:02   3750] # Parasitics Mode: SPEF/RCDB
[03/15 14:19:02   3750] # Signoff Settings: SI On 
[03/15 14:19:02   3750] #################################################################################
[03/15 14:19:02   3750] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:19:02   3750] Setting infinite Tws ...
[03/15 14:19:02   3750] First Iteration Infinite Tw... 
[03/15 14:19:02   3750] Calculate early delays in OCV mode...
[03/15 14:19:02   3750] Calculate late delays in OCV mode...
[03/15 14:19:02   3750] Topological Sorting (CPU = 0:00:00.1, MEM = 1688.7M, InitMEM = 1688.7M)
[03/15 14:19:13   3761] AAE_INFO-618: Total number of nets in the design is 34786,  99.7 percent of the nets selected for SI analysis
[03/15 14:19:13   3761] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 14:19:13   3761] End delay calculation. (MEM=1781.71 CPU=0:00:10.8 REAL=0:00:10.0)
[03/15 14:19:13   3761] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_2Rpk8d/.AAE_5240/waveform.data...
[03/15 14:19:13   3761] *** CDM Built up (cpu=0:00:11.7  real=0:00:11.0  mem= 1781.7M) ***
[03/15 14:19:14   3762] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1781.7M)
[03/15 14:19:14   3762] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:19:14   3762] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1781.7M)
[03/15 14:19:14   3762] 
[03/15 14:19:14   3762] Executing IPO callback for view pruning ..
[03/15 14:19:15   3763] Starting SI iteration 2
[03/15 14:19:15   3763] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:19:15   3763] Calculate early delays in OCV mode...
[03/15 14:19:15   3763] Calculate late delays in OCV mode...
[03/15 14:19:18   3766] AAE_INFO-618: Total number of nets in the design is 34786,  5.5 percent of the nets selected for SI analysis
[03/15 14:19:18   3766] End delay calculation. (MEM=1757.76 CPU=0:00:02.9 REAL=0:00:03.0)
[03/15 14:19:18   3766] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1757.8M) ***
[03/15 14:19:19   3767] *** Done Building Timing Graph (cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=1:02:47 mem=1757.8M)
[03/15 14:19:19   3767] ** Profile ** Start :  cpu=0:00:00.0, mem=1757.8M
[03/15 14:19:19   3767] ** Profile ** Other data :  cpu=0:00:00.1, mem=1757.8M
[03/15 14:19:19   3767] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1757.8M
[03/15 14:19:20   3768] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1757.8M
[03/15 14:19:20   3768] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.598  | -0.598  |  0.018  |
|           TNS (ns):| -1023.9 | -1023.9 |  0.000  |
|    Violating Paths:|  2258   |  2258   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.945%
       (98.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1757.8M
[03/15 14:19:20   3768] **optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1640.8M, totSessionCpu=1:02:49 **
[03/15 14:19:21   3769] Setting latch borrow mode to budget during optimization.
[03/15 14:19:22   3770] *** Timing NOT met, worst failing slack is -0.598
[03/15 14:19:22   3770] *** Check timing (0:00:00.0)
[03/15 14:19:22   3770] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 14:19:22   3770] optDesignOneStep: Leakage Power Flow
[03/15 14:19:22   3770] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 14:19:22   3770] Begin: GigaOpt Optimization in WNS mode
[03/15 14:19:22   3770] Info: 1 clock net  excluded from IPO operation.
[03/15 14:19:22   3770] PhyDesignGrid: maxLocalDensity 0.96
[03/15 14:19:22   3770] #spOpts: N=65 mergeVia=F 
[03/15 14:19:27   3775] *info: 1 clock net excluded
[03/15 14:19:27   3775] *info: 2 special nets excluded.
[03/15 14:19:27   3775] *info: 111 no-driver nets excluded.
[03/15 14:19:29   3777] ** GigaOpt Optimizer WNS Slack -0.598 TNS Slack -1023.884 Density 98.00
[03/15 14:19:29   3777] Optimizer WNS Pass 0
[03/15 14:19:29   3777] Active Path Group: reg2reg  
[03/15 14:19:29   3777] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:29   3777] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:19:29   3777] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:29   3777] |  -0.598|   -0.598|-1023.884|-1023.884|    98.00%|   0:00:00.0| 1882.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/15 14:19:31   3779] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:31   3779] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:31   3779] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:19:31   3779] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:31   3779] |  -0.595|   -0.595|-1023.226|-1023.226|    98.00%|   0:00:02.0| 1882.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:19:31   3779] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:31   3779] 
[03/15 14:19:31   3779] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1882.5M) ***
[03/15 14:19:31   3779] 
[03/15 14:19:31   3779] *** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:02.0 mem=1882.5M) ***
[03/15 14:19:31   3779] ** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -1023.226 Density 98.00
[03/15 14:19:31   3779] Update Timing Windows (Threshold 0.014) ...
[03/15 14:19:31   3779] Re Calculate Delays on 0 Nets
[03/15 14:19:31   3779] **** Begin NDR-Layer Usage Statistics ****
[03/15 14:19:31   3779] Layer 7 has 354 constrained nets 
[03/15 14:19:31   3779] **** End NDR-Layer Usage Statistics ****
[03/15 14:19:31   3779] 
[03/15 14:19:31   3779] *** Finish Post Route Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1882.5M) ***
[03/15 14:19:31   3779] #spOpts: N=65 
[03/15 14:19:31   3779] *** Starting refinePlace (1:03:00 mem=1879.5M) ***
[03/15 14:19:31   3779] Total net bbox length = 5.018e+05 (2.317e+05 2.701e+05) (ext = 3.478e+04)
[03/15 14:19:31   3779] Starting refinePlace ...
[03/15 14:19:31   3780] default core: bins with density >  0.75 = 95.8 % ( 529 / 552 )
[03/15 14:19:31   3780] Density distribution unevenness ratio = 0.396%
[03/15 14:19:32   3780]   Spread Effort: high, post-route mode, useDDP on.
[03/15 14:19:32   3780] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1879.5MB) @(1:03:00 - 1:03:00).
[03/15 14:19:32   3780] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:19:32   3780] wireLenOptFixPriorityInst 0 inst fixed
[03/15 14:19:32   3780] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:19:32   3780] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1879.5MB) @(1:03:00 - 1:03:00).
[03/15 14:19:32   3780] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:19:32   3780] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1879.5MB
[03/15 14:19:32   3780] Statistics of distance of Instance movement in refine placement:
[03/15 14:19:32   3780]   maximum (X+Y) =         0.00 um
[03/15 14:19:32   3780]   mean    (X+Y) =         0.00 um
[03/15 14:19:32   3780] Summary Report:
[03/15 14:19:32   3780] Instances move: 0 (out of 32714 movable)
[03/15 14:19:32   3780] Mean displacement: 0.00 um
[03/15 14:19:32   3780] Max displacement: 0.00 um 
[03/15 14:19:32   3780] Total instances moved : 0
[03/15 14:19:32   3780] Total net bbox length = 5.018e+05 (2.317e+05 2.701e+05) (ext = 3.478e+04)
[03/15 14:19:32   3780] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1879.5MB
[03/15 14:19:32   3780] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1879.5MB) @(1:03:00 - 1:03:00).
[03/15 14:19:32   3780] *** Finished refinePlace (1:03:00 mem=1879.5M) ***
[03/15 14:19:32   3780] #spOpts: N=65 
[03/15 14:19:32   3780] default core: bins with density >  0.75 = 95.8 % ( 529 / 552 )
[03/15 14:19:32   3780] Density distribution unevenness ratio = 0.396%
[03/15 14:19:32   3780] End: GigaOpt Optimization in WNS mode
[03/15 14:19:32   3780] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 14:19:32   3780] optDesignOneStep: Leakage Power Flow
[03/15 14:19:32   3780] **INFO: Num dontuse cells 97, Num usable cells 923
[03/15 14:19:32   3780] Begin: GigaOpt Optimization in TNS mode
[03/15 14:19:32   3780] Info: 1 clock net  excluded from IPO operation.
[03/15 14:19:32   3780] PhyDesignGrid: maxLocalDensity 0.96
[03/15 14:19:32   3780] #spOpts: N=65 
[03/15 14:19:36   3784] *info: 1 clock net excluded
[03/15 14:19:36   3784] *info: 2 special nets excluded.
[03/15 14:19:36   3784] *info: 111 no-driver nets excluded.
[03/15 14:19:37   3785] ** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -1023.226 Density 98.00
[03/15 14:19:37   3785] Optimizer TNS Opt
[03/15 14:19:37   3786] Active Path Group: reg2reg  
[03/15 14:19:37   3786] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:37   3786] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:19:37   3786] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:37   3786] |  -0.595|   -0.595|-1023.226|-1023.226|    98.00%|   0:00:00.0| 1870.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:19:39   3787] |  -0.595|   -0.595|-1022.357|-1022.357|    98.00%|   0:00:02.0| 1874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
[03/15 14:19:41   3789] |  -0.595|   -0.595|-1022.357|-1022.357|    98.00%|   0:00:02.0| 1875.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
[03/15 14:19:42   3790] |  -0.595|   -0.595|-1022.357|-1022.357|    98.00%|   0:00:01.0| 1875.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_8_/D    |
[03/15 14:19:42   3790] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:42   3790] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:42   3790] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:19:42   3790] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:42   3790] |  -0.595|   -0.595|-1022.357|-1022.357|    98.00%|   0:00:00.0| 1875.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D    |
[03/15 14:19:43   3791] |  -0.595|   -0.595|-1022.357|-1022.357|    98.00%|   0:00:01.0| 1876.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_6_/D   |
[03/15 14:19:43   3791] |  -0.595|   -0.595|-1022.357|-1022.357|    98.00%|   0:00:00.0| 1876.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_4_/D    |
[03/15 14:19:43   3792] |  -0.595|   -0.595|-1022.358|-1022.358|    98.00%|   0:00:00.0| 1876.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_4_/D   |
[03/15 14:19:43   3792] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:44   3792] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:44   3792] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:19:44   3792] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:44   3792] |  -0.595|   -0.595|-1022.363|-1022.363|    98.00%|   0:00:01.0| 1876.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_3_/D    |
[03/15 14:19:44   3792] |  -0.595|   -0.595|-1022.363|-1022.363|    98.00%|   0:00:00.0| 1877.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
[03/15 14:19:44   3792] |  -0.595|   -0.595|-1022.363|-1022.363|    98.00%|   0:00:00.0| 1915.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:19:44   3792] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:19:44   3792] 
[03/15 14:19:44   3792] *** Finish Core Optimize Step (cpu=0:00:06.8 real=0:00:07.0 mem=1915.3M) ***
[03/15 14:19:44   3793] 
[03/15 14:19:44   3793] *** Finished Optimize Step Cumulative (cpu=0:00:06.9 real=0:00:07.0 mem=1915.3M) ***
[03/15 14:19:44   3793] ** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -1022.363 Density 98.00
[03/15 14:19:44   3793] Update Timing Windows (Threshold 0.014) ...
[03/15 14:19:44   3793] Re Calculate Delays on 0 Nets
[03/15 14:19:44   3793] **** Begin NDR-Layer Usage Statistics ****
[03/15 14:19:44   3793] Layer 7 has 353 constrained nets 
[03/15 14:19:44   3793] **** End NDR-Layer Usage Statistics ****
[03/15 14:19:44   3793] 
[03/15 14:19:44   3793] *** Finish Post Route Setup Fixing (cpu=0:00:07.4 real=0:00:07.0 mem=1915.3M) ***
[03/15 14:19:44   3793] #spOpts: N=65 
[03/15 14:19:45   3793] *** Starting refinePlace (1:03:13 mem=1896.2M) ***
[03/15 14:19:45   3793] Total net bbox length = 5.018e+05 (2.317e+05 2.701e+05) (ext = 3.478e+04)
[03/15 14:19:45   3793] Starting refinePlace ...
[03/15 14:19:45   3793] default core: bins with density >  0.75 = 95.8 % ( 529 / 552 )
[03/15 14:19:45   3793] Density distribution unevenness ratio = 0.397%
[03/15 14:19:45   3793]   Spread Effort: high, post-route mode, useDDP on.
[03/15 14:19:45   3793] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1896.2MB) @(1:03:13 - 1:03:14).
[03/15 14:19:45   3793] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:19:45   3793] wireLenOptFixPriorityInst 0 inst fixed
[03/15 14:19:45   3793] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:19:45   3793] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1896.2MB) @(1:03:14 - 1:03:14).
[03/15 14:19:45   3793] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 14:19:45   3793] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1896.2MB
[03/15 14:19:45   3793] Statistics of distance of Instance movement in refine placement:
[03/15 14:19:45   3793]   maximum (X+Y) =         0.00 um
[03/15 14:19:45   3793]   mean    (X+Y) =         0.00 um
[03/15 14:19:45   3793] Summary Report:
[03/15 14:19:45   3793] Instances move: 0 (out of 32712 movable)
[03/15 14:19:45   3793] Mean displacement: 0.00 um
[03/15 14:19:45   3793] Max displacement: 0.00 um 
[03/15 14:19:45   3793] Total instances moved : 0
[03/15 14:19:45   3793] Total net bbox length = 5.018e+05 (2.317e+05 2.701e+05) (ext = 3.478e+04)
[03/15 14:19:45   3793] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1896.2MB
[03/15 14:19:45   3793] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1896.2MB) @(1:03:13 - 1:03:14).
[03/15 14:19:45   3793] *** Finished refinePlace (1:03:14 mem=1896.2M) ***
[03/15 14:19:45   3793] #spOpts: N=65 
[03/15 14:19:45   3794] default core: bins with density >  0.75 = 95.8 % ( 529 / 552 )
[03/15 14:19:45   3794] Density distribution unevenness ratio = 0.397%
[03/15 14:19:45   3794] End: GigaOpt Optimization in TNS mode
[03/15 14:19:46   3794]   Timing Snapshot: (REF)
[03/15 14:19:46   3794]      Weighted WNS: -0.595
[03/15 14:19:46   3794]       All  PG WNS: -0.595
[03/15 14:19:46   3794]       High PG WNS: -0.595
[03/15 14:19:46   3794]       All  PG TNS: -1022.363
[03/15 14:19:46   3794]       High PG TNS: -1022.363
[03/15 14:19:46   3794]          Tran DRV: 0
[03/15 14:19:46   3794]           Cap DRV: 0
[03/15 14:19:46   3794]        Fanout DRV: 0
[03/15 14:19:46   3794]            Glitch: 0
[03/15 14:19:46   3794]    Category Slack: { [L, -0.595] [H, -0.595] }
[03/15 14:19:46   3794] 
[03/15 14:19:46   3795] Default Rule : ""
[03/15 14:19:46   3795] Non Default Rules :
[03/15 14:19:46   3795] Worst Slack : -0.595 ns
[03/15 14:19:46   3795] Total 0 nets layer assigned (0.3).
[03/15 14:19:46   3795] GigaOpt: setting up router preferences
[03/15 14:19:46   3795]         design wns: -0.5952
[03/15 14:19:46   3795]         slack threshold: 0.8248
[03/15 14:19:46   3795] GigaOpt: 0 nets assigned router directives
[03/15 14:19:46   3795] 
[03/15 14:19:46   3795] Start Assign Priority Nets ...
[03/15 14:19:46   3795] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 14:19:47   3795] Existing Priority Nets 0 (0.0%)
[03/15 14:19:47   3795] Total Assign Priority Nets 1043 (3.0%)
[03/15 14:19:47   3795] Default Rule : ""
[03/15 14:19:47   3795] Non Default Rules :
[03/15 14:19:47   3795] Worst Slack : -0.595 ns
[03/15 14:19:47   3795] Total 0 nets layer assigned (0.3).
[03/15 14:19:47   3795] GigaOpt: setting up router preferences
[03/15 14:19:47   3795]         design wns: -0.5952
[03/15 14:19:47   3795]         slack threshold: 0.8248
[03/15 14:19:47   3796] GigaOpt: 0 nets assigned router directives
[03/15 14:19:47   3796] 
[03/15 14:19:47   3796] Start Assign Priority Nets ...
[03/15 14:19:47   3796] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 14:19:47   3796] Existing Priority Nets 0 (0.0%)
[03/15 14:19:47   3796] Total Assign Priority Nets 1043 (3.0%)
[03/15 14:19:47   3796] ** Profile ** Start :  cpu=0:00:00.0, mem=1854.2M
[03/15 14:19:47   3796] ** Profile ** Other data :  cpu=0:00:00.1, mem=1854.2M
[03/15 14:19:48   3796] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1854.2M
[03/15 14:19:49   3797] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1854.2M
[03/15 14:19:49   3797] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.595  | -0.595  |  0.018  |
|           TNS (ns):| -1022.4 | -1022.4 |  0.000  |
|    Violating Paths:|  2258   |  2258   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.942%
       (97.998% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1854.2M
[03/15 14:19:49   3797] **optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 1687.4M, totSessionCpu=1:03:18 **
[03/15 14:19:49   3797] -routeWithEco false                      # bool, default=false
[03/15 14:19:49   3797] -routeWithEco true                       # bool, default=false, user setting
[03/15 14:19:49   3797] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 14:19:49   3797] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 14:19:49   3797] -routeWithTimingDriven false             # bool, default=false, user setting
[03/15 14:19:49   3797] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 14:19:49   3797] -routeWithSiDriven false                 # bool, default=false, user setting
[03/15 14:19:49   3797] 
[03/15 14:19:49   3797] globalDetailRoute
[03/15 14:19:49   3797] 
[03/15 14:19:49   3797] #setNanoRouteMode -drouteAutoStop true
[03/15 14:19:49   3797] #setNanoRouteMode -drouteFixAntenna true
[03/15 14:19:49   3797] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/15 14:19:49   3797] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 14:19:49   3797] #setNanoRouteMode -routeWithEco true
[03/15 14:19:49   3797] #setNanoRouteMode -routeWithSiDriven false
[03/15 14:19:49   3797] #setNanoRouteMode -routeWithTimingDriven false
[03/15 14:19:49   3797] #Start globalDetailRoute on Sat Mar 15 14:19:49 2025
[03/15 14:19:49   3797] #
[03/15 14:19:49   3797] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 42688 times net's RC data read were performed.
[03/15 14:19:49   3798] ### Net info: total nets: 34784
[03/15 14:19:49   3798] ### Net info: dirty nets: 4
[03/15 14:19:49   3798] ### Net info: marked as disconnected nets: 0
[03/15 14:19:51   3799] ### Net info: fully routed nets: 34662
[03/15 14:19:51   3799] ### Net info: trivial (single pin) nets: 0
[03/15 14:19:51   3799] ### Net info: unrouted nets: 111
[03/15 14:19:51   3799] ### Net info: re-extraction nets: 11
[03/15 14:19:51   3799] ### Net info: ignored nets: 0
[03/15 14:19:51   3799] ### Net info: skip routing nets: 0
[03/15 14:19:51   3799] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 14:19:51   3800] #Start routing data preparation.
[03/15 14:19:51   3800] #Minimum voltage of a net in the design = 0.000.
[03/15 14:19:51   3800] #Maximum voltage of a net in the design = 1.100.
[03/15 14:19:51   3800] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 14:19:51   3800] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 14:19:51   3800] #Voltage range [0.000 - 1.100] has 34782 nets.
[03/15 14:19:52   3800] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 14:19:52   3800] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:19:52   3800] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:19:52   3800] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:19:52   3800] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:19:52   3800] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 14:19:52   3800] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 14:19:52   3800] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 14:19:53   3801] #1043/34673 = 3% of signal nets have been set as priority nets
[03/15 14:19:53   3801] #Regenerating Ggrids automatically.
[03/15 14:19:53   3801] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 14:19:53   3801] #Using automatically generated G-grids.
[03/15 14:19:53   3801] #Done routing data preparation.
[03/15 14:19:53   3801] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1348.04 (MB), peak = 1533.82 (MB)
[03/15 14:19:53   3801] #Merging special wires...
[03/15 14:19:53   3802] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 394.900 377.995 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4460_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:19:53   3802] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 395.000 378.200 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4481_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 14:19:53   3802] #
[03/15 14:19:53   3802] #Connectivity extraction summary:
[03/15 14:19:53   3802] #11 routed nets are extracted.
[03/15 14:19:53   3802] #    4 (0.01%) extracted nets are partially routed.
[03/15 14:19:53   3802] #34662 routed nets are imported.
[03/15 14:19:53   3802] #111 nets are fixed|skipped|trivial (not extracted).
[03/15 14:19:53   3802] #Total number of nets = 34784.
[03/15 14:19:53   3802] #
[03/15 14:19:53   3802] #Found 0 nets for post-route si or timing fixing.
[03/15 14:19:53   3802] #Number of eco nets is 4
[03/15 14:19:53   3802] #
[03/15 14:19:53   3802] #Start data preparation...
[03/15 14:19:53   3802] #
[03/15 14:19:53   3802] #Data preparation is done on Sat Mar 15 14:19:53 2025
[03/15 14:19:53   3802] #
[03/15 14:19:53   3802] #Analyzing routing resource...
[03/15 14:19:55   3804] #Routing resource analysis is done on Sat Mar 15 14:19:55 2025
[03/15 14:19:55   3804] #
[03/15 14:19:55   3804] #  Resource Analysis:
[03/15 14:19:55   3804] #
[03/15 14:19:55   3804] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 14:19:55   3804] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 14:19:55   3804] #  --------------------------------------------------------------
[03/15 14:19:55   3804] #  Metal 1        H        2089          80       21025    91.70%
[03/15 14:19:55   3804] #  Metal 2        V        2098          84       21025     0.73%
[03/15 14:19:55   3804] #  Metal 3        H        2169           0       21025     0.03%
[03/15 14:19:55   3804] #  Metal 4        V        2055         127       21025     1.37%
[03/15 14:19:55   3804] #  Metal 5        H        2169           0       21025     0.00%
[03/15 14:19:55   3804] #  Metal 6        V        2182           0       21025     0.00%
[03/15 14:19:55   3804] #  Metal 7        H         542           0       21025     0.00%
[03/15 14:19:55   3804] #  Metal 8        V         545           0       21025     0.00%
[03/15 14:19:55   3804] #  --------------------------------------------------------------
[03/15 14:19:55   3804] #  Total                  13850       1.66%  168200    11.73%
[03/15 14:19:55   3804] #
[03/15 14:19:55   3804] #  1 nets (0.00%) with 1 preferred extra spacing.
[03/15 14:19:55   3804] #
[03/15 14:19:55   3804] #
[03/15 14:19:55   3804] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1349.48 (MB), peak = 1533.82 (MB)
[03/15 14:19:55   3804] #
[03/15 14:19:55   3804] #start global routing iteration 1...
[03/15 14:19:56   3804] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.26 (MB), peak = 1533.82 (MB)
[03/15 14:19:56   3804] #
[03/15 14:19:56   3804] #start global routing iteration 2...
[03/15 14:19:56   3805] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.82 (MB), peak = 1533.82 (MB)
[03/15 14:19:56   3805] #
[03/15 14:19:56   3805] #
[03/15 14:19:56   3805] #Total number of trivial nets (e.g. < 2 pins) = 111 (skipped).
[03/15 14:19:56   3805] #Total number of routable nets = 34673.
[03/15 14:19:56   3805] #Total number of nets in the design = 34784.
[03/15 14:19:56   3805] #
[03/15 14:19:56   3805] #4 routable nets have only global wires.
[03/15 14:19:56   3805] #34669 routable nets have only detail routed wires.
[03/15 14:19:56   3805] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 14:19:56   3805] #373 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 14:19:56   3805] #
[03/15 14:19:56   3805] #Routed nets constraints summary:
[03/15 14:19:56   3805] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 14:19:56   3805] #------------------------------------------------
[03/15 14:19:56   3805] #        Rules   Misc Constraints   Unconstrained  
[03/15 14:19:56   3805] #------------------------------------------------
[03/15 14:19:56   3805] #      Default                  1               3  
[03/15 14:19:56   3805] #------------------------------------------------
[03/15 14:19:56   3805] #        Total                  1               3  
[03/15 14:19:56   3805] #------------------------------------------------
[03/15 14:19:56   3805] #
[03/15 14:19:56   3805] #Routing constraints summary of the whole design:
[03/15 14:19:56   3805] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 14:19:56   3805] #-------------------------------------------------------------------
[03/15 14:19:56   3805] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/15 14:19:56   3805] #-------------------------------------------------------------------
[03/15 14:19:56   3805] #      Default                  1                373           34299  
[03/15 14:19:56   3805] #-------------------------------------------------------------------
[03/15 14:19:56   3805] #        Total                  1                373           34299  
[03/15 14:19:56   3805] #-------------------------------------------------------------------
[03/15 14:19:56   3805] #
[03/15 14:19:56   3805] #
[03/15 14:19:56   3805] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 14:19:56   3805] #
[03/15 14:19:56   3805] #                 OverCon          
[03/15 14:19:56   3805] #                  #Gcell    %Gcell
[03/15 14:19:56   3805] #     Layer           (1)   OverCon
[03/15 14:19:56   3805] #  --------------------------------
[03/15 14:19:56   3805] #   Metal 1      0(0.00%)   (0.00%)
[03/15 14:19:56   3805] #   Metal 2      0(0.00%)   (0.00%)
[03/15 14:19:56   3805] #   Metal 3      0(0.00%)   (0.00%)
[03/15 14:19:56   3805] #   Metal 4      0(0.00%)   (0.00%)
[03/15 14:19:56   3805] #   Metal 5      0(0.00%)   (0.00%)
[03/15 14:19:56   3805] #   Metal 6      0(0.00%)   (0.00%)
[03/15 14:19:56   3805] #   Metal 7      0(0.00%)   (0.00%)
[03/15 14:19:56   3805] #   Metal 8      0(0.00%)   (0.00%)
[03/15 14:19:56   3805] #  --------------------------------
[03/15 14:19:56   3805] #     Total      0(0.00%)   (0.00%)
[03/15 14:19:56   3805] #
[03/15 14:19:56   3805] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/15 14:19:56   3805] #  Overflow after GR: 0.00% H + 0.00% V
[03/15 14:19:56   3805] #
[03/15 14:19:56   3805] #Complete Global Routing.
[03/15 14:19:56   3805] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:19:56   3805] #Total wire length = 637381 um.
[03/15 14:19:56   3805] #Total half perimeter of net bounding box = 545472 um.
[03/15 14:19:56   3805] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:19:56   3805] #Total wire length on LAYER M2 = 185429 um.
[03/15 14:19:56   3805] #Total wire length on LAYER M3 = 217150 um.
[03/15 14:19:56   3805] #Total wire length on LAYER M4 = 145566 um.
[03/15 14:19:56   3805] #Total wire length on LAYER M5 = 45500 um.
[03/15 14:19:56   3805] #Total wire length on LAYER M6 = 2183 um.
[03/15 14:19:56   3805] #Total wire length on LAYER M7 = 16885 um.
[03/15 14:19:56   3805] #Total wire length on LAYER M8 = 22898 um.
[03/15 14:19:56   3805] #Total number of vias = 231372
[03/15 14:19:56   3805] #Total number of multi-cut vias = 154429 ( 66.7%)
[03/15 14:19:56   3805] #Total number of single cut vias = 76943 ( 33.3%)
[03/15 14:19:56   3805] #Up-Via Summary (total 231372):
[03/15 14:19:56   3805] #                   single-cut          multi-cut      Total
[03/15 14:19:56   3805] #-----------------------------------------------------------
[03/15 14:19:56   3805] #  Metal 1       75855 ( 64.9%)     41087 ( 35.1%)     116942
[03/15 14:19:56   3805] #  Metal 2         752 (  0.9%)     85058 ( 99.1%)      85810
[03/15 14:19:56   3805] #  Metal 3          77 (  0.4%)     19521 ( 99.6%)      19598
[03/15 14:19:56   3805] #  Metal 4          53 (  1.4%)      3839 ( 98.6%)       3892
[03/15 14:19:56   3805] #  Metal 5           9 (  0.5%)      1817 ( 99.5%)       1826
[03/15 14:19:56   3805] #  Metal 6          63 (  3.6%)      1696 ( 96.4%)       1759
[03/15 14:19:56   3805] #  Metal 7         134 (  8.7%)      1411 ( 91.3%)       1545
[03/15 14:19:56   3805] #-----------------------------------------------------------
[03/15 14:19:56   3805] #                76943 ( 33.3%)    154429 ( 66.7%)     231372 
[03/15 14:19:56   3805] #
[03/15 14:19:56   3805] #Max overcon = 0 track.
[03/15 14:19:56   3805] #Total overcon = 0.00%.
[03/15 14:19:56   3805] #Worst layer Gcell overcon rate = 0.00%.
[03/15 14:19:56   3805] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1367.83 (MB), peak = 1533.82 (MB)
[03/15 14:19:56   3805] #
[03/15 14:19:57   3805] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.38 (MB), peak = 1533.82 (MB)
[03/15 14:19:57   3805] #Start Track Assignment.
[03/15 14:19:58   3807] #Done with 0 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[03/15 14:19:59   3808] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/15 14:20:00   3808] #Complete Track Assignment.
[03/15 14:20:00   3808] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:20:00   3808] #Total wire length = 637382 um.
[03/15 14:20:00   3808] #Total half perimeter of net bounding box = 545472 um.
[03/15 14:20:00   3808] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:20:00   3808] #Total wire length on LAYER M2 = 185429 um.
[03/15 14:20:00   3808] #Total wire length on LAYER M3 = 217150 um.
[03/15 14:20:00   3808] #Total wire length on LAYER M4 = 145567 um.
[03/15 14:20:00   3808] #Total wire length on LAYER M5 = 45500 um.
[03/15 14:20:00   3808] #Total wire length on LAYER M6 = 2183 um.
[03/15 14:20:00   3808] #Total wire length on LAYER M7 = 16885 um.
[03/15 14:20:00   3808] #Total wire length on LAYER M8 = 22898 um.
[03/15 14:20:00   3808] #Total number of vias = 231372
[03/15 14:20:00   3808] #Total number of multi-cut vias = 154429 ( 66.7%)
[03/15 14:20:00   3808] #Total number of single cut vias = 76943 ( 33.3%)
[03/15 14:20:00   3808] #Up-Via Summary (total 231372):
[03/15 14:20:00   3808] #                   single-cut          multi-cut      Total
[03/15 14:20:00   3808] #-----------------------------------------------------------
[03/15 14:20:00   3808] #  Metal 1       75855 ( 64.9%)     41087 ( 35.1%)     116942
[03/15 14:20:00   3808] #  Metal 2         752 (  0.9%)     85058 ( 99.1%)      85810
[03/15 14:20:00   3808] #  Metal 3          77 (  0.4%)     19521 ( 99.6%)      19598
[03/15 14:20:00   3808] #  Metal 4          53 (  1.4%)      3839 ( 98.6%)       3892
[03/15 14:20:00   3808] #  Metal 5           9 (  0.5%)      1817 ( 99.5%)       1826
[03/15 14:20:00   3808] #  Metal 6          63 (  3.6%)      1696 ( 96.4%)       1759
[03/15 14:20:00   3808] #  Metal 7         134 (  8.7%)      1411 ( 91.3%)       1545
[03/15 14:20:00   3808] #-----------------------------------------------------------
[03/15 14:20:00   3808] #                76943 ( 33.3%)    154429 ( 66.7%)     231372 
[03/15 14:20:00   3808] #
[03/15 14:20:00   3808] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1409.80 (MB), peak = 1533.82 (MB)
[03/15 14:20:00   3808] #
[03/15 14:20:00   3808] #Cpu time = 00:00:09
[03/15 14:20:00   3808] #Elapsed time = 00:00:09
[03/15 14:20:00   3808] #Increased memory = 61.92 (MB)
[03/15 14:20:00   3808] #Total memory = 1409.80 (MB)
[03/15 14:20:00   3808] #Peak memory = 1533.82 (MB)
[03/15 14:20:01   3809] #
[03/15 14:20:01   3809] #Start Detail Routing..
[03/15 14:20:01   3809] #start initial detail routing ...
[03/15 14:20:03   3811] # ECO: 3.0% of the total area was rechecked for DRC, and 0.7% required routing.
[03/15 14:20:03   3811] #    number of violations = 1
[03/15 14:20:03   3811] #
[03/15 14:20:03   3811] #    By Layer and Type :
[03/15 14:20:03   3811] #	          Short   Totals
[03/15 14:20:03   3811] #	M1            1        1
[03/15 14:20:03   3811] #	Totals        1        1
[03/15 14:20:03   3811] #3 out of 46732 instances need to be verified(marked ipoed).
[03/15 14:20:03   3811] #0.3% of the total area is being checked for drcs
[03/15 14:20:03   3811] #0.3% of the total area was checked
[03/15 14:20:03   3811] #    number of violations = 1
[03/15 14:20:03   3811] #
[03/15 14:20:03   3811] #    By Layer and Type :
[03/15 14:20:03   3811] #	          Short   Totals
[03/15 14:20:03   3811] #	M1            1        1
[03/15 14:20:03   3811] #	Totals        1        1
[03/15 14:20:03   3811] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1393.60 (MB), peak = 1533.82 (MB)
[03/15 14:20:03   3811] #start 1st optimization iteration ...
[03/15 14:20:04   3812] #    number of violations = 0
[03/15 14:20:04   3812] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1360.84 (MB), peak = 1533.82 (MB)
[03/15 14:20:04   3812] #Complete Detail Routing.
[03/15 14:20:04   3812] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:20:04   3812] #Total wire length = 637383 um.
[03/15 14:20:04   3812] #Total half perimeter of net bounding box = 545472 um.
[03/15 14:20:04   3812] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:20:04   3812] #Total wire length on LAYER M2 = 185413 um.
[03/15 14:20:04   3812] #Total wire length on LAYER M3 = 217156 um.
[03/15 14:20:04   3812] #Total wire length on LAYER M4 = 145578 um.
[03/15 14:20:04   3812] #Total wire length on LAYER M5 = 45500 um.
[03/15 14:20:04   3812] #Total wire length on LAYER M6 = 2183 um.
[03/15 14:20:04   3812] #Total wire length on LAYER M7 = 16885 um.
[03/15 14:20:04   3812] #Total wire length on LAYER M8 = 22898 um.
[03/15 14:20:04   3812] #Total number of vias = 231379
[03/15 14:20:04   3812] #Total number of multi-cut vias = 154420 ( 66.7%)
[03/15 14:20:04   3812] #Total number of single cut vias = 76959 ( 33.3%)
[03/15 14:20:04   3812] #Up-Via Summary (total 231379):
[03/15 14:20:04   3812] #                   single-cut          multi-cut      Total
[03/15 14:20:04   3812] #-----------------------------------------------------------
[03/15 14:20:04   3812] #  Metal 1       75863 ( 64.9%)     41079 ( 35.1%)     116942
[03/15 14:20:04   3812] #  Metal 2         760 (  0.9%)     85057 ( 99.1%)      85817
[03/15 14:20:04   3812] #  Metal 3          77 (  0.4%)     19521 ( 99.6%)      19598
[03/15 14:20:04   3812] #  Metal 4          53 (  1.4%)      3839 ( 98.6%)       3892
[03/15 14:20:04   3812] #  Metal 5           9 (  0.5%)      1817 ( 99.5%)       1826
[03/15 14:20:04   3812] #  Metal 6          63 (  3.6%)      1696 ( 96.4%)       1759
[03/15 14:20:04   3812] #  Metal 7         134 (  8.7%)      1411 ( 91.3%)       1545
[03/15 14:20:04   3812] #-----------------------------------------------------------
[03/15 14:20:04   3812] #                76959 ( 33.3%)    154420 ( 66.7%)     231379 
[03/15 14:20:04   3812] #
[03/15 14:20:04   3812] #Total number of DRC violations = 0
[03/15 14:20:04   3812] #Cpu time = 00:00:04
[03/15 14:20:04   3812] #Elapsed time = 00:00:04
[03/15 14:20:04   3812] #Increased memory = -56.23 (MB)
[03/15 14:20:04   3812] #Total memory = 1353.57 (MB)
[03/15 14:20:04   3812] #Peak memory = 1533.82 (MB)
[03/15 14:20:04   3812] #
[03/15 14:20:04   3812] #start routing for process antenna violation fix ...
[03/15 14:20:05   3813] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1355.30 (MB), peak = 1533.82 (MB)
[03/15 14:20:05   3813] #
[03/15 14:20:05   3813] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:20:05   3813] #Total wire length = 637383 um.
[03/15 14:20:05   3813] #Total half perimeter of net bounding box = 545472 um.
[03/15 14:20:05   3813] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:20:05   3813] #Total wire length on LAYER M2 = 185413 um.
[03/15 14:20:05   3813] #Total wire length on LAYER M3 = 217156 um.
[03/15 14:20:05   3813] #Total wire length on LAYER M4 = 145578 um.
[03/15 14:20:05   3813] #Total wire length on LAYER M5 = 45500 um.
[03/15 14:20:05   3813] #Total wire length on LAYER M6 = 2183 um.
[03/15 14:20:05   3813] #Total wire length on LAYER M7 = 16885 um.
[03/15 14:20:05   3813] #Total wire length on LAYER M8 = 22898 um.
[03/15 14:20:05   3813] #Total number of vias = 231379
[03/15 14:20:05   3813] #Total number of multi-cut vias = 154420 ( 66.7%)
[03/15 14:20:05   3813] #Total number of single cut vias = 76959 ( 33.3%)
[03/15 14:20:05   3813] #Up-Via Summary (total 231379):
[03/15 14:20:05   3813] #                   single-cut          multi-cut      Total
[03/15 14:20:05   3813] #-----------------------------------------------------------
[03/15 14:20:05   3813] #  Metal 1       75863 ( 64.9%)     41079 ( 35.1%)     116942
[03/15 14:20:05   3813] #  Metal 2         760 (  0.9%)     85057 ( 99.1%)      85817
[03/15 14:20:05   3813] #  Metal 3          77 (  0.4%)     19521 ( 99.6%)      19598
[03/15 14:20:05   3813] #  Metal 4          53 (  1.4%)      3839 ( 98.6%)       3892
[03/15 14:20:05   3813] #  Metal 5           9 (  0.5%)      1817 ( 99.5%)       1826
[03/15 14:20:05   3813] #  Metal 6          63 (  3.6%)      1696 ( 96.4%)       1759
[03/15 14:20:05   3813] #  Metal 7         134 (  8.7%)      1411 ( 91.3%)       1545
[03/15 14:20:05   3813] #-----------------------------------------------------------
[03/15 14:20:05   3813] #                76959 ( 33.3%)    154420 ( 66.7%)     231379 
[03/15 14:20:05   3813] #
[03/15 14:20:05   3813] #Total number of DRC violations = 0
[03/15 14:20:05   3813] #Total number of net violated process antenna rule = 0
[03/15 14:20:05   3813] #
[03/15 14:20:07   3816] #
[03/15 14:20:07   3816] #Start Post Route via swapping..
[03/15 14:20:07   3816] #0.94% of area are rerouted by ECO routing.
[03/15 14:20:08   3816] #    number of violations = 0
[03/15 14:20:08   3816] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1363.25 (MB), peak = 1533.82 (MB)
[03/15 14:20:09   3817] #    number of violations = 0
[03/15 14:20:09   3817] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1363.66 (MB), peak = 1533.82 (MB)
[03/15 14:20:09   3817] #CELL_VIEW core,init has no DRC violation.
[03/15 14:20:09   3817] #Total number of DRC violations = 0
[03/15 14:20:09   3817] #Total number of net violated process antenna rule = 0
[03/15 14:20:09   3817] #Post Route via swapping is done.
[03/15 14:20:09   3817] #Total number of nets with non-default rule or having extra spacing = 1
[03/15 14:20:09   3817] #Total wire length = 637383 um.
[03/15 14:20:09   3817] #Total half perimeter of net bounding box = 545472 um.
[03/15 14:20:09   3817] #Total wire length on LAYER M1 = 1770 um.
[03/15 14:20:09   3817] #Total wire length on LAYER M2 = 185413 um.
[03/15 14:20:09   3817] #Total wire length on LAYER M3 = 217156 um.
[03/15 14:20:09   3817] #Total wire length on LAYER M4 = 145578 um.
[03/15 14:20:09   3817] #Total wire length on LAYER M5 = 45500 um.
[03/15 14:20:09   3817] #Total wire length on LAYER M6 = 2183 um.
[03/15 14:20:09   3817] #Total wire length on LAYER M7 = 16885 um.
[03/15 14:20:09   3817] #Total wire length on LAYER M8 = 22898 um.
[03/15 14:20:09   3817] #Total number of vias = 231379
[03/15 14:20:09   3817] #Total number of multi-cut vias = 154437 ( 66.7%)
[03/15 14:20:09   3817] #Total number of single cut vias = 76942 ( 33.3%)
[03/15 14:20:09   3817] #Up-Via Summary (total 231379):
[03/15 14:20:09   3817] #                   single-cut          multi-cut      Total
[03/15 14:20:09   3817] #-----------------------------------------------------------
[03/15 14:20:09   3817] #  Metal 1       75856 ( 64.9%)     41086 ( 35.1%)     116942
[03/15 14:20:09   3817] #  Metal 2         752 (  0.9%)     85065 ( 99.1%)      85817
[03/15 14:20:09   3817] #  Metal 3          75 (  0.4%)     19523 ( 99.6%)      19598
[03/15 14:20:09   3817] #  Metal 4          53 (  1.4%)      3839 ( 98.6%)       3892
[03/15 14:20:09   3817] #  Metal 5           9 (  0.5%)      1817 ( 99.5%)       1826
[03/15 14:20:09   3817] #  Metal 6          63 (  3.6%)      1696 ( 96.4%)       1759
[03/15 14:20:09   3817] #  Metal 7         134 (  8.7%)      1411 ( 91.3%)       1545
[03/15 14:20:09   3817] #-----------------------------------------------------------
[03/15 14:20:09   3817] #                76942 ( 33.3%)    154437 ( 66.7%)     231379 
[03/15 14:20:09   3817] #
[03/15 14:20:09   3817] #detailRoute Statistics:
[03/15 14:20:09   3817] #Cpu time = 00:00:09
[03/15 14:20:09   3817] #Elapsed time = 00:00:09
[03/15 14:20:09   3817] #Increased memory = -47.87 (MB)
[03/15 14:20:09   3817] #Total memory = 1361.93 (MB)
[03/15 14:20:09   3817] #Peak memory = 1533.82 (MB)
[03/15 14:20:10   3818] #
[03/15 14:20:10   3818] #globalDetailRoute statistics:
[03/15 14:20:10   3818] #Cpu time = 00:00:21
[03/15 14:20:10   3818] #Elapsed time = 00:00:21
[03/15 14:20:10   3818] #Increased memory = -88.49 (MB)
[03/15 14:20:10   3818] #Total memory = 1321.19 (MB)
[03/15 14:20:10   3818] #Peak memory = 1533.82 (MB)
[03/15 14:20:10   3818] #Number of warnings = 2
[03/15 14:20:10   3818] #Total number of warnings = 95
[03/15 14:20:10   3818] #Number of fails = 0
[03/15 14:20:10   3818] #Total number of fails = 0
[03/15 14:20:10   3818] #Complete globalDetailRoute on Sat Mar 15 14:20:10 2025
[03/15 14:20:10   3818] #
[03/15 14:20:10   3818] **optDesign ... cpu = 0:01:18, real = 0:01:18, mem = 1649.9M, totSessionCpu=1:03:39 **
[03/15 14:20:10   3818] -routeWithEco false                      # bool, default=false
[03/15 14:20:10   3818] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 14:20:10   3818] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 14:20:10   3818] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 14:20:10   3818] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 14:20:10   3818] Extraction called for design 'core' of instances=46732 and nets=34784 using extraction engine 'postRoute' at effort level 'low' .
[03/15 14:20:10   3818] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 14:20:10   3818] RC Extraction called in multi-corner(2) mode.
[03/15 14:20:10   3818] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 14:20:10   3819] Process corner(s) are loaded.
[03/15 14:20:10   3819]  Corner: Cmax
[03/15 14:20:10   3819]  Corner: Cmin
[03/15 14:20:10   3819] extractDetailRC Option : -outfile /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d -maxResLength 200  -extended
[03/15 14:20:10   3819] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 14:20:10   3819]       RC Corner Indexes            0       1   
[03/15 14:20:10   3819] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 14:20:10   3819] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 14:20:10   3819] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 14:20:10   3819] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 14:20:10   3819] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 14:20:10   3819] Shrink Factor                : 1.00000
[03/15 14:20:11   3819] Initializing multi-corner capacitance tables ... 
[03/15 14:20:11   3819] Initializing multi-corner resistance tables ...
[03/15 14:20:11   3820] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1649.9M)
[03/15 14:20:11   3820] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for storing RC.
[03/15 14:20:12   3820] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1690.5M)
[03/15 14:20:12   3820] Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1690.5M)
[03/15 14:20:12   3821] Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1690.5M)
[03/15 14:20:12   3821] Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1690.5M)
[03/15 14:20:13   3821] Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1690.5M)
[03/15 14:20:13   3821] Extracted 60.0006% (CPU Time= 0:00:02.4  MEM= 1690.5M)
[03/15 14:20:13   3822] Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1694.5M)
[03/15 14:20:14   3822] Extracted 80.0006% (CPU Time= 0:00:03.3  MEM= 1694.5M)
[03/15 14:20:15   3823] Extracted 90.0006% (CPU Time= 0:00:04.1  MEM= 1694.5M)
[03/15 14:20:16   3825] Extracted 100% (CPU Time= 0:00:05.7  MEM= 1694.5M)
[03/15 14:20:16   3825] Number of Extracted Resistors     : 603184
[03/15 14:20:16   3825] Number of Extracted Ground Cap.   : 600326
[03/15 14:20:16   3825] Number of Extracted Coupling Cap. : 980156
[03/15 14:20:16   3825] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:20:16   3825] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 14:20:16   3825]  Corner: Cmax
[03/15 14:20:16   3825]  Corner: Cmin
[03/15 14:20:16   3825] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1682.5M)
[03/15 14:20:16   3825] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb_Filter.rcdb.d' for storing RC.
[03/15 14:20:17   3826] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 34673 times net's RC data read were performed.
[03/15 14:20:17   3826] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1682.484M)
[03/15 14:20:17   3826] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:20:17   3826] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1682.484M)
[03/15 14:20:17   3826] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.2  Real Time: 0:00:07.0  MEM: 1682.484M)
[03/15 14:20:17   3826] **optDesign ... cpu = 0:01:26, real = 0:01:25, mem = 1645.9M, totSessionCpu=1:03:46 **
[03/15 14:20:17   3826] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:20:17   3826] Begin IPO call back ...
[03/15 14:20:17   3826] End IPO call back ...
[03/15 14:20:17   3826] #################################################################################
[03/15 14:20:17   3826] # Design Stage: PostRoute
[03/15 14:20:17   3826] # Design Name: core
[03/15 14:20:17   3826] # Design Mode: 65nm
[03/15 14:20:17   3826] # Analysis Mode: MMMC OCV 
[03/15 14:20:17   3826] # Parasitics Mode: SPEF/RCDB
[03/15 14:20:17   3826] # Signoff Settings: SI On 
[03/15 14:20:17   3826] #################################################################################
[03/15 14:20:18   3827] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:20:18   3827] Setting infinite Tws ...
[03/15 14:20:18   3827] First Iteration Infinite Tw... 
[03/15 14:20:18   3827] Calculate early delays in OCV mode...
[03/15 14:20:18   3827] Calculate late delays in OCV mode...
[03/15 14:20:19   3827] Topological Sorting (CPU = 0:00:00.1, MEM = 1658.4M, InitMEM = 1653.4M)
[03/15 14:20:19   3827] Initializing multi-corner capacitance tables ... 
[03/15 14:20:19   3827] Initializing multi-corner resistance tables ...
[03/15 14:20:19   3828] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:20:19   3828] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1675.1M)
[03/15 14:20:19   3828] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:20:30   3839] AAE_INFO-618: Total number of nets in the design is 34784,  99.7 percent of the nets selected for SI analysis
[03/15 14:20:30   3839] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 14:20:30   3839] End delay calculation. (MEM=1760.92 CPU=0:00:11.1 REAL=0:00:11.0)
[03/15 14:20:30   3839] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_2Rpk8d/.AAE_5240/waveform.data...
[03/15 14:20:30   3839] *** CDM Built up (cpu=0:00:13.2  real=0:00:13.0  mem= 1760.9M) ***
[03/15 14:20:32   3840] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1760.9M)
[03/15 14:20:32   3840] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:20:32   3840] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1760.9M)
[03/15 14:20:32   3840] Starting SI iteration 2
[03/15 14:20:32   3841] AAE_INFO: 1 threads acquired from CTE.
[03/15 14:20:32   3841] Calculate early delays in OCV mode...
[03/15 14:20:32   3841] Calculate late delays in OCV mode...
[03/15 14:20:35   3844] AAE_INFO-618: Total number of nets in the design is 34784,  5.5 percent of the nets selected for SI analysis
[03/15 14:20:35   3844] End delay calculation. (MEM=1736.96 CPU=0:00:02.9 REAL=0:00:03.0)
[03/15 14:20:35   3844] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1737.0M) ***
[03/15 14:20:37   3845] *** Done Building Timing Graph (cpu=0:00:19.6 real=0:00:20.0 totSessionCpu=1:04:06 mem=1737.0M)
[03/15 14:20:37   3845] **optDesign ... cpu = 0:01:45, real = 0:01:45, mem = 1651.1M, totSessionCpu=1:04:06 **
[03/15 14:20:37   3845] *** Timing NOT met, worst failing slack is -0.595
[03/15 14:20:37   3845] *** Check timing (0:00:00.0)
[03/15 14:20:37   3845] Begin: GigaOpt Optimization in post-eco TNS mode
[03/15 14:20:37   3845] Info: 1 clock net  excluded from IPO operation.
[03/15 14:20:37   3846] PhyDesignGrid: maxLocalDensity 1.00
[03/15 14:20:37   3846] #spOpts: N=65 mergeVia=F 
[03/15 14:20:39   3848] *info: 1 clock net excluded
[03/15 14:20:39   3848] *info: 2 special nets excluded.
[03/15 14:20:39   3848] *info: 111 no-driver nets excluded.
[03/15 14:20:41   3849] ** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -1022.391 Density 98.00
[03/15 14:20:41   3849] Optimizer TNS Opt
[03/15 14:20:41   3850] Active Path Group: reg2reg  
[03/15 14:20:41   3850] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:20:41   3850] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 14:20:41   3850] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:20:41   3850] |  -0.595|   -0.595|-1022.391|-1022.391|    98.00%|   0:00:00.0| 1885.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:20:43   3851] |  -0.595|   -0.595|-1022.391|-1022.391|    98.00%|   0:00:02.0| 1885.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_9_/D    |
[03/15 14:20:43   3852] |  -0.595|   -0.595|-1022.391|-1022.391|    98.00%|   0:00:00.0| 1885.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
[03/15 14:20:43   3852] |  -0.595|   -0.595|-1022.391|-1022.391|    98.00%|   0:00:00.0| 1885.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_4_/D    |
[03/15 14:20:43   3852] |  -0.595|   -0.595|-1022.391|-1022.391|    98.00%|   0:00:00.0| 1885.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_2_/D   |
[03/15 14:20:43   3852] |  -0.595|   -0.595|-1022.391|-1022.391|    98.00%|   0:00:00.0| 1885.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 14:20:43   3852] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 14:20:43   3852] 
[03/15 14:20:43   3852] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1885.2M) ***
[03/15 14:20:43   3852] Checking setup slack degradation ...
[03/15 14:20:43   3852] 
[03/15 14:20:43   3852] Recovery Manager:
[03/15 14:20:43   3852]   Low  Effort WNS Jump: 0.000 (REF: -0.595, TGT: -0.595, Threshold: 0.150) - Skip
[03/15 14:20:43   3852]   High Effort WNS Jump: 0.000 (REF: -0.595, TGT: -0.595, Threshold: 0.075) - Skip
[03/15 14:20:43   3852]   Low  Effort TNS Jump: 0.028 (REF: -1022.363, TGT: -1022.391, Threshold: 50.000) - Skip
[03/15 14:20:43   3852]   High Effort TNS Jump: 0.028 (REF: -1022.363, TGT: -1022.391, Threshold: 50.000) - Skip
[03/15 14:20:43   3852] 
[03/15 14:20:43   3852] 
[03/15 14:20:43   3852] *** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:02.0 mem=1885.2M) ***
[03/15 14:20:43   3852] **** Begin NDR-Layer Usage Statistics ****
[03/15 14:20:43   3852] Layer 7 has 353 constrained nets 
[03/15 14:20:43   3852] **** End NDR-Layer Usage Statistics ****
[03/15 14:20:43   3852] 
[03/15 14:20:43   3852] *** Finish Post Route Setup Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1885.2M) ***
[03/15 14:20:44   3852] End: GigaOpt Optimization in post-eco TNS mode
[03/15 14:20:44   3853] Running setup recovery post routing.
[03/15 14:20:44   3853] **optDesign ... cpu = 0:01:53, real = 0:01:52, mem = 1736.2M, totSessionCpu=1:04:13 **
[03/15 14:20:45   3853]   Timing Snapshot: (TGT)
[03/15 14:20:45   3853]      Weighted WNS: -0.595
[03/15 14:20:45   3853]       All  PG WNS: -0.595
[03/15 14:20:45   3853]       High PG WNS: -0.595
[03/15 14:20:45   3853]       All  PG TNS: -1022.391
[03/15 14:20:45   3853]       High PG TNS: -1022.391
[03/15 14:20:45   3853]          Tran DRV: 0
[03/15 14:20:45   3853]           Cap DRV: 0
[03/15 14:20:45   3853]        Fanout DRV: 0
[03/15 14:20:45   3853]            Glitch: 0
[03/15 14:20:45   3853]    Category Slack: { [L, -0.595] [H, -0.595] }
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Checking setup slack degradation ...
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Recovery Manager:
[03/15 14:20:45   3853]   Low  Effort WNS Jump: 0.000 (REF: -0.595, TGT: -0.595, Threshold: 0.150) - Skip
[03/15 14:20:45   3853]   High Effort WNS Jump: 0.000 (REF: -0.595, TGT: -0.595, Threshold: 0.075) - Skip
[03/15 14:20:45   3853]   Low  Effort TNS Jump: 0.028 (REF: -1022.363, TGT: -1022.391, Threshold: 50.000) - Skip
[03/15 14:20:45   3853]   High Effort TNS Jump: 0.028 (REF: -1022.363, TGT: -1022.391, Threshold: 50.000) - Skip
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Checking DRV degradation...
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Recovery Manager:
[03/15 14:20:45   3853]     Tran DRV degradation : 0 (0 -> 0)
[03/15 14:20:45   3853]      Cap DRV degradation : 0 (0 -> 0)
[03/15 14:20:45   3853]   Fanout DRV degradation : 0 (0 -> 0)
[03/15 14:20:45   3853]       Glitch degradation : 0 (0 -> 0)
[03/15 14:20:45   3853]   DRV Recovery (Margin: 100) - Skip
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/15 14:20:45   3853] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1736.25M, totSessionCpu=1:04:14 .
[03/15 14:20:45   3853] **optDesign ... cpu = 0:01:53, real = 0:01:53, mem = 1736.2M, totSessionCpu=1:04:14 **
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] **INFO: Starting Blocking QThread with 1 CPU
[03/15 14:20:45   3853]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Begin Power Analysis
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853]     0.00V	    VSS
[03/15 14:20:45   3853]     0.90V	    VDD
[03/15 14:20:45   3853] Begin Processing Timing Library for Power Calculation
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Begin Processing Timing Library for Power Calculation
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Begin Processing Power Net/Grid for Power Calculation
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1273.38MB/1273.38MB)
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Begin Processing Timing Window Data for Power Calculation
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1273.71MB/1273.71MB)
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Begin Processing User Attributes
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1273.76MB/1273.76MB)
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Begin Processing Signal Activity
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1275.05MB/1275.05MB)
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Begin Power Computation
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853]       ----------------------------------------------------------
[03/15 14:20:45   3853]       # of cell(s) missing both power/leakage table: 0
[03/15 14:20:45   3853]       # of cell(s) missing power table: 0
[03/15 14:20:45   3853]       # of cell(s) missing leakage table: 0
[03/15 14:20:45   3853]       # of MSMV cell(s) missing power_level: 0
[03/15 14:20:45   3853]       ----------------------------------------------------------
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1276.18MB/1276.18MB)
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Begin Processing User Attributes
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.18MB/1276.18MB)
[03/15 14:20:45   3853] 
[03/15 14:20:45   3853] Ended Power Analysis: (cpu=0:00:07, real=0:00:06, mem(process/total)=1276.21MB/1276.21MB)
[03/15 14:20:45   3853] 
[03/15 14:20:52   3860]  
_______________________________________________________________________
[03/15 14:20:52   3860] **optDesign ... cpu = 0:02:00, real = 0:02:00, mem = 1736.2M, totSessionCpu=1:04:21 **
[03/15 14:20:52   3860] Latch borrow mode reset to max_borrow
[03/15 14:20:53   3862] <optDesign CMD> Restore Using all VT Cells
[03/15 14:20:53   3862] Reported timing to dir ./timingReports
[03/15 14:20:53   3862] **optDesign ... cpu = 0:02:02, real = 0:02:01, mem = 1736.2M, totSessionCpu=1:04:22 **
[03/15 14:20:53   3862] Begin: glitch net info
[03/15 14:20:53   3862] glitch slack range: number of glitch nets
[03/15 14:20:53   3862] glitch slack < -0.32 : 0
[03/15 14:20:53   3862] -0.32 < glitch slack < -0.28 : 0
[03/15 14:20:53   3862] -0.28 < glitch slack < -0.24 : 0
[03/15 14:20:53   3862] -0.24 < glitch slack < -0.2 : 0
[03/15 14:20:53   3862] -0.2 < glitch slack < -0.16 : 0
[03/15 14:20:53   3862] -0.16 < glitch slack < -0.12 : 0
[03/15 14:20:53   3862] -0.12 < glitch slack < -0.08 : 0
[03/15 14:20:53   3862] -0.08 < glitch slack < -0.04 : 0
[03/15 14:20:53   3862] -0.04 < glitch slack : 0
[03/15 14:20:53   3862] End: glitch net info
[03/15 14:20:53   3862] ** Profile ** Start :  cpu=0:00:00.0, mem=1793.5M
[03/15 14:20:53   3862] ** Profile ** Other data :  cpu=0:00:00.1, mem=1793.5M
[03/15 14:20:54   3862] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1793.5M
[03/15 14:20:55   3863] ** Profile ** Total reports :  cpu=0:00:01.4, mem=1738.3M
[03/15 14:20:56   3864] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1738.3M
[03/15 14:20:56   3864] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.595  | -0.595  |  0.018  |
|           TNS (ns):| -1022.4 | -1022.4 |  0.000  |
|    Violating Paths:|  2258   |  2258   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.942%
       (97.998% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1738.3M
[03/15 14:20:56   3864] **optDesign ... cpu = 0:02:04, real = 0:02:04, mem = 1736.2M, totSessionCpu=1:04:25 **
[03/15 14:20:56   3864]  ReSet Options after AAE Based Opt flow 
[03/15 14:20:56   3864] *** Finished optDesign ***
[03/15 14:20:56   3865] 
[03/15 14:20:56   3865] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:09 real=  0:02:09)
[03/15 14:20:56   3865] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/15 14:20:56   3865] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:14.7 real=0:00:14.4)
[03/15 14:20:56   3865] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:28.5 real=0:00:28.5)
[03/15 14:20:56   3865] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[03/15 14:20:56   3865] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:09.7 real=0:00:09.8)
[03/15 14:20:56   3865] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[03/15 14:20:56   3865] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:21.4 real=0:00:21.4)
[03/15 14:20:56   3865] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:19.7 real=0:00:19.6)
[03/15 14:20:56   3865] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[03/15 14:20:56   3865] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:09.2 real=0:00:09.6)
[03/15 14:20:56   3865] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 14:20:56   3865] Info: pop threads available for lower-level modules during optimization.
[03/15 14:20:56   3865] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 14:20:56   3865] <CMD> saveDesign route.enc
[03/15 14:20:56   3865] The in-memory database contained RC information but was not saved. To save 
[03/15 14:20:56   3865] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/15 14:20:56   3865] so it should only be saved when it is really desired.
[03/15 14:20:57   3865] Writing Netlist "route.enc.dat/core.v.gz" ...
[03/15 14:20:57   3865] Saving AAE Data ...
[03/15 14:20:57   3865] Saving scheduling_file.cts.5240 in route.enc.dat/scheduling_file.cts
[03/15 14:20:57   3865] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/15 14:20:57   3865] Saving mode setting ...
[03/15 14:20:57   3865] Saving global file ...
[03/15 14:20:57   3865] Saving floorplan file ...
[03/15 14:20:58   3866] Saving Drc markers ...
[03/15 14:20:58   3866] ... No Drc file written since there is no markers found.
[03/15 14:20:58   3866] Saving placement file ...
[03/15 14:20:58   3866] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1736.3M) ***
[03/15 14:20:58   3866] Saving route file ...
[03/15 14:20:59   3866] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1736.3M) ***
[03/15 14:20:59   3866] Saving DEF file ...
[03/15 14:20:59   3867] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 14:20:59   3867] 
[03/15 14:20:59   3867] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 14:20:59   3867] 
[03/15 14:20:59   3867] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 14:21:01   3868] Generated self-contained design route.enc.dat
[03/15 14:21:01   3868] 
[03/15 14:21:01   3868] *** Summary of all messages that are not suppressed in this session:
[03/15 14:21:01   3868] Severity  ID               Count  Summary                                  
[03/15 14:21:01   3868] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 14:21:01   3868] ERROR     IMPOAX-142           2  %s                                       
[03/15 14:21:01   3868] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 14:21:01   3868] 
[03/15 14:21:28   3872] <CMD> verifyGeometry
[03/15 14:21:28   3872]  *** Starting Verify Geometry (MEM: 1682.3) ***
[03/15 14:21:28   3872] 
[03/15 14:21:28   3872]   VERIFY GEOMETRY ...... Starting Verification
[03/15 14:21:28   3872]   VERIFY GEOMETRY ...... Initializing
[03/15 14:21:28   3872]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/15 14:21:28   3872]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/15 14:21:28   3872]                   ...... bin size: 2880
[03/15 14:21:28   3872]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/15 14:21:34   3879]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 14:21:34   3879]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 14:21:34   3879]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/15 14:21:34   3879]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 14:21:34   3879]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 1 Viols. 0 Wrngs.
[03/15 14:21:34   3879]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/15 14:21:40   3885]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 14:21:40   3885]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 14:21:40   3885]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/15 14:21:40   3885]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 14:21:40   3885]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 1 Viols. 0 Wrngs.
[03/15 14:21:40   3885]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/15 14:21:46   3891]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 14:21:46   3891]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 14:21:46   3891]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/15 14:21:46   3891]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 14:21:46   3891]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/15 14:21:46   3891]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/15 14:21:52   3897]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 14:21:52   3897]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 14:21:52   3897]   VERIFY GEOMETRY ...... Wiring         :  4 Viols.
[03/15 14:21:52   3897]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 14:21:52   3897]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 4 Viols. 0 Wrngs.
[03/15 14:21:52   3897] VG: elapsed time: 24.00
[03/15 14:21:52   3897] Begin Summary ...
[03/15 14:21:52   3897]   Cells       : 0
[03/15 14:21:52   3897]   SameNet     : 0
[03/15 14:21:52   3897]   Wiring      : 0
[03/15 14:21:52   3897]   Antenna     : 0
[03/15 14:21:52   3897]   Short       : 6
[03/15 14:21:52   3897]   Overlap     : 0
[03/15 14:21:52   3897] End Summary
[03/15 14:21:52   3897] 
[03/15 14:21:52   3897]   Verification Complete : 6 Viols.  0 Wrngs.
[03/15 14:21:52   3897] 
[03/15 14:21:52   3897] **********End: VERIFY GEOMETRY**********
[03/15 14:21:52   3897]  *** verify geometry (CPU: 0:00:24.5  MEM: 326.3M)
[03/15 14:21:52   3897] 
[03/15 14:22:08   3900] <CMD> checkPinAssignment
[03/15 14:22:08   3900] Checking pins of top cell core ... completed
[03/15 14:22:08   3900] 
[03/15 14:22:08   3900] ===========================================================================================================================
[03/15 14:22:08   3900]                                                 checkPinAssignment Summary
[03/15 14:22:08   3900] ===========================================================================================================================
[03/15 14:22:08   3900] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/15 14:22:08   3900] ===========================================================================================================================
[03/15 14:22:08   3900] core        |     0 |    243 |    241 |       2 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/15 14:22:08   3900] ===========================================================================================================================
[03/15 14:22:08   3900] TOTAL       |     0 |    243 |    241 |       2 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/15 14:22:08   3900] ===========================================================================================================================
[03/15 14:22:08   3900] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2008.6M).
[03/15 14:22:26   3902] <CMD> saveDesign postRoutingStage.enc
[03/15 14:22:26   3903] The in-memory database contained RC information but was not saved. To save 
[03/15 14:22:26   3903] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/15 14:22:26   3903] so it should only be saved when it is really desired.
[03/15 14:22:26   3903] Writing Netlist "postRoutingStage.enc.dat/core.v.gz" ...
[03/15 14:22:26   3903] Saving AAE Data ...
[03/15 14:22:26   3903] Saving scheduling_file.cts.5240 in postRoutingStage.enc.dat/scheduling_file.cts
[03/15 14:22:26   3903] Saving preference file postRoutingStage.enc.dat/gui.pref.tcl ...
[03/15 14:22:26   3903] Saving mode setting ...
[03/15 14:22:26   3903] Saving global file ...
[03/15 14:22:26   3903] Saving floorplan file ...
[03/15 14:22:27   3904] Saving Drc markers ...
[03/15 14:22:27   3904] ... 8 markers are saved ...
[03/15 14:22:27   3904] ... 6 geometry drc markers are saved ...
[03/15 14:22:27   3904] ... 0 antenna drc markers are saved ...
[03/15 14:22:27   3904] Saving placement file ...
[03/15 14:22:27   3904] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2008.6M) ***
[03/15 14:22:27   3904] Saving route file ...
[03/15 14:22:28   3904] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=2008.6M) ***
[03/15 14:22:28   3904] Saving DEF file ...
[03/15 14:22:29   3905] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 14:22:29   3905] 
[03/15 14:22:29   3905] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 14:22:29   3905] 
[03/15 14:22:29   3905] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 14:22:29   3905] Generated self-contained design postRoutingStage.enc.dat
[03/15 14:22:29   3905] 
[03/15 14:22:29   3905] *** Summary of all messages that are not suppressed in this session:
[03/15 14:22:29   3905] Severity  ID               Count  Summary                                  
[03/15 14:22:29   3905] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 14:22:29   3905] ERROR     IMPOAX-142           2  %s                                       
[03/15 14:22:29   3905] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 14:22:29   3905] 
[03/15 14:24:03   3919] <CMD> saveDesign step4.enc
[03/15 14:24:03   3919] The in-memory database contained RC information but was not saved. To save 
[03/15 14:24:03   3919] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/15 14:24:03   3919] so it should only be saved when it is really desired.
[03/15 14:24:03   3919] Writing Netlist "step4.enc.dat/core.v.gz" ...
[03/15 14:24:04   3919] Saving AAE Data ...
[03/15 14:24:04   3919] Saving scheduling_file.cts.5240 in step4.enc.dat/scheduling_file.cts
[03/15 14:24:04   3919] Saving preference file step4.enc.dat/gui.pref.tcl ...
[03/15 14:24:04   3919] Saving mode setting ...
[03/15 14:24:04   3919] Saving global file ...
[03/15 14:24:04   3919] Saving floorplan file ...
[03/15 14:24:04   3920] Saving Drc markers ...
[03/15 14:24:04   3920] ... 8 markers are saved ...
[03/15 14:24:04   3920] ... 6 geometry drc markers are saved ...
[03/15 14:24:04   3920] ... 0 antenna drc markers are saved ...
[03/15 14:24:04   3920] Saving placement file ...
[03/15 14:24:04   3920] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1828.7M) ***
[03/15 14:24:04   3920] Saving route file ...
[03/15 14:24:06   3920] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1828.7M) ***
[03/15 14:24:06   3920] Saving DEF file ...
[03/15 14:24:06   3921] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 14:24:06   3921] 
[03/15 14:24:06   3921] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 14:24:06   3921] 
[03/15 14:24:06   3921] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 14:24:07   3921] Generated self-contained design step4.enc.dat
[03/15 14:24:07   3921] 
[03/15 14:24:07   3921] *** Summary of all messages that are not suppressed in this session:
[03/15 14:24:07   3921] Severity  ID               Count  Summary                                  
[03/15 14:24:07   3921] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 14:24:07   3921] ERROR     IMPOAX-142           2  %s                                       
[03/15 14:24:07   3921] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 14:24:07   3921] 
[03/15 14:24:27   3924] <CMD> saveDesign step4RCsaved.tcl -rc
[03/15 14:24:27   3924] Writing Netlist "step4RCsaved.tcl.dat/core.v.gz" ...
[03/15 14:24:27   3924] Saving AAE Data ...
[03/15 14:24:28   3925] Saving scheduling_file.cts.5240 in step4RCsaved.tcl.dat/scheduling_file.cts
[03/15 14:24:28   3925] Saving preference file step4RCsaved.tcl.dat/gui.pref.tcl ...
[03/15 14:24:28   3925] Saving mode setting ...
[03/15 14:24:28   3925] Saving global file ...
[03/15 14:24:28   3925] Saving floorplan file ...
[03/15 14:24:28   3925] Saving Drc markers ...
[03/15 14:24:28   3925] ... 8 markers are saved ...
[03/15 14:24:28   3925] ... 6 geometry drc markers are saved ...
[03/15 14:24:28   3925] ... 0 antenna drc markers are saved ...
[03/15 14:24:28   3925] Saving placement file ...
[03/15 14:24:28   3925] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1828.8M) ***
[03/15 14:24:28   3925] Saving route file ...
[03/15 14:24:30   3926] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1828.8M) ***
[03/15 14:24:30   3926] Saving DEF file ...
[03/15 14:24:30   3926] Saving parasitic data in file 'step4RCsaved.tcl.dat/core.rcdb.d' ...
[03/15 14:24:30   3926] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for content verification.
[03/15 14:24:30   3926] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 14:24:30   3926] 
[03/15 14:24:30   3926] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 14:24:30   3926] 
[03/15 14:24:30   3926] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 14:24:31   3926] Generated self-contained design step4RCsaved.tcl.dat
[03/15 14:24:31   3926] 
[03/15 14:24:31   3926] *** Summary of all messages that are not suppressed in this session:
[03/15 14:24:31   3926] Severity  ID               Count  Summary                                  
[03/15 14:24:31   3926] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 14:24:31   3926] ERROR     IMPOAX-142           2  %s                                       
[03/15 14:24:31   3926] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 14:24:31   3926] 
[03/15 14:25:54   3939] <CMD> streamOut core.gds2
[03/15 14:25:54   3939] Parse map file...
[03/15 14:25:54   3939] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/15 14:25:54   3939] Type 'man IMPOGDS-399' for more detail.
[03/15 14:25:54   3939] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/15 14:25:54   3939] Type 'man IMPOGDS-399' for more detail.
[03/15 14:25:54   3939] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/15 14:25:54   3939] Type 'man IMPOGDS-399' for more detail.
[03/15 14:25:54   3939] Writing GDSII file ...
[03/15 14:25:54   3939] 	****** db unit per micron = 2000 ******
[03/15 14:25:54   3939] 	****** output gds2 file unit per micron = 2000 ******
[03/15 14:25:54   3939] 	****** unit scaling factor = 1 ******
[03/15 14:25:54   3939] Output for instance
[03/15 14:25:54   3939] Output for bump
[03/15 14:25:54   3939] Output for physical terminals
[03/15 14:25:54   3939] Output for logical terminals
[03/15 14:25:54   3939] Output for regular nets
[03/15 14:25:57   3940] Output for special nets and metal fills
[03/15 14:25:57   3940] Output for via structure generation
[03/15 14:25:57   3940] Statistics for GDS generated (version 3)
[03/15 14:25:57   3940] ----------------------------------------
[03/15 14:25:57   3940] Stream Out Layer Mapping Information:
[03/15 14:25:57   3940] GDS Layer Number          GDS Layer Name
[03/15 14:25:57   3940] ----------------------------------------
[03/15 14:25:57   3940]     170                             COMP
[03/15 14:25:57   3940]     171                          DIEAREA
[03/15 14:25:57   3940]     1                                 CO
[03/15 14:25:57   3940]     2                                 CO
[03/15 14:25:57   3940]     5                                 CO
[03/15 14:25:57   3940]     3                                 CO
[03/15 14:25:57   3940]     4                                 CO
[03/15 14:25:57   3940]     6                                 CO
[03/15 14:25:57   3940]     7                                 CO
[03/15 14:25:57   3940]     8                                 M1
[03/15 14:25:57   3940]     9                                 M1
[03/15 14:25:57   3940]     10                                M1
[03/15 14:25:57   3940]     11                                M1
[03/15 14:25:57   3940]     14                                M1
[03/15 14:25:57   3940]     12                                M1
[03/15 14:25:57   3940]     13                                M1
[03/15 14:25:57   3940]     15                                M1
[03/15 14:25:57   3940]     16                                M1
[03/15 14:25:57   3940]     17                                M1
[03/15 14:25:57   3940]     22                              VIA1
[03/15 14:25:57   3940]     23                              VIA1
[03/15 14:25:57   3940]     26                              VIA1
[03/15 14:25:57   3940]     24                              VIA1
[03/15 14:25:57   3940]     25                              VIA1
[03/15 14:25:57   3940]     27                              VIA1
[03/15 14:25:57   3940]     28                              VIA1
[03/15 14:25:57   3940]     29                                M2
[03/15 14:25:57   3940]     30                                M2
[03/15 14:25:57   3940]     31                                M2
[03/15 14:25:57   3940]     32                                M2
[03/15 14:25:57   3940]     35                                M2
[03/15 14:25:57   3940]     33                                M2
[03/15 14:25:57   3940]     34                                M2
[03/15 14:25:57   3940]     36                                M2
[03/15 14:25:57   3940]     37                                M2
[03/15 14:25:57   3940]     38                                M2
[03/15 14:25:57   3940]     43                              VIA2
[03/15 14:25:57   3940]     44                              VIA2
[03/15 14:25:57   3940]     47                              VIA2
[03/15 14:25:57   3940]     45                              VIA2
[03/15 14:25:57   3940]     46                              VIA2
[03/15 14:25:57   3940]     48                              VIA2
[03/15 14:25:57   3940]     49                              VIA2
[03/15 14:25:57   3940]     50                                M3
[03/15 14:25:57   3940]     51                                M3
[03/15 14:25:57   3940]     52                                M3
[03/15 14:25:57   3940]     53                                M3
[03/15 14:25:57   3940]     56                                M3
[03/15 14:25:57   3940]     54                                M3
[03/15 14:25:57   3940]     55                                M3
[03/15 14:25:57   3940]     57                                M3
[03/15 14:25:57   3940]     58                                M3
[03/15 14:25:57   3940]     59                                M3
[03/15 14:25:57   3940]     64                              VIA3
[03/15 14:25:57   3940]     65                              VIA3
[03/15 14:25:57   3940]     68                              VIA3
[03/15 14:25:57   3940]     66                              VIA3
[03/15 14:25:57   3940]     67                              VIA3
[03/15 14:25:57   3940]     69                              VIA3
[03/15 14:25:57   3940]     70                              VIA3
[03/15 14:25:57   3940]     71                                M4
[03/15 14:25:57   3940]     72                                M4
[03/15 14:25:57   3940]     73                                M4
[03/15 14:25:57   3940]     74                                M4
[03/15 14:25:57   3940]     77                                M4
[03/15 14:25:57   3940]     75                                M4
[03/15 14:25:57   3940]     76                                M4
[03/15 14:25:57   3940]     78                                M4
[03/15 14:25:57   3940]     79                                M4
[03/15 14:25:57   3940]     80                                M4
[03/15 14:25:57   3940]     85                              VIA4
[03/15 14:25:57   3940]     86                              VIA4
[03/15 14:25:57   3940]     89                              VIA4
[03/15 14:25:57   3940]     87                              VIA4
[03/15 14:25:57   3940]     88                              VIA4
[03/15 14:25:57   3940]     90                              VIA4
[03/15 14:25:57   3940]     91                              VIA4
[03/15 14:25:57   3940]     92                                M5
[03/15 14:25:57   3940]     93                                M5
[03/15 14:25:57   3940]     94                                M5
[03/15 14:25:57   3940]     95                                M5
[03/15 14:25:57   3940]     98                                M5
[03/15 14:25:57   3940]     96                                M5
[03/15 14:25:57   3940]     97                                M5
[03/15 14:25:57   3940]     99                                M5
[03/15 14:25:57   3940]     100                               M5
[03/15 14:25:57   3940]     101                               M5
[03/15 14:25:57   3940]     106                             VIA5
[03/15 14:25:57   3940]     107                             VIA5
[03/15 14:25:57   3940]     110                             VIA5
[03/15 14:25:57   3940]     108                             VIA5
[03/15 14:25:57   3940]     109                             VIA5
[03/15 14:25:57   3940]     111                             VIA5
[03/15 14:25:57   3940]     112                             VIA5
[03/15 14:25:57   3940]     113                               M6
[03/15 14:25:57   3940]     114                               M6
[03/15 14:25:57   3940]     115                               M6
[03/15 14:25:57   3940]     116                               M6
[03/15 14:25:57   3940]     119                               M6
[03/15 14:25:57   3940]     117                               M6
[03/15 14:25:57   3940]     118                               M6
[03/15 14:25:57   3940]     120                               M6
[03/15 14:25:57   3940]     121                               M6
[03/15 14:25:57   3940]     122                               M6
[03/15 14:25:57   3940]     127                             VIA6
[03/15 14:25:57   3940]     128                             VIA6
[03/15 14:25:57   3940]     131                             VIA6
[03/15 14:25:57   3940]     129                             VIA6
[03/15 14:25:57   3940]     130                             VIA6
[03/15 14:25:57   3940]     132                             VIA6
[03/15 14:25:57   3940]     133                             VIA6
[03/15 14:25:57   3940]     134                               M7
[03/15 14:25:57   3940]     135                               M7
[03/15 14:25:57   3940]     136                               M7
[03/15 14:25:57   3940]     137                               M7
[03/15 14:25:57   3940]     140                               M7
[03/15 14:25:57   3940]     138                               M7
[03/15 14:25:57   3940]     139                               M7
[03/15 14:25:57   3940]     141                               M7
[03/15 14:25:57   3940]     142                               M7
[03/15 14:25:57   3940]     143                               M7
[03/15 14:25:57   3940]     148                             VIA7
[03/15 14:25:57   3940]     149                             VIA7
[03/15 14:25:57   3940]     152                             VIA7
[03/15 14:25:57   3940]     150                             VIA7
[03/15 14:25:57   3940]     151                             VIA7
[03/15 14:25:57   3940]     153                             VIA7
[03/15 14:25:57   3940]     154                             VIA7
[03/15 14:25:57   3940]     155                               M8
[03/15 14:25:57   3940]     156                               M8
[03/15 14:25:57   3940]     157                               M8
[03/15 14:25:57   3940]     158                               M8
[03/15 14:25:57   3940]     161                               M8
[03/15 14:25:57   3940]     159                               M8
[03/15 14:25:57   3940]     160                               M8
[03/15 14:25:57   3940]     162                               M8
[03/15 14:25:57   3940]     163                               M8
[03/15 14:25:57   3940]     164                               M8
[03/15 14:25:57   3940]     18                                M1
[03/15 14:25:57   3940]     19                                M1
[03/15 14:25:57   3940]     20                                M1
[03/15 14:25:57   3940]     21                                M1
[03/15 14:25:57   3940]     39                                M2
[03/15 14:25:57   3940]     40                                M2
[03/15 14:25:57   3940]     41                                M2
[03/15 14:25:57   3940]     42                                M2
[03/15 14:25:57   3940]     60                                M3
[03/15 14:25:57   3940]     61                                M3
[03/15 14:25:57   3940]     62                                M3
[03/15 14:25:57   3940]     63                                M3
[03/15 14:25:57   3940]     81                                M4
[03/15 14:25:57   3940]     82                                M4
[03/15 14:25:57   3940]     83                                M4
[03/15 14:25:57   3940]     84                                M4
[03/15 14:25:57   3940]     102                               M5
[03/15 14:25:57   3940]     103                               M5
[03/15 14:25:57   3940]     104                               M5
[03/15 14:25:57   3940]     105                               M5
[03/15 14:25:57   3940]     123                               M6
[03/15 14:25:57   3940]     124                               M6
[03/15 14:25:57   3940]     125                               M6
[03/15 14:25:57   3940]     126                               M6
[03/15 14:25:57   3940]     144                               M7
[03/15 14:25:57   3940]     145                               M7
[03/15 14:25:57   3940]     146                               M7
[03/15 14:25:57   3940]     147                               M7
[03/15 14:25:57   3940]     165                               M8
[03/15 14:25:57   3940]     166                               M8
[03/15 14:25:57   3940]     167                               M8
[03/15 14:25:57   3940]     168                               M8
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940] Stream Out Information Processed for GDS version 3:
[03/15 14:25:57   3940] Units: 2000 DBU
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940] Object                             Count
[03/15 14:25:57   3940] ----------------------------------------
[03/15 14:25:57   3940] Instances                          46732
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940] Ports/Pins                           242
[03/15 14:25:57   3940]     metal layer M3                   242
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940] Nets                              370956
[03/15 14:25:57   3940]     metal layer M1                  2891
[03/15 14:25:57   3940]     metal layer M2                211460
[03/15 14:25:57   3940]     metal layer M3                111933
[03/15 14:25:57   3940]     metal layer M4                 33550
[03/15 14:25:57   3940]     metal layer M5                  4388
[03/15 14:25:57   3940]     metal layer M6                  1725
[03/15 14:25:57   3940]     metal layer M7                  3034
[03/15 14:25:57   3940]     metal layer M8                  1975
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940]     Via Instances                 231379
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940] Special Nets                         706
[03/15 14:25:57   3940]     metal layer M1                   696
[03/15 14:25:57   3940]     metal layer M2                     3
[03/15 14:25:57   3940]     metal layer M4                     7
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940]     Via Instances                   3290
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940] Metal Fills                            0
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940]     Via Instances                      0
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940] Metal FillOPCs                         0
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940]     Via Instances                      0
[03/15 14:25:57   3940] 
[03/15 14:25:57   3940] Text                               34910
[03/15 14:25:57   3940]     metal layer M1                  1225
[03/15 14:25:57   3940]     metal layer M2                 28583
[03/15 14:25:57   3940]     metal layer M3                  4830
[03/15 14:25:57   3940]     metal layer M4                   221
[03/15 14:25:57   3940]     metal layer M5                     9
[03/15 14:25:57   3940]     metal layer M6                     5
[03/15 14:25:57   3940]     metal layer M7                    23
[03/15 14:25:57   3940]     metal layer M8                    14
[03/15 14:25:57   3940] 
[03/15 14:25:58   3940] 
[03/15 14:25:58   3940] Blockages                              0
[03/15 14:25:58   3940] 
[03/15 14:25:58   3940] 
[03/15 14:25:58   3940] Custom Text                            0
[03/15 14:25:58   3940] 
[03/15 14:25:58   3940] 
[03/15 14:25:58   3940] Custom Box                             0
[03/15 14:25:58   3940] 
[03/15 14:25:58   3940] Trim Metal                             0
[03/15 14:25:58   3940] 
[03/15 14:25:58   3940] ######Streamout is finished!
[03/15 14:25:58   3940] <CMD> write_lef_abstract core.lef
[03/15 14:25:58   3940] <CMD> defOut -netlist -routing core.def
[03/15 14:25:58   3940] Writing DEF file 'core.def', current time is Sat Mar 15 14:25:58 2025 ...
[03/15 14:25:58   3940] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/15 14:26:02   3941] DEF file 'core.def' is written, current time is Sat Mar 15 14:26:02 2025 ...
[03/15 14:26:02   3941] <CMD> saveNetlist core.pnr.v
[03/15 14:26:02   3941] Writing Netlist "core.pnr.v" ...
[03/15 14:26:02   3941] <CMD> setAnalysisMode -setup
[03/15 14:26:02   3941] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/15 14:26:02   3941] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/15 14:26:03   3942] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/15 14:26:03   3942] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/15 14:26:03   3942] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 14:26:03   3942] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 14:26:03   3942] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 14:26:03   3942] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 14:26:03   3942] Importing multi-corner RC tables ... 
[03/15 14:26:03   3942] Summary of Active RC-Corners : 
[03/15 14:26:03   3942]  
[03/15 14:26:03   3942]  Analysis View: WC_VIEW
[03/15 14:26:03   3942]     RC-Corner Name        : Cmax
[03/15 14:26:03   3942]     RC-Corner Index       : 0
[03/15 14:26:03   3942]     RC-Corner Temperature : 125 Celsius
[03/15 14:26:03   3942]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/15 14:26:03   3942]     RC-Corner PreRoute Res Factor         : 1
[03/15 14:26:03   3942]     RC-Corner PreRoute Cap Factor         : 1
[03/15 14:26:03   3942]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 14:26:03   3942]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 14:26:03   3942]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 14:26:03   3942]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 14:26:03   3942]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 14:26:03   3942]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 14:26:03   3942]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 14:26:03   3942] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 34673 times net's RC data read were performed.
[03/15 14:26:03   3942] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/15 14:26:03   3942] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1801.344M)
[03/15 14:26:03   3942] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:26:03   3942] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1801.344M)
[03/15 14:26:04   3943] *Info: initialize multi-corner CTS.
[03/15 14:26:04   3943] Reading timing constraints file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.mmmcD6Wv1c/modes/CON/CON.sdc' ...
[03/15 14:26:04   3943] Current (total cpu=1:05:43, real=1:14:57, peak res=1393.0M, current mem=1680.0M)
[03/15 14:26:04   3943] INFO (CTE): Constraints read successfully.
[03/15 14:26:04   3943] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=914.5M, current mem=1689.7M)
[03/15 14:26:04   3943] Current (total cpu=1:05:43, real=1:14:57, peak res=1393.0M, current mem=1689.7M)
[03/15 14:26:04   3943] Summary for sequential cells idenfication: 
[03/15 14:26:04   3943] Identified SBFF number: 199
[03/15 14:26:04   3943] Identified MBFF number: 0
[03/15 14:26:04   3943] Not identified SBFF number: 0
[03/15 14:26:04   3943] Not identified MBFF number: 0
[03/15 14:26:04   3943] Number of sequential cells which are not FFs: 104
[03/15 14:26:04   3943] 
[03/15 14:26:04   3943] Total number of combinational cells: 492
[03/15 14:26:04   3943] Total number of sequential cells: 303
[03/15 14:26:04   3943] Total number of tristate cells: 11
[03/15 14:26:04   3943] Total number of level shifter cells: 0
[03/15 14:26:04   3943] Total number of power gating cells: 0
[03/15 14:26:04   3943] Total number of isolation cells: 0
[03/15 14:26:04   3943] Total number of power switch cells: 0
[03/15 14:26:04   3943] Total number of pulse generator cells: 0
[03/15 14:26:04   3943] Total number of always on buffers: 0
[03/15 14:26:04   3943] Total number of retention cells: 0
[03/15 14:26:04   3943] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/15 14:26:04   3943] Total number of usable buffers: 18
[03/15 14:26:04   3943] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/15 14:26:04   3943] Total number of unusable buffers: 9
[03/15 14:26:04   3943] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/15 14:26:04   3943] Total number of usable inverters: 18
[03/15 14:26:04   3943] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/15 14:26:04   3943] Total number of unusable inverters: 9
[03/15 14:26:04   3943] List of identified usable delay cells:
[03/15 14:26:04   3943] Total number of identified usable delay cells: 0
[03/15 14:26:04   3943] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/15 14:26:04   3943] Total number of identified unusable delay cells: 9
[03/15 14:26:04   3943] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/15 14:26:04   3943] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/15 14:26:04   3943] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:26:04   3943] Begin IPO call back ...
[03/15 14:26:04   3943] End IPO call back ...
[03/15 14:26:04   3943] #################################################################################
[03/15 14:26:04   3943] # Design Stage: PostRoute
[03/15 14:26:04   3943] # Design Name: core
[03/15 14:26:04   3943] # Design Mode: 65nm
[03/15 14:26:04   3943] # Analysis Mode: MMMC OCV 
[03/15 14:26:04   3943] # Parasitics Mode: SPEF/RCDB
[03/15 14:26:04   3943] # Signoff Settings: SI On 
[03/15 14:26:04   3943] #################################################################################
[03/15 14:26:05   3944] Setting infinite Tws ...
[03/15 14:26:05   3944] First Iteration Infinite Tw... 
[03/15 14:26:05   3944] Topological Sorting (CPU = 0:00:00.1, MEM = 1730.8M, InitMEM = 1725.8M)
[03/15 14:26:06   3945] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:26:06   3945] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1738.9M)
[03/15 14:26:17   3956] AAE_INFO-618: Total number of nets in the design is 34784,  99.7 percent of the nets selected for SI analysis
[03/15 14:26:18   3957] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[03/15 14:26:18   3957] End delay calculation. (MEM=1815.21 CPU=0:00:11.3 REAL=0:00:12.0)
[03/15 14:26:18   3957] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_7CaWN4/.AAE_5240/waveform.data...
[03/15 14:26:18   3957] *** CDM Built up (cpu=0:00:13.4  real=0:00:14.0  mem= 1815.2M) ***
[03/15 14:26:19   3957] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1815.2M)
[03/15 14:26:19   3957] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:26:19   3958] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1815.2M)
[03/15 14:26:19   3958] Starting SI iteration 2
[03/15 14:26:23   3962] AAE_INFO-618: Total number of nets in the design is 34784,  5.5 percent of the nets selected for SI analysis
[03/15 14:26:23   3962] End delay calculation. (MEM=1783.2 CPU=0:00:04.2 REAL=0:00:04.0)
[03/15 14:26:23   3962] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1783.2M) ***
[03/15 14:26:24   3963] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/15 14:26:36   3975] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[03/15 14:26:36   3975] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/15 14:26:36   3975] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:26:36   3975] #################################################################################
[03/15 14:26:36   3975] # Design Stage: PostRoute
[03/15 14:26:36   3975] # Design Name: core
[03/15 14:26:36   3975] # Design Mode: 65nm
[03/15 14:26:36   3975] # Analysis Mode: MMMC OCV 
[03/15 14:26:36   3975] # Parasitics Mode: SPEF/RCDB
[03/15 14:26:36   3975] # Signoff Settings: SI On 
[03/15 14:26:36   3975] #################################################################################
[03/15 14:26:37   3976] Setting infinite Tws ...
[03/15 14:26:37   3976] First Iteration Infinite Tw... 
[03/15 14:26:37   3976] Topological Sorting (CPU = 0:00:00.1, MEM = 1779.1M, InitMEM = 1779.1M)
[03/15 14:26:49   3988] AAE_INFO-618: Total number of nets in the design is 34784,  99.7 percent of the nets selected for SI analysis
[03/15 14:26:49   3988] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/15 14:26:49   3988] End delay calculation. (MEM=1838.29 CPU=0:00:11.2 REAL=0:00:11.0)
[03/15 14:26:49   3988] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_7CaWN4/.AAE_5240/waveform.data...
[03/15 14:26:49   3988] *** CDM Built up (cpu=0:00:12.7  real=0:00:13.0  mem= 1838.3M) ***
[03/15 14:26:50   3989] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1838.3M)
[03/15 14:26:50   3989] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:26:50   3989] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1838.3M)
[03/15 14:26:50   3989] Starting SI iteration 2
[03/15 14:26:54   3993] AAE_INFO-618: Total number of nets in the design is 34784,  5.5 percent of the nets selected for SI analysis
[03/15 14:26:54   3993] End delay calculation. (MEM=1806.28 CPU=0:00:04.1 REAL=0:00:04.0)
[03/15 14:26:54   3993] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 1806.3M) ***
[03/15 14:26:57   3995] <CMD> setAnalysisMode -hold
[03/15 14:26:57   3995] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[03/15 14:26:57   3995] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[03/15 14:26:58   3996] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/15 14:26:58   3996] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/15 14:26:58   3996] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/15 14:26:58   3996] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 14:26:58   3996] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 14:26:58   3996] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 14:26:58   3996] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 14:26:58   3996] Importing multi-corner RC tables ... 
[03/15 14:26:58   3996] Summary of Active RC-Corners : 
[03/15 14:26:58   3996]  
[03/15 14:26:58   3996]  Analysis View: BC_VIEW
[03/15 14:26:58   3996]     RC-Corner Name        : Cmin
[03/15 14:26:58   3996]     RC-Corner Index       : 0
[03/15 14:26:58   3996]     RC-Corner Temperature : -40 Celsius
[03/15 14:26:58   3996]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr/postPlacement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/15 14:26:58   3996]     RC-Corner PreRoute Res Factor         : 1
[03/15 14:26:58   3996]     RC-Corner PreRoute Cap Factor         : 1
[03/15 14:26:58   3996]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 14:26:58   3996]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 14:26:58   3996]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 14:26:58   3996]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 14:26:58   3996]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 14:26:58   3996]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 14:26:58   3996]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 14:26:58   3996] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 84086 times net's RC data read were performed.
[03/15 14:26:58   3996] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/15 14:26:58   3996] *Info: initialize multi-corner CTS.
[03/15 14:26:58   3996] Reading timing constraints file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.mmmcN2sScn/modes/CON/CON.sdc' ...
[03/15 14:26:59   3996] Current (total cpu=1:06:37, real=1:15:52, peak res=1393.0M, current mem=1658.5M)
[03/15 14:26:59   3996] INFO (CTE): Constraints read successfully.
[03/15 14:26:59   3996] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=930.7M, current mem=1668.2M)
[03/15 14:26:59   3996] Current (total cpu=1:06:37, real=1:15:52, peak res=1393.0M, current mem=1668.2M)
[03/15 14:26:59   3997] Summary for sequential cells idenfication: 
[03/15 14:26:59   3997] Identified SBFF number: 199
[03/15 14:26:59   3997] Identified MBFF number: 0
[03/15 14:26:59   3997] Not identified SBFF number: 0
[03/15 14:26:59   3997] Not identified MBFF number: 0
[03/15 14:26:59   3997] Number of sequential cells which are not FFs: 104
[03/15 14:26:59   3997] 
[03/15 14:26:59   3997] Total number of combinational cells: 492
[03/15 14:26:59   3997] Total number of sequential cells: 303
[03/15 14:26:59   3997] Total number of tristate cells: 11
[03/15 14:26:59   3997] Total number of level shifter cells: 0
[03/15 14:26:59   3997] Total number of power gating cells: 0
[03/15 14:26:59   3997] Total number of isolation cells: 0
[03/15 14:26:59   3997] Total number of power switch cells: 0
[03/15 14:26:59   3997] Total number of pulse generator cells: 0
[03/15 14:26:59   3997] Total number of always on buffers: 0
[03/15 14:26:59   3997] Total number of retention cells: 0
[03/15 14:26:59   3997] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/15 14:26:59   3997] Total number of usable buffers: 18
[03/15 14:26:59   3997] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/15 14:26:59   3997] Total number of unusable buffers: 9
[03/15 14:26:59   3997] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/15 14:26:59   3997] Total number of usable inverters: 18
[03/15 14:26:59   3997] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/15 14:26:59   3997] Total number of unusable inverters: 9
[03/15 14:26:59   3997] List of identified usable delay cells:
[03/15 14:26:59   3997] Total number of identified usable delay cells: 0
[03/15 14:26:59   3997] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/15 14:26:59   3997] Total number of identified unusable delay cells: 9
[03/15 14:26:59   3997] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/15 14:26:59   3997] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[03/15 14:26:59   3997] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:26:59   3997] #################################################################################
[03/15 14:26:59   3997] # Design Stage: PostRoute
[03/15 14:26:59   3997] # Design Name: core
[03/15 14:26:59   3997] # Design Mode: 65nm
[03/15 14:26:59   3997] # Analysis Mode: MMMC OCV 
[03/15 14:26:59   3997] # Parasitics Mode: No SPEF/RCDB
[03/15 14:26:59   3997] # Signoff Settings: SI On 
[03/15 14:26:59   3997] #################################################################################
[03/15 14:26:59   3997] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 14:26:59   3997] Extraction called for design 'core' of instances=46732 and nets=34784 using extraction engine 'postRoute' at effort level 'low' .
[03/15 14:26:59   3997] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 14:26:59   3997] RC Extraction called in multi-corner(1) mode.
[03/15 14:26:59   3997] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 14:26:59   3997] Process corner(s) are loaded.
[03/15 14:26:59   3997]  Corner: Cmin
[03/15 14:26:59   3997] extractDetailRC Option : -outfile /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d -maxResLength 200  -extended
[03/15 14:26:59   3997] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 14:26:59   3997]       RC Corner Indexes            0   
[03/15 14:26:59   3997] Capacitance Scaling Factor   : 1.00000 
[03/15 14:26:59   3997] Coupling Cap. Scaling Factor : 1.00000 
[03/15 14:26:59   3997] Resistance Scaling Factor    : 1.00000 
[03/15 14:26:59   3997] Clock Cap. Scaling Factor    : 1.00000 
[03/15 14:26:59   3997] Clock Res. Scaling Factor    : 1.00000 
[03/15 14:26:59   3997] Shrink Factor                : 1.00000
[03/15 14:27:00   3998] Initializing multi-corner capacitance tables ... 
[03/15 14:27:00   3998] Initializing multi-corner resistance tables ...
[03/15 14:27:00   3998] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1696.9M)
[03/15 14:27:00   3998] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for storing RC.
[03/15 14:27:01   3998] Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1769.5M)
[03/15 14:27:01   3999] Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1769.5M)
[03/15 14:27:01   3999] Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1769.5M)
[03/15 14:27:01   3999] Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1769.5M)
[03/15 14:27:01   3999] Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1769.5M)
[03/15 14:27:02   4000] Extracted 60.0006% (CPU Time= 0:00:02.0  MEM= 1769.5M)
[03/15 14:27:02   4000] Extracted 70.0006% (CPU Time= 0:00:02.4  MEM= 1773.5M)
[03/15 14:27:02   4000] Extracted 80.0006% (CPU Time= 0:00:02.8  MEM= 1773.5M)
[03/15 14:27:03   4001] Extracted 90.0006% (CPU Time= 0:00:03.4  MEM= 1773.5M)
[03/15 14:27:04   4002] Extracted 100% (CPU Time= 0:00:04.9  MEM= 1775.5M)
[03/15 14:27:05   4002] Number of Extracted Resistors     : 603184
[03/15 14:27:05   4002] Number of Extracted Ground Cap.   : 600326
[03/15 14:27:05   4002] Number of Extracted Coupling Cap. : 980128
[03/15 14:27:05   4002] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:27:05   4002] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 14:27:05   4002]  Corner: Cmin
[03/15 14:27:05   4003] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1763.5M)
[03/15 14:27:05   4003] Creating parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb_Filter.rcdb.d' for storing RC.
[03/15 14:27:05   4003] Closing parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d'. 34673 times net's RC data read were performed.
[03/15 14:27:05   4003] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1763.484M)
[03/15 14:27:05   4003] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:27:05   4003] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1763.484M)
[03/15 14:27:05   4003] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:06.0  MEM: 1763.484M)
[03/15 14:27:06   4004] Setting infinite Tws ...
[03/15 14:27:06   4004] First Iteration Infinite Tw... 
[03/15 14:27:06   4004] Topological Sorting (CPU = 0:00:00.1, MEM = 1768.5M, InitMEM = 1763.5M)
[03/15 14:27:06   4004] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 14:27:06   4004] Initializing multi-corner capacitance tables ... 
[03/15 14:27:06   4004] Initializing multi-corner resistance tables ...
[03/15 14:27:07   4005] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for reading.
[03/15 14:27:07   4005] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1776.6M)
[03/15 14:27:17   4015] AAE_INFO-618: Total number of nets in the design is 34784,  99.7 percent of the nets selected for SI analysis
[03/15 14:27:17   4015] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 14:27:17   4015] End delay calculation. (MEM=1862.39 CPU=0:00:09.1 REAL=0:00:09.0)
[03/15 14:27:17   4015] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_f5Wt5I/.AAE_5240/waveform.data...
[03/15 14:27:17   4015] *** CDM Built up (cpu=0:00:17.9  real=0:00:18.0  mem= 1862.4M) ***
[03/15 14:27:18   4016] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1862.4M)
[03/15 14:27:18   4016] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:27:18   4016] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1862.4M)
[03/15 14:27:18   4016] Starting SI iteration 2
[03/15 14:27:18   4016] AAE_INFO-618: Total number of nets in the design is 34784,  0.0 percent of the nets selected for SI analysis
[03/15 14:27:18   4016] End delay calculation. (MEM=1830.39 CPU=0:00:00.3 REAL=0:00:00.0)
[03/15 14:27:18   4016] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1830.4M) ***
[03/15 14:27:19   4017] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/15 14:27:31   4028] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[03/15 14:27:31   4029] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/15 14:27:31   4029] Starting SI iteration 1 using Infinite Timing Windows
[03/15 14:27:31   4029] #################################################################################
[03/15 14:27:31   4029] # Design Stage: PostRoute
[03/15 14:27:31   4029] # Design Name: core
[03/15 14:27:31   4029] # Design Mode: 65nm
[03/15 14:27:31   4029] # Analysis Mode: MMMC OCV 
[03/15 14:27:31   4029] # Parasitics Mode: SPEF/RCDB
[03/15 14:27:31   4029] # Signoff Settings: SI On 
[03/15 14:27:31   4029] #################################################################################
[03/15 14:27:32   4030] Setting infinite Tws ...
[03/15 14:27:32   4030] First Iteration Infinite Tw... 
[03/15 14:27:32   4030] Topological Sorting (CPU = 0:00:00.1, MEM = 1822.3M, InitMEM = 1822.3M)
[03/15 14:27:41   4039] AAE_INFO-618: Total number of nets in the design is 34784,  99.7 percent of the nets selected for SI analysis
[03/15 14:27:41   4039] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/15 14:27:41   4039] End delay calculation. (MEM=1862.39 CPU=0:00:09.2 REAL=0:00:09.0)
[03/15 14:27:41   4039] Save waveform /tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/.AAE_f5Wt5I/.AAE_5240/waveform.data...
[03/15 14:27:41   4039] *** CDM Built up (cpu=0:00:10.6  real=0:00:10.0  mem= 1862.4M) ***
[03/15 14:27:42   4040] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1862.4M)
[03/15 14:27:42   4040] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 14:27:42   4040] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1862.4M)
[03/15 14:27:42   4040] Starting SI iteration 2
[03/15 14:27:43   4041] AAE_INFO-618: Total number of nets in the design is 34784,  0.0 percent of the nets selected for SI analysis
[03/15 14:27:43   4041] End delay calculation. (MEM=1826.19 CPU=0:00:00.2 REAL=0:00:01.0)
[03/15 14:27:43   4041] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1826.2M) ***
[03/15 14:27:46   4043] <CMD> uiSetTool ruler
[03/15 14:27:46   4043] <CMD> uiSetTool ruler
[03/15 14:28:54   4053] <CMD> setDrawView ameba
[03/15 14:29:50   4062] <CMD> setDrawView ameba
[03/15 14:29:51   4062] <CMD> setDrawView ameba
[03/15 14:29:51   4062] <CMD> setDrawView ameba
[03/15 14:29:52   4062] <CMD> setDrawView fplan
[03/15 14:29:54   4063] <CMD> setDrawView ameba
[03/15 14:29:55   4063] <CMD> setDrawView fplan
[03/15 14:29:56   4063] <CMD> setDrawView fplan
[03/15 14:30:04   4064] <CMD> setDrawView ameba
[03/15 14:30:09   4065] <CMD> setDrawView place
[03/15 14:30:34   4069] <CMD> setDrawView ameba
[03/15 14:30:35   4069] <CMD> setDrawView fplan
[03/15 14:30:38   4069] <CMD> setDrawView place
[03/15 14:30:56   4072] <CMD> setDrawView ameba
[03/15 14:31:04   4074] <CMD> setDrawView place
[03/15 14:32:29   4088] <CMD> saveDesign finalStep.enc
[03/15 14:32:29   4088] The in-memory database contained RC information but was not saved. To save 
[03/15 14:32:29   4088] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/15 14:32:29   4088] so it should only be saved when it is really desired.
[03/15 14:32:29   4088] Writing Netlist "finalStep.enc.dat/core.v.gz" ...
[03/15 14:32:29   4088] Saving AAE Data ...
[03/15 14:32:29   4088] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/15 14:32:30   4088] Saving scheduling_file.cts.5240 in finalStep.enc.dat/scheduling_file.cts
[03/15 14:32:30   4088] Saving preference file finalStep.enc.dat/gui.pref.tcl ...
[03/15 14:32:30   4088] Saving mode setting ...
[03/15 14:32:30   4089] Saving global file ...
[03/15 14:32:30   4089] Saving floorplan file ...
[03/15 14:32:30   4089] Saving Drc markers ...
[03/15 14:32:30   4089] ... 8 markers are saved ...
[03/15 14:32:30   4089] ... 6 geometry drc markers are saved ...
[03/15 14:32:30   4089] ... 0 antenna drc markers are saved ...
[03/15 14:32:30   4089] Saving placement file ...
[03/15 14:32:30   4089] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1818.1M) ***
[03/15 14:32:30   4089] Saving route file ...
[03/15 14:32:32   4090] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1818.1M) ***
[03/15 14:32:32   4090] Saving DEF file ...
[03/15 14:32:32   4090] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 14:32:32   4090] 
[03/15 14:32:32   4090] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 14:32:32   4090] 
[03/15 14:32:32   4090] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 14:32:33   4090] Generated self-contained design finalStep.enc.dat
[03/15 14:32:33   4090] 
[03/15 14:32:33   4090] *** Summary of all messages that are not suppressed in this session:
[03/15 14:32:33   4090] Severity  ID               Count  Summary                                  
[03/15 14:32:33   4090] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 14:32:33   4090] ERROR     IMPOAX-142           2  %s                                       
[03/15 14:32:33   4090] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/15 14:32:33   4090] *** Message Summary: 1 warning(s), 3 error(s)
[03/15 14:32:33   4090] 
[03/15 14:32:49   4093] <CMD> saveDesign finalStepRC.enc -rc
[03/15 14:32:50   4093] Writing Netlist "finalStepRC.enc.dat/core.v.gz" ...
[03/15 14:32:50   4093] Saving AAE Data ...
[03/15 14:32:50   4093] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/15 14:32:50   4093] Saving scheduling_file.cts.5240 in finalStepRC.enc.dat/scheduling_file.cts
[03/15 14:32:50   4093] Saving preference file finalStepRC.enc.dat/gui.pref.tcl ...
[03/15 14:32:50   4093] Saving mode setting ...
[03/15 14:32:50   4093] Saving global file ...
[03/15 14:32:50   4093] Saving floorplan file ...
[03/15 14:32:50   4094] Saving Drc markers ...
[03/15 14:32:50   4094] ... 8 markers are saved ...
[03/15 14:32:50   4094] ... 6 geometry drc markers are saved ...
[03/15 14:32:50   4094] ... 0 antenna drc markers are saved ...
[03/15 14:32:50   4094] Saving placement file ...
[03/15 14:32:51   4094] *** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=1712.8M) ***
[03/15 14:32:51   4094] Saving route file ...
[03/15 14:32:52   4094] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1712.8M) ***
[03/15 14:32:52   4094] Saving DEF file ...
[03/15 14:32:52   4095] Saving parasitic data in file 'finalStepRC.enc.dat/core.rcdb.d' ...
[03/15 14:32:52   4095] Opening parasitic data file '/tmp/innovus_temp_5240_ieng6-ece-16.ucsd.edu_trhussain_H3S8LQ/core_5240_C4FqJ9.rcdb.d' for content verification.
[03/15 14:32:52   4095] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 14:32:52   4095] 
[03/15 14:32:52   4095] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 14:32:52   4095] 
[03/15 14:32:52   4095] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 14:32:53   4095] Generated self-contained design finalStepRC.enc.dat
[03/15 14:32:53   4095] 
[03/15 14:32:53   4095] *** Summary of all messages that are not suppressed in this session:
[03/15 14:32:53   4095] Severity  ID               Count  Summary                                  
[03/15 14:32:53   4095] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 14:32:53   4095] ERROR     IMPOAX-142           2  %s                                       
[03/15 14:32:53   4095] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/15 14:32:53   4095] *** Message Summary: 1 warning(s), 3 error(s)
[03/15 14:32:53   4095] 
[03/15 15:59:35   4838] 
[03/15 15:59:35   4838] *** Memory Usage v#1 (Current mem = 1712.797M, initial mem = 152.258M) ***
[03/15 15:59:35   4838] 
[03/15 15:59:35   4838] *** Summary of all messages that are not suppressed in this session:
[03/15 15:59:35   4838] Severity  ID               Count  Summary                                  
[03/15 15:59:35   4838] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/15 15:59:35   4838] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/15 15:59:35   4838] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/15 15:59:35   4838] WARNING   IMPOGDS-399          3   Only %d layer(s) (%s) of a %s object is...
[03/15 15:59:35   4838] WARNING   IMPEXT-2710          4  Basic Cap table for layer M%d is ignored...
[03/15 15:59:35   4838] WARNING   IMPEXT-2760          4  Layer M%d specified in the cap table is ...
[03/15 15:59:35   4838] WARNING   IMPEXT-2771          4  Via %s specified in the cap table is ign...
[03/15 15:59:35   4838] WARNING   IMPEXT-2801          4  Resistance values are not provided in th...
[03/15 15:59:35   4838] WARNING   IMPEXT-3442         14  The version of the capacitance table fil...
[03/15 15:59:35   4838] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/15 15:59:35   4838] WARNING   IMPEXT-3503          1  The corner setup has changed in the MMMC...
[03/15 15:59:35   4838] WARNING   IMPEXT-3518          8  The lower process node is set (using com...
[03/15 15:59:35   4838] ERROR     IMPSYT-6245         10  Error %s, while saving MS constraint fil...
[03/15 15:59:35   4838] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/15 15:59:35   4838] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/15 15:59:35   4838] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/15 15:59:35   4838] WARNING   IMPOPT-3080          1  All delay cells are dont_use. Buffers wi...
[03/15 15:59:35   4838] WARNING   IMPOPT-3663          4  Power view is not set. First setup analy...
[03/15 15:59:35   4838] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/15 15:59:35   4838] ERROR     IMPOPT-310           1  Design density (%.2f%%) exceeds/equals l...
[03/15 15:59:35   4838] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/15 15:59:35   4838] WARNING   IMPOPT-3564          4  The following cells are set dont_use tem...
[03/15 15:59:35   4838] ERROR     IMPCCOPT-2048        1  Clock tree extraction failed. Reason %s....
[03/15 15:59:35   4838] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[03/15 15:59:35   4838] ERROR     IMPCCOPT-4254        1  Design must be placed before running '%s...
[03/15 15:59:35   4838] ERROR     IMPOAX-142          23  %s                                       
[03/15 15:59:35   4838] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/15 15:59:35   4838] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/15 15:59:35   4838] WARNING   IMPCTE-104           3  The constraint mode of this inactive vie...
[03/15 15:59:35   4838] WARNING   IMPTCM-70            2  Option "%s" for command %s is obsolete a...
[03/15 15:59:35   4838] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/15 15:59:35   4838] *** Message Summary: 1689 warning(s), 39 error(s)
[03/15 15:59:35   4838] 
[03/15 15:59:35   4838] --- Ending "Innovus" (totcpu=1:20:39, real=2:48:28, mem=1712.8M) ---
