[2025-09-18 08:48:22] START suite=qualcomm_srv trace=srv568_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv568_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2656358 heartbeat IPC: 3.765 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5062731 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5062731 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5062732 heartbeat IPC: 4.156 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13837191 heartbeat IPC: 1.14 cumulative IPC: 1.14 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22272901 heartbeat IPC: 1.185 cumulative IPC: 1.162 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 31115554 heartbeat IPC: 1.131 cumulative IPC: 1.152 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 39871545 heartbeat IPC: 1.142 cumulative IPC: 1.149 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 48520460 heartbeat IPC: 1.156 cumulative IPC: 1.151 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 57386726 heartbeat IPC: 1.128 cumulative IPC: 1.147 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 66207719 heartbeat IPC: 1.134 cumulative IPC: 1.145 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 74798592 heartbeat IPC: 1.164 cumulative IPC: 1.147 (Simulation time: 00 hr 10 min 13 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv568_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 83508558 heartbeat IPC: 1.148 cumulative IPC: 1.147 (Simulation time: 00 hr 11 min 24 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 87137212 cumulative IPC: 1.148 (Simulation time: 00 hr 12 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 87137212 cumulative IPC: 1.148 (Simulation time: 00 hr 12 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv568_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.148 instructions: 100000000 cycles: 87137212
CPU 0 Branch Prediction Accuracy: 91.28% MPKI: 15.4 Average ROB Occupancy at Mispredict: 26.51
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2831
BRANCH_INDIRECT: 0.4157
BRANCH_CONDITIONAL: 12.97
BRANCH_DIRECT_CALL: 0.7128
BRANCH_INDIRECT_CALL: 0.5107
BRANCH_RETURN: 0.5081


====Backend Stall Breakdown====
ROB_STALL: 154241
LQ_STALL: 0
SQ_STALL: 565112


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 121.52713
REPLAY_LOAD: 73.60131
NON_REPLAY_LOAD: 14.462963

== Total ==
ADDR_TRANS: 15677
REPLAY_LOAD: 11261
NON_REPLAY_LOAD: 127303

== Counts ==
ADDR_TRANS: 129
REPLAY_LOAD: 153
NON_REPLAY_LOAD: 8802

cpu0->cpu0_STLB TOTAL        ACCESS:    1799574 HIT:    1793915 MISS:       5659 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1799574 HIT:    1793915 MISS:       5659 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 214.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8132835 HIT:    6995787 MISS:    1137048 MSHR_MERGE:      85386
cpu0->cpu0_L2C LOAD         ACCESS:    6307833 HIT:    5468240 MISS:     839593 MSHR_MERGE:      15495
cpu0->cpu0_L2C RFO          ACCESS:     547908 HIT:     396656 MISS:     151252 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     322526 HIT:     198894 MISS:     123632 MSHR_MERGE:      69891
cpu0->cpu0_L2C WRITE        ACCESS:     944152 HIT:     930713 MISS:      13439 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10416 HIT:       1284 MISS:       9132 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     362058 ISSUED:     200780 USEFUL:      12176 USELESS:      11268
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.13 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14481976 HIT:    8057675 MISS:    6424301 MSHR_MERGE:    1527770
cpu0->cpu0_L1I LOAD         ACCESS:   14481976 HIT:    8057675 MISS:    6424301 MSHR_MERGE:    1527770
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.85 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30548154 HIT:   26928847 MISS:    3619307 MSHR_MERGE:    1498024
cpu0->cpu0_L1D LOAD         ACCESS:   16935603 HIT:   15164340 MISS:    1771263 MSHR_MERGE:     359954
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     571833 HIT:     337966 MISS:     233867 MSHR_MERGE:      82224
cpu0->cpu0_L1D WRITE        ACCESS:   13028949 HIT:   11425204 MISS:    1603745 MSHR_MERGE:    1055830
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11769 HIT:       1337 MISS:      10432 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:     814139 ISSUED:     571828 USEFUL:      30057 USELESS:      41444
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12105469 HIT:   10357882 MISS:    1747587 MSHR_MERGE:     876065
cpu0->cpu0_ITLB LOAD         ACCESS:   12105469 HIT:   10357882 MISS:    1747587 MSHR_MERGE:     876065
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.157 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28380214 HIT:   27147085 MISS:    1233129 MSHR_MERGE:     305077
cpu0->cpu0_DTLB LOAD         ACCESS:   28380214 HIT:   27147085 MISS:    1233129 MSHR_MERGE:     305077
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.169 cycles
cpu0->LLC TOTAL        ACCESS:    1261197 HIT:    1181357 MISS:      79840 MSHR_MERGE:       2329
cpu0->LLC LOAD         ACCESS:     824096 HIT:     799747 MISS:      24349 MSHR_MERGE:        302
cpu0->LLC RFO          ACCESS:     151252 HIT:     114742 MISS:      36510 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      53741 HIT:      39673 MISS:      14068 MSHR_MERGE:       2027
cpu0->LLC WRITE        ACCESS:     222976 HIT:     222682 MISS:        294 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9132 HIT:       4513 MISS:       4619 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4248
  ROW_BUFFER_MISS:      72961
  AVG DBUS CONGESTED CYCLE: 3.639
Channel 0 WQ ROW_BUFFER_HIT:       1676
  ROW_BUFFER_MISS:      34006
  FULL:          0
Channel 0 REFRESHES ISSUED:       7262

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       531458       424919        82647         4875
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          373          348          242
  STLB miss resolved @ L2C                0          215          297          599          181
  STLB miss resolved @ LLC                0          322          711         2202          965
  STLB miss resolved @ MEM                0            3          347         2068         2495

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154100        52490      1166361       120550          598
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6          239          172           47
  STLB miss resolved @ L2C                0          212          288          100            7
  STLB miss resolved @ LLC                0           75          278          572          102
  STLB miss resolved @ MEM                0            0          113          338          190
[2025-09-18 09:00:58] END   suite=qualcomm_srv trace=srv568_ap (rc=0)
