Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 14 20:50:49 2019
| Host         : Arthur-Desk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file W:/PCR/PingPongLED_RTL/timing_report.txt
| Design       : TopLevel
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Display_i/ClockDivider_i/clock_reg/Q (HIGH)

Display_i/Mux7SEG_i/sel_reg[0]/C
Display_i/Mux7SEG_i/sel_reg[1]/C
Display_i/ShiftRight_i/anado_reg[0]/C
Display_i/ShiftRight_i/anado_reg[1]/C
Display_i/ShiftRight_i/anado_reg[2]/C
Display_i/ShiftRight_i/anado_reg[3]/C

 There are 16 register/latch pins with no clock driven by root clock pin: PingPongLED_RTL_i/ClockDivider_ii/clock_reg/Q (HIGH)

PingPongLED_RTL_i/reg_ball_reg[0]/C
PingPongLED_RTL_i/reg_ball_reg[10]/C
PingPongLED_RTL_i/reg_ball_reg[11]/C
PingPongLED_RTL_i/reg_ball_reg[12]/C
PingPongLED_RTL_i/reg_ball_reg[13]/C
PingPongLED_RTL_i/reg_ball_reg[14]/C
PingPongLED_RTL_i/reg_ball_reg[15]/C
PingPongLED_RTL_i/reg_ball_reg[1]/C
PingPongLED_RTL_i/reg_ball_reg[2]/C
PingPongLED_RTL_i/reg_ball_reg[3]/C
PingPongLED_RTL_i/reg_ball_reg[4]/C
PingPongLED_RTL_i/reg_ball_reg[5]/C
PingPongLED_RTL_i/reg_ball_reg[6]/C
PingPongLED_RTL_i/reg_ball_reg[7]/C
PingPongLED_RTL_i/reg_ball_reg[8]/C
PingPongLED_RTL_i/reg_ball_reg[9]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

Display_i/Mux7SEG_i/sel_reg[0]/CLR
Display_i/Mux7SEG_i/sel_reg[0]/D
Display_i/Mux7SEG_i/sel_reg[1]/CLR
Display_i/Mux7SEG_i/sel_reg[1]/D
Display_i/ShiftRight_i/anado_reg[0]/CLR
Display_i/ShiftRight_i/anado_reg[0]/D
Display_i/ShiftRight_i/anado_reg[1]/D
Display_i/ShiftRight_i/anado_reg[1]/PRE
Display_i/ShiftRight_i/anado_reg[2]/D
Display_i/ShiftRight_i/anado_reg[2]/PRE
Display_i/ShiftRight_i/anado_reg[3]/D
Display_i/ShiftRight_i/anado_reg[3]/PRE
PingPongLED_RTL_i/reg_ball_reg[0]/CLR
PingPongLED_RTL_i/reg_ball_reg[0]/D
PingPongLED_RTL_i/reg_ball_reg[10]/CLR
PingPongLED_RTL_i/reg_ball_reg[10]/D
PingPongLED_RTL_i/reg_ball_reg[11]/CLR
PingPongLED_RTL_i/reg_ball_reg[11]/D
PingPongLED_RTL_i/reg_ball_reg[12]/CLR
PingPongLED_RTL_i/reg_ball_reg[12]/D
PingPongLED_RTL_i/reg_ball_reg[13]/CLR
PingPongLED_RTL_i/reg_ball_reg[13]/D
PingPongLED_RTL_i/reg_ball_reg[14]/CLR
PingPongLED_RTL_i/reg_ball_reg[14]/D
PingPongLED_RTL_i/reg_ball_reg[15]/CLR
PingPongLED_RTL_i/reg_ball_reg[15]/D
PingPongLED_RTL_i/reg_ball_reg[1]/D
PingPongLED_RTL_i/reg_ball_reg[1]/PRE
PingPongLED_RTL_i/reg_ball_reg[2]/CLR
PingPongLED_RTL_i/reg_ball_reg[2]/D
PingPongLED_RTL_i/reg_ball_reg[3]/CLR
PingPongLED_RTL_i/reg_ball_reg[3]/D
PingPongLED_RTL_i/reg_ball_reg[4]/CLR
PingPongLED_RTL_i/reg_ball_reg[4]/D
PingPongLED_RTL_i/reg_ball_reg[5]/CLR
PingPongLED_RTL_i/reg_ball_reg[5]/D
PingPongLED_RTL_i/reg_ball_reg[6]/CLR
PingPongLED_RTL_i/reg_ball_reg[6]/D
PingPongLED_RTL_i/reg_ball_reg[7]/CLR
PingPongLED_RTL_i/reg_ball_reg[7]/D
PingPongLED_RTL_i/reg_ball_reg[8]/CLR
PingPongLED_RTL_i/reg_ball_reg[8]/D
PingPongLED_RTL_i/reg_ball_reg[9]/CLR
PingPongLED_RTL_i/reg_ball_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                  185        0.144        0.000                      0                  185        7.374        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 7.874}      15.748          63.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.001        0.000                      0                  108        0.144        0.000                      0                  108        7.374        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              9.450        0.000                      0                   77        2.273        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 PingPongLED_RTL_i/score2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            seg_out[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 4.471ns (52.207%)  route 4.093ns (47.793%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.748 - 15.748 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    PingPongLED_RTL_i/CLK
    SLICE_X61Y31         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  PingPongLED_RTL_i/score2_out_reg[3]/Q
                         net (fo=1, routed)           0.832     6.435    Display_i/Mux7SEG_i/seg_out_OBUF[0]_inst_i_1_0[3]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/I1
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.152     6.587 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.967     7.554    Display_i/Mux7SEG_i/sel0[3]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_1/I0
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.332     7.886 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.295    10.181    seg_out_OBUF[6]
    U7                                                                r  seg_out_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.712 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.712    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
                         clock pessimism              0.000    15.748    
                         clock uncertainty           -0.035    15.713    
                         output delay                -2.000    13.713    
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.712    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 PingPongLED_RTL_i/score2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            seg_out[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 4.712ns (55.087%)  route 3.841ns (44.913%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.748 - 15.748 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    PingPongLED_RTL_i/CLK
    SLICE_X61Y31         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  PingPongLED_RTL_i/score2_out_reg[3]/Q
                         net (fo=1, routed)           0.832     6.435    Display_i/Mux7SEG_i/seg_out_OBUF[0]_inst_i_1_0[3]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/I1
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.152     6.587 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.965     7.552    Display_i/Mux7SEG_i/sel0[3]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[3]_inst_i_1/I0
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.360     7.912 r  Display_i/Mux7SEG_i/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.045     9.957    seg_out_OBUF[3]
    V8                                                                r  seg_out_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.700 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.700    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
                         clock pessimism              0.000    15.748    
                         clock uncertainty           -0.035    15.713    
                         output delay                -2.000    13.713    
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.700    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 PingPongLED_RTL_i/score2_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            seg_out[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 4.671ns (55.610%)  route 3.729ns (44.390%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.748 - 15.748 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.625     5.146    PingPongLED_RTL_i/CLK
    SLICE_X61Y30         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  PingPongLED_RTL_i/score2_out_reg[2]/Q
                         net (fo=1, routed)           0.806     6.408    Display_i/Mux7SEG_i/seg_out_OBUF[0]_inst_i_1_0[2]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_4/I1
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.152     6.560 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     7.398    Display_i/Mux7SEG_i/sel0[2]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[5]_inst_i_1/I1
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.356     7.754 r  Display_i/Mux7SEG_i/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.085     9.839    seg_out_OBUF[5]
    V5                                                                r  seg_out_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.707    13.547 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.547    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
                         clock pessimism              0.000    15.748    
                         clock uncertainty           -0.035    15.713    
                         output delay                -2.000    13.713    
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 PingPongLED_RTL_i/score2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            seg_out[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.295ns  (logic 4.469ns (53.878%)  route 3.826ns (46.122%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.748 - 15.748 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    PingPongLED_RTL_i/CLK
    SLICE_X61Y31         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  PingPongLED_RTL_i/score2_out_reg[3]/Q
                         net (fo=1, routed)           0.832     6.435    Display_i/Mux7SEG_i/seg_out_OBUF[0]_inst_i_1_0[3]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/I1
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.152     6.587 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.960     7.547    Display_i/Mux7SEG_i/sel0[3]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[1]_inst_i_1/I0
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.332     7.879 r  Display_i/Mux7SEG_i/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.034     9.913    seg_out_OBUF[1]
    W6                                                                r  seg_out_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.442 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.442    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
                         clock pessimism              0.000    15.748    
                         clock uncertainty           -0.035    15.713    
                         output delay                -2.000    13.713    
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.442    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 PingPongLED_RTL_i/score2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            seg_out[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 4.475ns (54.318%)  route 3.764ns (45.682%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.748 - 15.748 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    PingPongLED_RTL_i/CLK
    SLICE_X61Y31         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  PingPongLED_RTL_i/score2_out_reg[3]/Q
                         net (fo=1, routed)           0.832     6.435    Display_i/Mux7SEG_i/seg_out_OBUF[0]_inst_i_1_0[3]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/I1
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.152     6.587 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.965     7.552    Display_i/Mux7SEG_i/sel0[3]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[2]_inst_i_1/I0
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.332     7.884 r  Display_i/Mux7SEG_i/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.967     9.851    seg_out_OBUF[2]
    U8                                                                r  seg_out_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.386 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.386    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
                         clock pessimism              0.000    15.748    
                         clock uncertainty           -0.035    15.713    
                         output delay                -2.000    13.713    
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.386    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 PingPongLED_RTL_i/score2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            seg_out[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 4.679ns (56.940%)  route 3.538ns (43.060%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.748 - 15.748 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    PingPongLED_RTL_i/CLK
    SLICE_X61Y31         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  PingPongLED_RTL_i/score2_out_reg[3]/Q
                         net (fo=1, routed)           0.832     6.435    Display_i/Mux7SEG_i/seg_out_OBUF[0]_inst_i_1_0[3]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/I1
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.152     6.587 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.960     7.547    Display_i/Mux7SEG_i/sel0[3]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[0]_inst_i_1/I0
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.358     7.905 r  Display_i/Mux7SEG_i/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.747     9.652    seg_out_OBUF[0]
    W7                                                                r  seg_out_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.364 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.364    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
                         clock pessimism              0.000    15.748    
                         clock uncertainty           -0.035    15.713    
                         output delay                -2.000    13.713    
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.364    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 PingPongLED_RTL_i/score2_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            seg_out[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 4.454ns (55.395%)  route 3.586ns (44.605%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.748 - 15.748 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.625     5.146    PingPongLED_RTL_i/CLK
    SLICE_X61Y30         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  PingPongLED_RTL_i/score2_out_reg[2]/Q
                         net (fo=1, routed)           0.806     6.408    Display_i/Mux7SEG_i/seg_out_OBUF[0]_inst_i_1_0[2]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_4/I1
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.152     6.560 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     7.398    Display_i/Mux7SEG_i/sel0[2]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[4]_inst_i_1/I2
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.326     7.724 r  Display_i/Mux7SEG_i/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.943     9.667    seg_out_OBUF[4]
    U5                                                                r  seg_out_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.186 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.186    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
                         clock pessimism              0.000    15.748    
                         clock uncertainty           -0.035    15.713    
                         output delay                -2.000    13.713    
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             10.140ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/score1_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 1.565ns (25.183%)  route 4.650ns (74.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 20.596 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.020     9.462    PingPongLED_RTL_i/AR[0]
    SLICE_X61Y31                                                      f  PingPongLED_RTL_i/score1_out[3]_i_1/I0
    SLICE_X61Y31         LUT1 (Prop_lut1_I0_O)        0.124     9.586 r  PingPongLED_RTL_i/score1_out[3]_i_1/O
                         net (fo=8, routed)           0.630    10.216    PingPongLED_RTL_i/score1_out[3]_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  PingPongLED_RTL_i/score1_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.507    20.596    PingPongLED_RTL_i/CLK
    SLICE_X61Y29         FDRE                                         r  PingPongLED_RTL_i/score1_out_reg[0]/C
                         clock pessimism              0.000    20.596    
                         clock uncertainty           -0.035    20.561    
    SLICE_X61Y29         FDRE (Setup_fdre_C_CE)      -0.205    20.356    PingPongLED_RTL_i/score1_out_reg[0]
  -------------------------------------------------------------------
                         required time                         20.356    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 10.140    

Slack (MET) :             10.140ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/score1_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 1.565ns (25.183%)  route 4.650ns (74.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 20.596 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.020     9.462    PingPongLED_RTL_i/AR[0]
    SLICE_X61Y31                                                      f  PingPongLED_RTL_i/score1_out[3]_i_1/I0
    SLICE_X61Y31         LUT1 (Prop_lut1_I0_O)        0.124     9.586 r  PingPongLED_RTL_i/score1_out[3]_i_1/O
                         net (fo=8, routed)           0.630    10.216    PingPongLED_RTL_i/score1_out[3]_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  PingPongLED_RTL_i/score1_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.507    20.596    PingPongLED_RTL_i/CLK
    SLICE_X61Y29         FDRE                                         r  PingPongLED_RTL_i/score1_out_reg[1]/C
                         clock pessimism              0.000    20.596    
                         clock uncertainty           -0.035    20.561    
    SLICE_X61Y29         FDRE (Setup_fdre_C_CE)      -0.205    20.356    PingPongLED_RTL_i/score1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         20.356    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 10.140    

Slack (MET) :             10.140ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/score2_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 1.565ns (25.183%)  route 4.650ns (74.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 20.596 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.020     9.462    PingPongLED_RTL_i/AR[0]
    SLICE_X61Y31                                                      f  PingPongLED_RTL_i/score1_out[3]_i_1/I0
    SLICE_X61Y31         LUT1 (Prop_lut1_I0_O)        0.124     9.586 r  PingPongLED_RTL_i/score1_out[3]_i_1/O
                         net (fo=8, routed)           0.630    10.216    PingPongLED_RTL_i/score1_out[3]_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.507    20.596    PingPongLED_RTL_i/CLK
    SLICE_X61Y29         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[1]/C
                         clock pessimism              0.000    20.596    
                         clock uncertainty           -0.035    20.561    
    SLICE_X61Y29         FDRE (Setup_fdre_C_CE)      -0.205    20.356    PingPongLED_RTL_i/score2_out_reg[1]
  -------------------------------------------------------------------
                         required time                         20.356    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 10.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 PingPongLED_RTL_i/score1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/score1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.471    PingPongLED_RTL_i/CLK
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  PingPongLED_RTL_i/score1_reg[1]/Q
                         net (fo=4, routed)           0.099     1.711    PingPongLED_RTL_i/score1_reg__0[1]
    SLICE_X60Y32                                                      r  PingPongLED_RTL_i/score1[2]_i_1/I1
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.048     1.759 r  PingPongLED_RTL_i/score1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.759    PingPongLED_RTL_i/score1[2]_i_1_n_0
    SLICE_X60Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.856     1.983    PingPongLED_RTL_i/CLK
    SLICE_X60Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X60Y32         FDCE (Hold_fdce_C_D)         0.131     1.615    PingPongLED_RTL_i/score1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PingPongLED_RTL_i/score1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/score1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.213%)  route 0.094ns (30.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.471    PingPongLED_RTL_i/CLK
    SLICE_X60Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  PingPongLED_RTL_i/score1_reg[0]/Q
                         net (fo=5, routed)           0.094     1.729    PingPongLED_RTL_i/score1_reg__0[0]
    SLICE_X61Y32                                                      r  PingPongLED_RTL_i/score1[3]_i_2/I0
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.048     1.777 r  PingPongLED_RTL_i/score1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.777    PingPongLED_RTL_i/score1[3]_i_2_n_0
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.856     1.983    PingPongLED_RTL_i/CLK
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.107     1.591    PingPongLED_RTL_i/score1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 PingPongLED_RTL_i/score1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/score1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.471    PingPongLED_RTL_i/CLK
    SLICE_X60Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  PingPongLED_RTL_i/score1_reg[0]/Q
                         net (fo=5, routed)           0.094     1.729    PingPongLED_RTL_i/score1_reg__0[0]
    SLICE_X61Y32                                                      r  PingPongLED_RTL_i/score1[1]_i_1/I0
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.045     1.774 r  PingPongLED_RTL_i/score1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    PingPongLED_RTL_i/score1[1]_i_1_n_0
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.856     1.983    PingPongLED_RTL_i/CLK
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.091     1.575    PingPongLED_RTL_i/score1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 PingPongLED_RTL_i/score2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/score2_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.606%)  route 0.190ns (57.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.471    PingPongLED_RTL_i/CLK
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  PingPongLED_RTL_i/score2_reg[0]/Q
                         net (fo=5, routed)           0.190     1.802    PingPongLED_RTL_i/score2_reg__0[0]
    SLICE_X61Y30         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.854     1.981    PingPongLED_RTL_i/CLK
    SLICE_X61Y30         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[0]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.070     1.573    PingPongLED_RTL_i/score2_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 PingPongLED_RTL_i/score2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/score2_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.848%)  route 0.196ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.471    PingPongLED_RTL_i/CLK
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  PingPongLED_RTL_i/score2_reg[1]/Q
                         net (fo=4, routed)           0.196     1.808    PingPongLED_RTL_i/score2_reg__0[1]
    SLICE_X61Y29         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.853     1.980    PingPongLED_RTL_i/CLK
    SLICE_X61Y29         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.070     1.572    PingPongLED_RTL_i/score2_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 PingPongLED_RTL_i/start_p2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/start_p2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.589     1.472    PingPongLED_RTL_i/CLK
    SLICE_X60Y33         FDCE                                         r  PingPongLED_RTL_i/start_p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  PingPongLED_RTL_i/start_p2_reg/Q
                         net (fo=21, routed)          0.149     1.785    PingPongLED_RTL_i/start_p2_reg_n_0
    SLICE_X60Y33                                                      r  PingPongLED_RTL_i/start_p2_i_1/I0
    SLICE_X60Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  PingPongLED_RTL_i/start_p2_i_1/O
                         net (fo=1, routed)           0.000     1.830    PingPongLED_RTL_i/start_p2_i_1_n_0
    SLICE_X60Y33         FDCE                                         r  PingPongLED_RTL_i/start_p2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.857     1.984    PingPongLED_RTL_i/CLK
    SLICE_X60Y33         FDCE                                         r  PingPongLED_RTL_i/start_p2_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.121     1.593    PingPongLED_RTL_i/start_p2_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 PingPongLED_RTL_i/score1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/score1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.180%)  route 0.193ns (57.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.471    PingPongLED_RTL_i/CLK
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  PingPongLED_RTL_i/score1_reg[1]/Q
                         net (fo=4, routed)           0.193     1.805    PingPongLED_RTL_i/score1_reg__0[1]
    SLICE_X61Y29         FDRE                                         r  PingPongLED_RTL_i/score1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.853     1.980    PingPongLED_RTL_i/CLK
    SLICE_X61Y29         FDRE                                         r  PingPongLED_RTL_i/score1_out_reg[1]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.066     1.548    PingPongLED_RTL_i/score1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Display_i/ClockDivider_i/clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            Display_i/ClockDivider_i/clock_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.586     1.469    Display_i/ClockDivider_i/clock_reg_0
    SLICE_X64Y29         FDCE                                         r  Display_i/ClockDivider_i/clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  Display_i/ClockDivider_i/clock_reg/Q
                         net (fo=7, routed)           0.175     1.808    Display_i/ClockDivider_i/CLK
    SLICE_X64Y29                                                      r  Display_i/ClockDivider_i/clock_i_1__0/I4
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.853 r  Display_i/ClockDivider_i/clock_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    Display_i/ClockDivider_i/clock_i_1__0_n_0
    SLICE_X64Y29         FDCE                                         r  Display_i/ClockDivider_i/clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.855     1.982    Display_i/ClockDivider_i/clock_reg_0
    SLICE_X64Y29         FDCE                                         r  Display_i/ClockDivider_i/clock_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.120     1.589    Display_i/ClockDivider_i/clock_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PingPongLED_RTL_i/ClockDivider_ii/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.585     1.468    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X60Y29         FDPE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDPE (Prop_fdpe_C_Q)         0.164     1.632 f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.807    PingPongLED_RTL_i/ClockDivider_ii/count[0]
    SLICE_X60Y29                                                      f  PingPongLED_RTL_i/ClockDivider_ii/count[0]_i_1/I0
    SLICE_X60Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  PingPongLED_RTL_i/ClockDivider_ii/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    PingPongLED_RTL_i/ClockDivider_ii/count_0[0]
    SLICE_X60Y29         FDPE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.853     1.980    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X60Y29         FDPE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y29         FDPE (Hold_fdpe_C_D)         0.120     1.588    PingPongLED_RTL_i/ClockDivider_ii/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 PingPongLED_RTL_i/score2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/score2_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.911%)  route 0.193ns (60.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.471    PingPongLED_RTL_i/CLK
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  PingPongLED_RTL_i/score2_reg[2]/Q
                         net (fo=4, routed)           0.193     1.792    PingPongLED_RTL_i/score2_reg__0[2]
    SLICE_X61Y30         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.854     1.981    PingPongLED_RTL_i/CLK
    SLICE_X61Y30         FDRE                                         r  PingPongLED_RTL_i/score2_out_reg[2]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.018     1.521    PingPongLED_RTL_i/score2_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.874 }
Period(ns):         15.748
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.748      13.593     BUFGCTRL_X0Y0  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         15.748      14.748     SLICE_X64Y29   Display_i/ClockDivider_i/clock_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         15.748      14.748     SLICE_X64Y29   Display_i/ClockDivider_i/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.748      14.748     SLICE_X64Y31   Display_i/ClockDivider_i/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.748      14.748     SLICE_X64Y31   Display_i/ClockDivider_i/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.748      14.748     SLICE_X64Y31   Display_i/ClockDivider_i/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.748      14.748     SLICE_X64Y32   Display_i/ClockDivider_i/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.748      14.748     SLICE_X62Y32   Display_i/ClockDivider_i/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.748      14.748     SLICE_X62Y32   Display_i/ClockDivider_i/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.748      14.748     SLICE_X62Y32   Display_i/ClockDivider_i/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X64Y29   Display_i/ClockDivider_i/clock_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         7.874       7.374      SLICE_X64Y29   Display_i/ClockDivider_i/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y29   Display_i/ClockDivider_i/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y29   Display_i/ClockDivider_i/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y29   Display_i/ClockDivider_i/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X64Y29   Display_i/ClockDivider_i/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y30   Display_i/ClockDivider_i/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y30   Display_i/ClockDivider_i/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y30   Display_i/ClockDivider_i/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y30   Display_i/ClockDivider_i/count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X64Y32   Display_i/ClockDivider_i/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y32   Display_i/ClockDivider_i/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y32   Display_i/ClockDivider_i/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y32   Display_i/ClockDivider_i/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y33   Display_i/ClockDivider_i/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X61Y33   Display_i/ClockDivider_i/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y33   Display_i/ClockDivider_i/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y33   Display_i/ClockDivider_i/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y34   Display_i/ClockDivider_i/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.874       7.374      SLICE_X62Y34   Display_i/ClockDivider_i/count_reg[22]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.450ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 1.441ns (21.472%)  route 5.271ns (78.528%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 20.602 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         5.271    10.712    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y35         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.513    20.602    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y35         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[25]/C
                         clock pessimism              0.000    20.602    
                         clock uncertainty           -0.035    20.567    
    SLICE_X58Y35         FDCE (Recov_fdce_C_CLR)     -0.405    20.162    PingPongLED_RTL_i/ClockDivider_ii/count_reg[25]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  9.450    

Slack (MET) :             9.450ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 1.441ns (21.472%)  route 5.271ns (78.528%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 20.602 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         5.271    10.712    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y35         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.513    20.602    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y35         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[27]/C
                         clock pessimism              0.000    20.602    
                         clock uncertainty           -0.035    20.567    
    SLICE_X58Y35         FDCE (Recov_fdce_C_CLR)     -0.405    20.162    PingPongLED_RTL_i/ClockDivider_ii/count_reg[27]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  9.450    

Slack (MET) :             9.450ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 1.441ns (21.472%)  route 5.271ns (78.528%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 20.602 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         5.271    10.712    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y35         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.513    20.602    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y35         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[28]/C
                         clock pessimism              0.000    20.602    
                         clock uncertainty           -0.035    20.567    
    SLICE_X58Y35         FDCE (Recov_fdce_C_CLR)     -0.405    20.162    PingPongLED_RTL_i/ClockDivider_ii/count_reg[28]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  9.450    

Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 1.441ns (21.954%)  route 5.124ns (78.046%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 20.602 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         5.124    10.565    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y36         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.513    20.602    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y36         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[29]/C
                         clock pessimism              0.000    20.602    
                         clock uncertainty           -0.035    20.567    
    SLICE_X58Y36         FDCE (Recov_fdce_C_CLR)     -0.405    20.162    PingPongLED_RTL_i/ClockDivider_ii/count_reg[29]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 1.441ns (21.954%)  route 5.124ns (78.046%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 20.602 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         5.124    10.565    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y36         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.513    20.602    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y36         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[30]/C
                         clock pessimism              0.000    20.602    
                         clock uncertainty           -0.035    20.567    
    SLICE_X58Y36         FDCE (Recov_fdce_C_CLR)     -0.405    20.162    PingPongLED_RTL_i/ClockDivider_ii/count_reg[30]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 1.441ns (21.954%)  route 5.124ns (78.046%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 20.602 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         5.124    10.565    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y36         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.513    20.602    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y36         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[31]/C
                         clock pessimism              0.000    20.602    
                         clock uncertainty           -0.035    20.567    
    SLICE_X58Y36         FDCE (Recov_fdce_C_CLR)     -0.405    20.162    PingPongLED_RTL_i/ClockDivider_ii/count_reg[31]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.880ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            Display_i/ClockDivider_i/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.441ns (22.944%)  route 4.841ns (77.056%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 20.602 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.841    10.282    Display_i/ClockDivider_i/AR[0]
    SLICE_X62Y34         FDCE                                         f  Display_i/ClockDivider_i/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.513    20.602    Display_i/ClockDivider_i/clock_reg_0
    SLICE_X62Y34         FDCE                                         r  Display_i/ClockDivider_i/count_reg[21]/C
                         clock pessimism              0.000    20.602    
                         clock uncertainty           -0.035    20.567    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.405    20.162    Display_i/ClockDivider_i/count_reg[21]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  9.880    

Slack (MET) :             9.880ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            Display_i/ClockDivider_i/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.441ns (22.944%)  route 4.841ns (77.056%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 20.602 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.841    10.282    Display_i/ClockDivider_i/AR[0]
    SLICE_X62Y34         FDCE                                         f  Display_i/ClockDivider_i/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.513    20.602    Display_i/ClockDivider_i/clock_reg_0
    SLICE_X62Y34         FDCE                                         r  Display_i/ClockDivider_i/count_reg[22]/C
                         clock pessimism              0.000    20.602    
                         clock uncertainty           -0.035    20.567    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.405    20.162    Display_i/ClockDivider_i/count_reg[22]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  9.880    

Slack (MET) :             9.880ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            Display_i/ClockDivider_i/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.441ns (22.944%)  route 4.841ns (77.056%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 20.602 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.841    10.282    Display_i/ClockDivider_i/AR[0]
    SLICE_X62Y34         FDCE                                         f  Display_i/ClockDivider_i/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.513    20.602    Display_i/ClockDivider_i/clock_reg_0
    SLICE_X62Y34         FDCE                                         r  Display_i/ClockDivider_i/count_reg[23]/C
                         clock pessimism              0.000    20.602    
                         clock uncertainty           -0.035    20.567    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.405    20.162    Display_i/ClockDivider_i/count_reg[23]
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  9.880    

Slack (MET) :             9.887ns  (required time - arrival time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            Display_i/ClockDivider_i/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.748ns  (sys_clk_pin rise@15.748ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 1.441ns (22.964%)  route 4.835ns (77.036%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 20.603 - 15.748 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.835    10.276    Display_i/ClockDivider_i/AR[0]
    SLICE_X62Y36         FDCE                                         f  Display_i/ClockDivider_i/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.748    15.748 r  
    W5                                                0.000    15.748 r  clock_in (IN)
                         net (fo=0)                   0.000    15.748    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.136 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.998    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.089 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.514    20.603    Display_i/ClockDivider_i/clock_reg_0
    SLICE_X62Y36         FDCE                                         r  Display_i/ClockDivider_i/count_reg[29]/C
                         clock pessimism              0.000    20.603    
                         clock uncertainty           -0.035    20.568    
    SLICE_X62Y36         FDCE (Recov_fdce_C_CLR)     -0.405    20.163    Display_i/ClockDivider_i/count_reg[29]
  -------------------------------------------------------------------
                         required time                         20.163    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  9.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.273ns  (arrival time - required time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.371ns (32.294%)  route 2.875ns (67.706%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  reset_in (IN)
                         net (fo=0)                   0.000     3.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         2.875     7.246    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y29         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.624     5.145    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y29         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[1]/C
                         clock pessimism              0.000     5.145    
                         clock uncertainty            0.035     5.181    
    SLICE_X58Y29         FDCE (Remov_fdce_C_CLR)     -0.208     4.973    PingPongLED_RTL_i/ClockDivider_ii/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.973    
                         arrival time                           7.246    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.273ns  (arrival time - required time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.371ns (32.294%)  route 2.875ns (67.706%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  reset_in (IN)
                         net (fo=0)                   0.000     3.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         2.875     7.246    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y29         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.624     5.145    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y29         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[2]/C
                         clock pessimism              0.000     5.145    
                         clock uncertainty            0.035     5.181    
    SLICE_X58Y29         FDCE (Remov_fdce_C_CLR)     -0.208     4.973    PingPongLED_RTL_i/ClockDivider_ii/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.973    
                         arrival time                           7.246    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.273ns  (arrival time - required time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.371ns (32.294%)  route 2.875ns (67.706%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  reset_in (IN)
                         net (fo=0)                   0.000     3.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         2.875     7.246    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y29         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.624     5.145    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y29         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[3]/C
                         clock pessimism              0.000     5.145    
                         clock uncertainty            0.035     5.181    
    SLICE_X58Y29         FDCE (Remov_fdce_C_CLR)     -0.208     4.973    PingPongLED_RTL_i/ClockDivider_ii/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.973    
                         arrival time                           7.246    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.392ns  (arrival time - required time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/clock_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.371ns (31.422%)  route 2.993ns (68.578%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  reset_in (IN)
                         net (fo=0)                   0.000     3.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         2.993     7.364    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y28         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.623     5.144    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y28         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/clock_reg/C
                         clock pessimism              0.000     5.144    
                         clock uncertainty            0.035     5.180    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.208     4.972    PingPongLED_RTL_i/ClockDivider_ii/clock_reg
  -------------------------------------------------------------------
                         required time                         -4.972    
                         arrival time                           7.364    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.407ns  (arrival time - required time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.371ns (31.298%)  route 3.010ns (68.702%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  reset_in (IN)
                         net (fo=0)                   0.000     3.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         3.010     7.381    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y30         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.625     5.146    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y30         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[5]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.182    
    SLICE_X58Y30         FDCE (Remov_fdce_C_CLR)     -0.208     4.974    PingPongLED_RTL_i/ClockDivider_ii/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.974    
                         arrival time                           7.381    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.407ns  (arrival time - required time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.371ns (31.298%)  route 3.010ns (68.702%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  reset_in (IN)
                         net (fo=0)                   0.000     3.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         3.010     7.381    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y30         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.625     5.146    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y30         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[6]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.182    
    SLICE_X58Y30         FDCE (Remov_fdce_C_CLR)     -0.208     4.974    PingPongLED_RTL_i/ClockDivider_ii/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.974    
                         arrival time                           7.381    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.407ns  (arrival time - required time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.371ns (31.298%)  route 3.010ns (68.702%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  reset_in (IN)
                         net (fo=0)                   0.000     3.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         3.010     7.381    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y30         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.625     5.146    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y30         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[7]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.182    
    SLICE_X58Y30         FDCE (Remov_fdce_C_CLR)     -0.208     4.974    PingPongLED_RTL_i/ClockDivider_ii/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.974    
                         arrival time                           7.381    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.407ns  (arrival time - required time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.371ns (31.298%)  route 3.010ns (68.702%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  reset_in (IN)
                         net (fo=0)                   0.000     3.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         3.010     7.381    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y30         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.625     5.146    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y30         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[8]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.035     5.182    
    SLICE_X58Y30         FDCE (Remov_fdce_C_CLR)     -0.208     4.974    PingPongLED_RTL_i/ClockDivider_ii/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.974    
                         arrival time                           7.381    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.541ns  (arrival time - required time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.371ns (30.361%)  route 3.145ns (69.639%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  reset_in (IN)
                         net (fo=0)                   0.000     3.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         3.145     7.516    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y31         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y31         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[10]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.035     5.183    
    SLICE_X58Y31         FDCE (Remov_fdce_C_CLR)     -0.208     4.975    PingPongLED_RTL_i/ClockDivider_ii/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.975    
                         arrival time                           7.516    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.541ns  (arrival time - required time)
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/ClockDivider_ii/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.371ns (30.361%)  route 3.145ns (69.639%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  reset_in (IN)
                         net (fo=0)                   0.000     3.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         3.145     7.516    PingPongLED_RTL_i/ClockDivider_ii/AR[0]
    SLICE_X58Y31         FDCE                                         f  PingPongLED_RTL_i/ClockDivider_ii/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    PingPongLED_RTL_i/ClockDivider_ii/clock_reg_0
    SLICE_X58Y31         FDCE                                         r  PingPongLED_RTL_i/ClockDivider_ii/count_reg[11]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.035     5.183    
    SLICE_X58Y31         FDCE (Remov_fdce_C_CLR)     -0.208     4.975    PingPongLED_RTL_i/ClockDivider_ii/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.975    
                         arrival time                           7.516    
  -------------------------------------------------------------------
                         slack                                  2.541    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 4.022ns (46.501%)  route 4.627ns (53.499%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[8]/C
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  PingPongLED_RTL_i/reg_ball_reg[8]/Q
                         net (fo=3, routed)           4.627     5.145    led_out_OBUF[8]
    V13                                                               r  led_out_OBUF[8]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.649 r  led_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.649    led_out[8]
    V13                                                               r  led_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_i/Mux7SEG_i/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.565ns  (logic 4.471ns (52.204%)  route 4.094ns (47.796%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE                         0.000     0.000 r  Display_i/Mux7SEG_i/sel_reg[1]/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Display_i/Mux7SEG_i/sel_reg[1]/Q
                         net (fo=5, routed)           0.832     1.288    Display_i/Mux7SEG_i/sel[1]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/I2
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.152     1.440 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.967     2.407    Display_i/Mux7SEG_i/sel0[3]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_1/I0
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.332     2.739 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.295     5.034    seg_out_OBUF[6]
    U7                                                                r  seg_out_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.565 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.565    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_i/Mux7SEG_i/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.554ns  (logic 4.712ns (55.084%)  route 3.842ns (44.916%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE                         0.000     0.000 r  Display_i/Mux7SEG_i/sel_reg[1]/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Display_i/Mux7SEG_i/sel_reg[1]/Q
                         net (fo=5, routed)           0.832     1.288    Display_i/Mux7SEG_i/sel[1]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/I2
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.152     1.440 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.965     2.405    Display_i/Mux7SEG_i/sel0[3]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[3]_inst_i_1/I0
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.360     2.765 r  Display_i/Mux7SEG_i/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.045     4.810    seg_out_OBUF[3]
    V8                                                                r  seg_out_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.554 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.554    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_i/Mux7SEG_i/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.452ns  (logic 4.669ns (55.246%)  route 3.783ns (44.754%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE                         0.000     0.000 r  Display_i/Mux7SEG_i/sel_reg[1]/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Display_i/Mux7SEG_i/sel_reg[1]/Q
                         net (fo=5, routed)           0.860     1.316    Display_i/Mux7SEG_i/sel[1]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_4/I2
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.150     1.466 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     2.303    Display_i/Mux7SEG_i/sel0[2]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[5]_inst_i_1/I1
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.356     2.659 r  Display_i/Mux7SEG_i/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.085     4.745    seg_out_OBUF[5]
    V5                                                                r  seg_out_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.707     8.452 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.452    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_i/Mux7SEG_i/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.296ns  (logic 4.469ns (53.874%)  route 3.826ns (46.126%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE                         0.000     0.000 r  Display_i/Mux7SEG_i/sel_reg[1]/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Display_i/Mux7SEG_i/sel_reg[1]/Q
                         net (fo=5, routed)           0.832     1.288    Display_i/Mux7SEG_i/sel[1]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/I2
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.152     1.440 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.960     2.400    Display_i/Mux7SEG_i/sel0[3]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[1]_inst_i_1/I0
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.332     2.732 r  Display_i/Mux7SEG_i/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.034     4.766    seg_out_OBUF[1]
    W6                                                                r  seg_out_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.296 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.296    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_i/Mux7SEG_i/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.239ns  (logic 4.475ns (54.314%)  route 3.764ns (45.686%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE                         0.000     0.000 r  Display_i/Mux7SEG_i/sel_reg[1]/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Display_i/Mux7SEG_i/sel_reg[1]/Q
                         net (fo=5, routed)           0.832     1.288    Display_i/Mux7SEG_i/sel[1]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/I2
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.152     1.440 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.965     2.405    Display_i/Mux7SEG_i/sel0[3]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[2]_inst_i_1/I0
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.332     2.737 r  Display_i/Mux7SEG_i/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.967     4.704    seg_out_OBUF[2]
    U8                                                                r  seg_out_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.239 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.239    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_i/Mux7SEG_i/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 4.679ns (56.935%)  route 3.539ns (43.065%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE                         0.000     0.000 r  Display_i/Mux7SEG_i/sel_reg[1]/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Display_i/Mux7SEG_i/sel_reg[1]/Q
                         net (fo=5, routed)           0.832     1.288    Display_i/Mux7SEG_i/sel[1]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/I2
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.152     1.440 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.960     2.400    Display_i/Mux7SEG_i/sel0[3]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[0]_inst_i_1/I0
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.358     2.758 r  Display_i/Mux7SEG_i/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.747     4.505    seg_out_OBUF[0]
    W7                                                                r  seg_out_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.713     8.218 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.218    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.135ns  (logic 4.024ns (49.469%)  route 4.111ns (50.531%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[6]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  PingPongLED_RTL_i/reg_ball_reg[6]/Q
                         net (fo=3, routed)           4.111     4.629    led_out_OBUF[6]
    U14                                                               r  led_out_OBUF[6]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.135 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.135    led_out[6]
    U14                                                               r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_i/Mux7SEG_i/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.092ns  (logic 4.452ns (55.017%)  route 3.640ns (44.983%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE                         0.000     0.000 r  Display_i/Mux7SEG_i/sel_reg[1]/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Display_i/Mux7SEG_i/sel_reg[1]/Q
                         net (fo=5, routed)           0.860     1.316    Display_i/Mux7SEG_i/sel[1]
    SLICE_X61Y29                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_4/I2
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.150     1.466 r  Display_i/Mux7SEG_i/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     2.303    Display_i/Mux7SEG_i/sel0[2]
    SLICE_X63Y28                                                      r  Display_i/Mux7SEG_i/seg_out_OBUF[4]_inst_i_1/I2
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.326     2.629 r  Display_i/Mux7SEG_i/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.943     4.572    seg_out_OBUF[4]
    U5                                                                r  seg_out_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.092 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.092    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.065ns  (logic 4.032ns (50.002%)  route 4.032ns (49.998%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[5]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  PingPongLED_RTL_i/reg_ball_reg[5]/Q
                         net (fo=3, routed)           4.032     4.550    led_out_OBUF[5]
    U15                                                               r  led_out_OBUF[5]_inst/I
    U15                  OBUF (Prop_obuf_I_O)         3.514     8.065 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.065    led_out[5]
    U15                                                               r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display_i/ShiftRight_i/anado_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_i/ShiftRight_i/anado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.299%)  route 0.185ns (56.701%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE                         0.000     0.000 r  Display_i/ShiftRight_i/anado_reg[0]/C
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Display_i/ShiftRight_i/anado_reg[0]/Q
                         net (fo=2, routed)           0.185     0.326    Display_i/ShiftRight_i/Q[0]
    SLICE_X63Y28         FDPE                                         r  Display_i/ShiftRight_i/anado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_i/ShiftRight_i/anado_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Display_i/ShiftRight_i/anado_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.843%)  route 0.188ns (57.157%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDPE                         0.000     0.000 r  Display_i/ShiftRight_i/anado_reg[3]/C
    SLICE_X63Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Display_i/ShiftRight_i/anado_reg[3]/Q
                         net (fo=2, routed)           0.188     0.329    Display_i/ShiftRight_i/Q[3]
    SLICE_X63Y28         FDCE                                         r  Display_i/ShiftRight_i/anado_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_i/ShiftRight_i/anado_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Display_i/ShiftRight_i/anado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.602%)  route 0.190ns (57.398%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDPE                         0.000     0.000 r  Display_i/ShiftRight_i/anado_reg[1]/C
    SLICE_X63Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Display_i/ShiftRight_i/anado_reg[1]/Q
                         net (fo=2, routed)           0.190     0.331    Display_i/ShiftRight_i/Q[1]
    SLICE_X63Y28         FDPE                                         r  Display_i/ShiftRight_i/anado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/reg_ball_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.246ns (73.224%)  route 0.090ns (26.776%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[2]/C
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  PingPongLED_RTL_i/reg_ball_reg[2]/Q
                         net (fo=3, routed)           0.090     0.238    PingPongLED_RTL_i/Q[2]
    SLICE_X54Y30                                                      r  PingPongLED_RTL_i/reg_ball[3]_i_1/I1
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.098     0.336 r  PingPongLED_RTL_i/reg_ball[3]_i_1/O
                         net (fo=1, routed)           0.000     0.336    PingPongLED_RTL_i/reg_ball[3]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/reg_ball_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.226ns (65.259%)  route 0.120ns (34.741%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.120     0.248    PingPongLED_RTL_i/Q[15]
    SLICE_X65Y31                                                      r  PingPongLED_RTL_i/reg_ball[14]_i_1/I3
    SLICE_X65Y31         LUT5 (Prop_lut5_I3_O)        0.098     0.346 r  PingPongLED_RTL_i/reg_ball[14]_i_1/O
                         net (fo=1, routed)           0.000     0.346    PingPongLED_RTL_i/reg_ball[14]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/reg_ball_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.188%)  route 0.185ns (49.812%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[12]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PingPongLED_RTL_i/reg_ball_reg[12]/Q
                         net (fo=3, routed)           0.185     0.326    PingPongLED_RTL_i/Q[12]
    SLICE_X65Y31                                                      r  PingPongLED_RTL_i/reg_ball[13]_i_1/I1
    SLICE_X65Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.371 r  PingPongLED_RTL_i/reg_ball[13]_i_1/O
                         net (fo=1, routed)           0.000     0.371    PingPongLED_RTL_i/reg_ball[13]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/reg_ball_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.209ns (55.700%)  route 0.166ns (44.300%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[6]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PingPongLED_RTL_i/reg_ball_reg[6]/Q
                         net (fo=3, routed)           0.166     0.330    PingPongLED_RTL_i/Q[6]
    SLICE_X54Y29                                                      r  PingPongLED_RTL_i/reg_ball[7]_i_1/I1
    SLICE_X54Y29         LUT5 (Prop_lut5_I1_O)        0.045     0.375 r  PingPongLED_RTL_i/reg_ball[7]_i_1/O
                         net (fo=1, routed)           0.000     0.375    PingPongLED_RTL_i/reg_ball[7]_i_1_n_0
    SLICE_X54Y29         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/reg_ball_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.209ns (55.343%)  route 0.169ns (44.657%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[5]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PingPongLED_RTL_i/reg_ball_reg[5]/Q
                         net (fo=3, routed)           0.169     0.333    PingPongLED_RTL_i/Q[5]
    SLICE_X54Y29                                                      r  PingPongLED_RTL_i/reg_ball[6]_i_1/I1
    SLICE_X54Y29         LUT5 (Prop_lut5_I1_O)        0.045     0.378 r  PingPongLED_RTL_i/reg_ball[6]_i_1/O
                         net (fo=1, routed)           0.000     0.378    PingPongLED_RTL_i/reg_ball[6]_i_1_n_0
    SLICE_X54Y29         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/reg_ball_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[8]/C
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PingPongLED_RTL_i/reg_ball_reg[8]/Q
                         net (fo=3, routed)           0.175     0.339    PingPongLED_RTL_i/Q[8]
    SLICE_X60Y30                                                      r  PingPongLED_RTL_i/reg_ball[9]_i_1/I1
    SLICE_X60Y30         LUT5 (Prop_lut5_I1_O)        0.045     0.384 r  PingPongLED_RTL_i/reg_ball[9]_i_1/O
                         net (fo=1, routed)           0.000     0.384    PingPongLED_RTL_i/reg_ball[9]_i_1_n_0
    SLICE_X60Y30         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_i/ShiftRight_i/anado_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Display_i/ShiftRight_i/anado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.141ns (36.628%)  route 0.244ns (63.372%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDPE                         0.000     0.000 r  Display_i/ShiftRight_i/anado_reg[2]/C
    SLICE_X63Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Display_i/ShiftRight_i/anado_reg[2]/Q
                         net (fo=2, routed)           0.244     0.385    Display_i/ShiftRight_i/Q[2]
    SLICE_X63Y28         FDPE                                         r  Display_i/ShiftRight_i/anado_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 1.441ns (25.427%)  route 4.227ns (74.573%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.227     9.668    PingPongLED_RTL_i/AR[0]
    SLICE_X65Y31         FDCE                                         f  PingPongLED_RTL_i/reg_ball_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 1.441ns (25.427%)  route 4.227ns (74.573%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.227     9.668    PingPongLED_RTL_i/AR[0]
    SLICE_X65Y31         FDCE                                         f  PingPongLED_RTL_i/reg_ball_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 1.441ns (25.427%)  route 4.227ns (74.573%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.227     9.668    PingPongLED_RTL_i/AR[0]
    SLICE_X65Y31         FDCE                                         f  PingPongLED_RTL_i/reg_ball_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 1.441ns (25.427%)  route 4.227ns (74.573%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.227     9.668    PingPongLED_RTL_i/AR[0]
    SLICE_X65Y31         FDCE                                         f  PingPongLED_RTL_i/reg_ball_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 1.441ns (25.427%)  route 4.227ns (74.573%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.227     9.668    PingPongLED_RTL_i/AR[0]
    SLICE_X65Y31         FDCE                                         f  PingPongLED_RTL_i/reg_ball_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.513ns  (logic 1.441ns (26.145%)  route 4.071ns (73.855%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         4.071     9.513    PingPongLED_RTL_i/AR[0]
    SLICE_X65Y30         FDCE                                         f  PingPongLED_RTL_i/reg_ball_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            Display_i/Mux7SEG_i/sel_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.336ns  (logic 1.441ns (27.011%)  route 3.895ns (72.989%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         3.895     9.336    Display_i/Mux7SEG_i/AR[0]
    SLICE_X63Y29         FDCE                                         f  Display_i/Mux7SEG_i/sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            Display_i/Mux7SEG_i/sel_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.336ns  (logic 1.441ns (27.011%)  route 3.895ns (72.989%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         3.895     9.336    Display_i/Mux7SEG_i/AR[0]
    SLICE_X63Y29         FDCE                                         f  Display_i/Mux7SEG_i/sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.249ns  (logic 1.441ns (27.459%)  route 3.808ns (72.541%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         3.808     9.249    PingPongLED_RTL_i/AR[0]
    SLICE_X60Y30         FDCE                                         f  PingPongLED_RTL_i/reg_ball_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_in
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.249ns  (logic 1.441ns (27.459%)  route 3.808ns (72.541%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U18                                               0.000     4.000 f  reset_in (IN)
                         net (fo=0)                   0.000     4.000    reset_in
    U18                                                               f  reset_in_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     5.441 f  reset_in_IBUF_inst/O
                         net (fo=100, routed)         3.808     9.249    PingPongLED_RTL_i/AR[0]
    SLICE_X60Y30         FDCE                                         f  PingPongLED_RTL_i/reg_ball_reg[9]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PingPongLED_RTL_i/dir_ball_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.209ns (57.824%)  route 0.152ns (42.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.470    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDPE                                         r  PingPongLED_RTL_i/dir_ball_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  PingPongLED_RTL_i/dir_ball_reg/Q
                         net (fo=17, routed)          0.152     1.787    PingPongLED_RTL_i/dir_ball
    SLICE_X60Y30                                                      r  PingPongLED_RTL_i/reg_ball[9]_i_1/I2
    SLICE_X60Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.832 r  PingPongLED_RTL_i/reg_ball[9]_i_1/O
                         net (fo=1, routed)           0.000     1.832    PingPongLED_RTL_i/reg_ball[9]_i_1_n_0
    SLICE_X60Y30         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/dir_ball_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.209ns (57.506%)  route 0.154ns (42.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.470    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDPE                                         r  PingPongLED_RTL_i/dir_ball_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  PingPongLED_RTL_i/dir_ball_reg/Q
                         net (fo=17, routed)          0.154     1.789    PingPongLED_RTL_i/dir_ball
    SLICE_X60Y30                                                      r  PingPongLED_RTL_i/reg_ball[8]_i_1/I2
    SLICE_X60Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  PingPongLED_RTL_i/reg_ball[8]_i_1/O
                         net (fo=1, routed)           0.000     1.834    PingPongLED_RTL_i/reg_ball[8]_i_1_n_0
    SLICE_X60Y30         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/start_p1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.193%)  route 0.184ns (46.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.470    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDCE                                         r  PingPongLED_RTL_i/start_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 f  PingPongLED_RTL_i/start_p1_reg/Q
                         net (fo=19, routed)          0.184     1.818    PingPongLED_RTL_i/start_p1_reg_n_0
    SLICE_X65Y31                                                      f  PingPongLED_RTL_i/reg_ball[14]_i_1/I4
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.863 r  PingPongLED_RTL_i/reg_ball[14]_i_1/O
                         net (fo=1, routed)           0.000     1.863    PingPongLED_RTL_i/reg_ball[14]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/start_p1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.790%)  route 0.187ns (47.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.470    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDCE                                         r  PingPongLED_RTL_i/start_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 f  PingPongLED_RTL_i/start_p1_reg/Q
                         net (fo=19, routed)          0.187     1.821    PingPongLED_RTL_i/start_p1_reg_n_0
    SLICE_X65Y31                                                      f  PingPongLED_RTL_i/reg_ball[10]_i_1/I4
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.866 r  PingPongLED_RTL_i/reg_ball[10]_i_1/O
                         net (fo=1, routed)           0.000     1.866    PingPongLED_RTL_i/reg_ball[10]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/dir_ball_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.209ns (50.683%)  route 0.203ns (49.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.470    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDPE                                         r  PingPongLED_RTL_i/dir_ball_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  PingPongLED_RTL_i/dir_ball_reg/Q
                         net (fo=17, routed)          0.203     1.837    PingPongLED_RTL_i/dir_ball
    SLICE_X65Y31                                                      r  PingPongLED_RTL_i/reg_ball[12]_i_1/I2
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.882 r  PingPongLED_RTL_i/reg_ball[12]_i_1/O
                         net (fo=1, routed)           0.000     1.882    PingPongLED_RTL_i/reg_ball[12]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/dir_ball_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.209ns (50.560%)  route 0.204ns (49.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.470    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDPE                                         r  PingPongLED_RTL_i/dir_ball_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  PingPongLED_RTL_i/dir_ball_reg/Q
                         net (fo=17, routed)          0.204     1.838    PingPongLED_RTL_i/dir_ball
    SLICE_X65Y31                                                      r  PingPongLED_RTL_i/reg_ball[13]_i_1/I2
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.883 r  PingPongLED_RTL_i/reg_ball[13]_i_1/O
                         net (fo=1, routed)           0.000     1.883    PingPongLED_RTL_i/reg_ball[13]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/dir_ball_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.213ns (51.034%)  route 0.204ns (48.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.470    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDPE                                         r  PingPongLED_RTL_i/dir_ball_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  PingPongLED_RTL_i/dir_ball_reg/Q
                         net (fo=17, routed)          0.204     1.838    PingPongLED_RTL_i/dir_ball
    SLICE_X65Y31                                                      r  PingPongLED_RTL_i/reg_ball[15]_i_1/I0
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.049     1.887 r  PingPongLED_RTL_i/reg_ball[15]_i_1/O
                         net (fo=1, routed)           0.000     1.887    PingPongLED_RTL_i/reg_ball[15]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/start_p2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.209ns (40.220%)  route 0.311ns (59.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.589     1.472    PingPongLED_RTL_i/CLK
    SLICE_X60Y33         FDCE                                         r  PingPongLED_RTL_i/start_p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     1.636 f  PingPongLED_RTL_i/start_p2_reg/Q
                         net (fo=21, routed)          0.311     1.947    PingPongLED_RTL_i/start_p2_reg_n_0
    SLICE_X65Y30                                                      f  PingPongLED_RTL_i/reg_ball[11]_i_1/I0
    SLICE_X65Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.992 r  PingPongLED_RTL_i/reg_ball[11]_i_1/O
                         net (fo=1, routed)           0.000     1.992    PingPongLED_RTL_i/reg_ball[11]_i_1_n_0
    SLICE_X65Y30         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/dir_ball_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.209ns (35.041%)  route 0.387ns (64.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.470    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDPE                                         r  PingPongLED_RTL_i/dir_ball_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  PingPongLED_RTL_i/dir_ball_reg/Q
                         net (fo=17, routed)          0.387     2.022    PingPongLED_RTL_i/dir_ball
    SLICE_X54Y30                                                      r  PingPongLED_RTL_i/reg_ball[1]_i_1/I2
    SLICE_X54Y30         LUT5 (Prop_lut5_I2_O)        0.045     2.067 r  PingPongLED_RTL_i/reg_ball[1]_i_1/O
                         net (fo=1, routed)           0.000     2.067    PingPongLED_RTL_i/reg_ball[1]_i_1_n_0
    SLICE_X54Y30         FDPE                                         r  PingPongLED_RTL_i/reg_ball_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PingPongLED_RTL_i/start_p1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Destination:            PingPongLED_RTL_i/reg_ball_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.634ns  (logic 0.209ns (32.969%)  route 0.425ns (67.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.587     1.470    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDCE                                         r  PingPongLED_RTL_i/start_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  PingPongLED_RTL_i/start_p1_reg/Q
                         net (fo=19, routed)          0.425     2.059    PingPongLED_RTL_i/start_p1_reg_n_0
    SLICE_X54Y30                                                      r  PingPongLED_RTL_i/reg_ball[0]_i_1/I0
    SLICE_X54Y30         LUT4 (Prop_lut4_I0_O)        0.045     2.104 r  PingPongLED_RTL_i/reg_ball[0]_i_1/O
                         net (fo=1, routed)           0.000     2.104    PingPongLED_RTL_i/reg_ball[0]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  PingPongLED_RTL_i/reg_ball_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/dir_ball_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 0.766ns (29.820%)  route 1.803ns (70.180%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[0]/C
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  PingPongLED_RTL_i/reg_ball_reg[0]/Q
                         net (fo=5, routed)           1.133     1.651    PingPongLED_RTL_i/Q[0]
    SLICE_X60Y31                                                      r  PingPongLED_RTL_i/dir_ball_i_2/I2
    SLICE_X60Y31         LUT3 (Prop_lut3_I2_O)        0.124     1.775 r  PingPongLED_RTL_i/dir_ball_i_2/O
                         net (fo=1, routed)           0.669     2.445    PingPongLED_RTL_i/start_p14_in
    SLICE_X60Y31                                                      r  PingPongLED_RTL_i/dir_ball_i_1/I0
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124     2.569 r  PingPongLED_RTL_i/dir_ball_i_1/O
                         net (fo=1, routed)           0.000     2.569    PingPongLED_RTL_i/dir_ball_i_1_n_0
    SLICE_X60Y31         FDPE                                         r  PingPongLED_RTL_i/dir_ball_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.508     4.849    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDPE                                         r  PingPongLED_RTL_i/dir_ball_reg/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.429ns  (logic 0.642ns (26.436%)  route 1.787ns (73.564%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[0]/C
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  PingPongLED_RTL_i/reg_ball_reg[0]/Q
                         net (fo=5, routed)           1.239     1.757    PingPongLED_RTL_i/Q[0]
    SLICE_X60Y31                                                      r  PingPongLED_RTL_i/score2[3]_i_1/I3
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.124     1.881 r  PingPongLED_RTL_i/score2[3]_i_1/O
                         net (fo=4, routed)           0.547     2.429    PingPongLED_RTL_i/score2
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509     4.850    PingPongLED_RTL_i/CLK
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[0]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.429ns  (logic 0.642ns (26.436%)  route 1.787ns (73.564%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[0]/C
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  PingPongLED_RTL_i/reg_ball_reg[0]/Q
                         net (fo=5, routed)           1.239     1.757    PingPongLED_RTL_i/Q[0]
    SLICE_X60Y31                                                      r  PingPongLED_RTL_i/score2[3]_i_1/I3
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.124     1.881 r  PingPongLED_RTL_i/score2[3]_i_1/O
                         net (fo=4, routed)           0.547     2.429    PingPongLED_RTL_i/score2
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509     4.850    PingPongLED_RTL_i/CLK
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[1]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.429ns  (logic 0.642ns (26.436%)  route 1.787ns (73.564%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[0]/C
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  PingPongLED_RTL_i/reg_ball_reg[0]/Q
                         net (fo=5, routed)           1.239     1.757    PingPongLED_RTL_i/Q[0]
    SLICE_X60Y31                                                      r  PingPongLED_RTL_i/score2[3]_i_1/I3
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.124     1.881 r  PingPongLED_RTL_i/score2[3]_i_1/O
                         net (fo=4, routed)           0.547     2.429    PingPongLED_RTL_i/score2
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509     4.850    PingPongLED_RTL_i/CLK
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[2]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.429ns  (logic 0.642ns (26.436%)  route 1.787ns (73.564%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[0]/C
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  PingPongLED_RTL_i/reg_ball_reg[0]/Q
                         net (fo=5, routed)           1.239     1.757    PingPongLED_RTL_i/Q[0]
    SLICE_X60Y31                                                      r  PingPongLED_RTL_i/score2[3]_i_1/I3
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.124     1.881 r  PingPongLED_RTL_i/score2[3]_i_1/O
                         net (fo=4, routed)           0.547     2.429    PingPongLED_RTL_i/score2
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509     4.850    PingPongLED_RTL_i/CLK
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[3]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.826ns  (logic 0.715ns (39.167%)  route 1.111ns (60.833%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.504     0.923    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y32                                                      r  PingPongLED_RTL_i/score1[3]_i_1/I2
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.296     1.219 r  PingPongLED_RTL_i/score1[3]_i_1/O
                         net (fo=4, routed)           0.607     1.826    PingPongLED_RTL_i/score1[3]_i_1_n_0
    SLICE_X60Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.510     4.851    PingPongLED_RTL_i/CLK
    SLICE_X60Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[0]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.826ns  (logic 0.715ns (39.167%)  route 1.111ns (60.833%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.504     0.923    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y32                                                      r  PingPongLED_RTL_i/score1[3]_i_1/I2
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.296     1.219 r  PingPongLED_RTL_i/score1[3]_i_1/O
                         net (fo=4, routed)           0.607     1.826    PingPongLED_RTL_i/score1[3]_i_1_n_0
    SLICE_X60Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.510     4.851    PingPongLED_RTL_i/CLK
    SLICE_X60Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[2]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/start_p1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.605ns  (logic 0.642ns (39.993%)  route 0.963ns (60.007%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[0]/C
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  PingPongLED_RTL_i/reg_ball_reg[0]/Q
                         net (fo=5, routed)           0.963     1.481    PingPongLED_RTL_i/Q[0]
    SLICE_X60Y31                                                      r  PingPongLED_RTL_i/start_p1_i_1/I3
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.124     1.605 r  PingPongLED_RTL_i/start_p1_i_1/O
                         net (fo=1, routed)           0.000     1.605    PingPongLED_RTL_i/start_p1_i_1_n_0
    SLICE_X60Y31         FDCE                                         r  PingPongLED_RTL_i/start_p1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.508     4.849    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDCE                                         r  PingPongLED_RTL_i/start_p1_reg/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.409ns  (logic 0.715ns (50.753%)  route 0.694ns (49.247%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.504     0.923    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y32                                                      r  PingPongLED_RTL_i/score1[3]_i_1/I2
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.296     1.219 r  PingPongLED_RTL_i/score1[3]_i_1/O
                         net (fo=4, routed)           0.190     1.409    PingPongLED_RTL_i/score1[3]_i_1_n_0
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.510     4.851    PingPongLED_RTL_i/CLK
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[1]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.409ns  (logic 0.715ns (50.753%)  route 0.694ns (49.247%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.504     0.923    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y32                                                      r  PingPongLED_RTL_i/score1[3]_i_1/I2
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.296     1.219 r  PingPongLED_RTL_i/score1[3]_i_1/O
                         net (fo=4, routed)           0.190     1.409    PingPongLED_RTL_i/score1[3]_i_1_n_0
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.510     4.851    PingPongLED_RTL_i/CLK
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.226ns (45.130%)  route 0.275ns (54.870%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.219     0.347    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y32                                                      r  PingPongLED_RTL_i/score1[3]_i_1/I2
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.098     0.445 r  PingPongLED_RTL_i/score1[3]_i_1/O
                         net (fo=4, routed)           0.056     0.501    PingPongLED_RTL_i/score1[3]_i_1_n_0
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.856     1.983    PingPongLED_RTL_i/CLK
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[1]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.226ns (45.130%)  route 0.275ns (54.870%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.219     0.347    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y32                                                      r  PingPongLED_RTL_i/score1[3]_i_1/I2
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.098     0.445 r  PingPongLED_RTL_i/score1[3]_i_1/O
                         net (fo=4, routed)           0.056     0.501    PingPongLED_RTL_i/score1[3]_i_1_n_0
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.856     1.983    PingPongLED_RTL_i/CLK
    SLICE_X61Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[3]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/start_p2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.227%)  route 0.297ns (56.773%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.297     0.425    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y33                                                      r  PingPongLED_RTL_i/start_p2_i_1/I2
    SLICE_X60Y33         LUT3 (Prop_lut3_I2_O)        0.098     0.523 r  PingPongLED_RTL_i/start_p2_i_1/O
                         net (fo=1, routed)           0.000     0.523    PingPongLED_RTL_i/start_p2_i_1_n_0
    SLICE_X60Y33         FDCE                                         r  PingPongLED_RTL_i/start_p2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.857     1.984    PingPongLED_RTL_i/CLK
    SLICE_X60Y33         FDCE                                         r  PingPongLED_RTL_i/start_p2_reg/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/start_p1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.226ns (39.098%)  route 0.352ns (60.902%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.352     0.480    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y31                                                      r  PingPongLED_RTL_i/start_p1_i_1/I5
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.098     0.578 r  PingPongLED_RTL_i/start_p1_i_1/O
                         net (fo=1, routed)           0.000     0.578    PingPongLED_RTL_i/start_p1_i_1_n_0
    SLICE_X60Y31         FDCE                                         r  PingPongLED_RTL_i/start_p1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.855     1.982    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDCE                                         r  PingPongLED_RTL_i/start_p1_reg/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/dir_ball_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.763%)  route 0.357ns (61.237%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.357     0.485    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y31                                                      f  PingPongLED_RTL_i/dir_ball_i_1/I1
    SLICE_X60Y31         LUT5 (Prop_lut5_I1_O)        0.098     0.583 r  PingPongLED_RTL_i/dir_ball_i_1/O
                         net (fo=1, routed)           0.000     0.583    PingPongLED_RTL_i/dir_ball_i_1_n_0
    SLICE_X60Y31         FDPE                                         r  PingPongLED_RTL_i/dir_ball_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.855     1.982    PingPongLED_RTL_i/CLK
    SLICE_X60Y31         FDPE                                         r  PingPongLED_RTL_i/dir_ball_reg/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.226ns (34.634%)  route 0.427ns (65.366%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.219     0.347    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y32                                                      r  PingPongLED_RTL_i/score1[3]_i_1/I2
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.098     0.445 r  PingPongLED_RTL_i/score1[3]_i_1/O
                         net (fo=4, routed)           0.208     0.653    PingPongLED_RTL_i/score1[3]_i_1_n_0
    SLICE_X60Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.856     1.983    PingPongLED_RTL_i/CLK
    SLICE_X60Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[0]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.226ns (34.634%)  route 0.427ns (65.366%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.219     0.347    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y32                                                      r  PingPongLED_RTL_i/score1[3]_i_1/I2
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.098     0.445 r  PingPongLED_RTL_i/score1[3]_i_1/O
                         net (fo=4, routed)           0.208     0.653    PingPongLED_RTL_i/score1[3]_i_1_n_0
    SLICE_X60Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.856     1.983    PingPongLED_RTL_i/CLK
    SLICE_X60Y32         FDCE                                         r  PingPongLED_RTL_i/score1_reg[2]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.226ns (27.191%)  route 0.605ns (72.809%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.415     0.543    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y31                                                      f  PingPongLED_RTL_i/score2[3]_i_1/I0
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.098     0.641 r  PingPongLED_RTL_i/score2[3]_i_1/O
                         net (fo=4, routed)           0.190     0.831    PingPongLED_RTL_i/score2
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.857     1.984    PingPongLED_RTL_i/CLK
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[0]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.226ns (27.191%)  route 0.605ns (72.809%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.415     0.543    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y31                                                      f  PingPongLED_RTL_i/score2[3]_i_1/I0
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.098     0.641 r  PingPongLED_RTL_i/score2[3]_i_1/O
                         net (fo=4, routed)           0.190     0.831    PingPongLED_RTL_i/score2
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.857     1.984    PingPongLED_RTL_i/CLK
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[1]/C

Slack:                    inf
  Source:                 PingPongLED_RTL_i/reg_ball_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PingPongLED_RTL_i/score2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.874ns period=15.748ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.226ns (27.191%)  route 0.605ns (72.809%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  PingPongLED_RTL_i/reg_ball_reg[15]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  PingPongLED_RTL_i/reg_ball_reg[15]/Q
                         net (fo=7, routed)           0.415     0.543    PingPongLED_RTL_i/Q[15]
    SLICE_X60Y31                                                      f  PingPongLED_RTL_i/score2[3]_i_1/I0
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.098     0.641 r  PingPongLED_RTL_i/score2[3]_i_1/O
                         net (fo=4, routed)           0.190     0.831    PingPongLED_RTL_i/score2
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                                                                r  clock_in_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_in_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.857     1.984    PingPongLED_RTL_i/CLK
    SLICE_X62Y31         FDCE                                         r  PingPongLED_RTL_i/score2_reg[2]/C





