<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>gemreg.h source code [netbsd/sys/dev/ic/gemreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="gem_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/gemreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='gemreg.h.html'>gemreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: gemreg.h,v 1.15 2012/07/02 11:23:40 jdc Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (C) 2001 Eduardo Horvath.</i></td></tr>
<tr><th id="6">6</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR  ``AS IS'' AND</i></td></tr>
<tr><th id="19">19</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="20">20</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="21">21</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR  BE LIABLE</i></td></tr>
<tr><th id="22">22</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="23">23</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="24">24</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="25">25</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="26">26</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="27">27</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="28">28</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="29">29</th><td><i> *</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span>	<span class="macro" data-ref="_M/_IF_GEMREG_H">_IF_GEMREG_H</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_IF_GEMREG_H" data-ref="_M/_IF_GEMREG_H">_IF_GEMREG_H</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Register definitions for Sun GEM Gigabit Ethernet</i></td></tr>
<tr><th id="37">37</th><td><i> * See `GEM Gigabit Ethernet ASIC Specification'</i></td></tr>
<tr><th id="38">38</th><td><i> *   <a href="http://www.sun.com/processors/manuals/ge.pdf">http://www.sun.com/processors/manuals/ge.pdf</a></i></td></tr>
<tr><th id="39">39</th><td><i> * and `Sbus GEM Specification'</i></td></tr>
<tr><th id="40">40</th><td><i> *  <a href="http://mediacast.sun.com/users/Barton808/media/gem_sbus-1.pdf">http://mediacast.sun.com/users/Barton808/media/gem_sbus-1.pdf</a></i></td></tr>
<tr><th id="41">41</th><td><i> * section 3.1.3 GEM Register Space</i></td></tr>
<tr><th id="42">42</th><td><i> */</i></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/*</i></td></tr>
<tr><th id="45">45</th><td><i> * Global Resources</i></td></tr>
<tr><th id="46">46</th><td><i> * Section 3.1.4.1</i></td></tr>
<tr><th id="47">47</th><td><i> *</i></td></tr>
<tr><th id="48">48</th><td><i> * First bank: this registers live at the start of the PCI</i></td></tr>
<tr><th id="49">49</th><td><i> * mapping, and at the start of the second bank of the SBus</i></td></tr>
<tr><th id="50">50</th><td><i> * version.</i></td></tr>
<tr><th id="51">51</th><td><i> */</i></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/GEM_SEB_STATE" data-ref="_M/GEM_SEB_STATE">GEM_SEB_STATE</dfn>		0x0000	/* SEB State (R/O) */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/GEM_CONFIG" data-ref="_M/GEM_CONFIG">GEM_CONFIG</dfn>		0x0004	/* Configuration */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/GEM_STATUS" data-ref="_M/GEM_STATUS">GEM_STATUS</dfn>		0x000c	/* Status */</u></td></tr>
<tr><th id="55">55</th><td><i>/* Note: Reading the status register auto-clears bits 0-6 */</i></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTMASK" data-ref="_M/GEM_INTMASK">GEM_INTMASK</dfn>		0x0010	/* Interrupt Mask */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTACK" data-ref="_M/GEM_INTACK">GEM_INTACK</dfn>		0x0014	/* Interrupt Acknowledge (W/O) */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/GEM_STATUS_ALIAS" data-ref="_M/GEM_STATUS_ALIAS">GEM_STATUS_ALIAS</dfn>	0x001c	/* Status Alias */</u></td></tr>
<tr><th id="59">59</th><td><i>/* This is the same as GEM_STATUS but reading it does not auto-clear bits. */</i></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/*</i></td></tr>
<tr><th id="62">62</th><td><i> * Second bank: this registers live at offset 0x1000 of the PCI</i></td></tr>
<tr><th id="63">63</th><td><i> * mapping, and at the start of the first bank of the SBus</i></td></tr>
<tr><th id="64">64</th><td><i> * version.</i></td></tr>
<tr><th id="65">65</th><td><i> */</i></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/GEM_PCI_BANK2_OFFSET" data-ref="_M/GEM_PCI_BANK2_OFFSET">GEM_PCI_BANK2_OFFSET</dfn>	0x1000</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/GEM_PCI_BANK2_SIZE" data-ref="_M/GEM_PCI_BANK2_SIZE">GEM_PCI_BANK2_SIZE</dfn>	0x14</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/GEM_ERROR_STATUS" data-ref="_M/GEM_ERROR_STATUS">GEM_ERROR_STATUS</dfn>	0x0000	/* PCI Error Status */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/GEM_ERROR_MASK" data-ref="_M/GEM_ERROR_MASK">GEM_ERROR_MASK</dfn>		0x0004	/* PCI Error Mask */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/GEM_BIF_CONFIG" data-ref="_M/GEM_BIF_CONFIG">GEM_BIF_CONFIG</dfn>		0x0008	/* PCI BIF Configuration */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/GEM_BIF_DIAG" data-ref="_M/GEM_BIF_DIAG">GEM_BIF_DIAG</dfn>		0x000c	/* PCI BIF Diagnostic */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/GEM_RESET" data-ref="_M/GEM_RESET">GEM_RESET</dfn>		0x0010	/* PCI Software Reset */</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/GEM_SBUS_RESET" data-ref="_M/GEM_SBUS_RESET">GEM_SBUS_RESET</dfn>		0x0000	/* SBus Reset */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/GEM_SBUS_CONFIG" data-ref="_M/GEM_SBUS_CONFIG">GEM_SBUS_CONFIG</dfn>		0x0004	/* SBus Burst-Size Configuration */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/GEM_SBUS_ERROR_STATUS" data-ref="_M/GEM_SBUS_ERROR_STATUS">GEM_SBUS_ERROR_STATUS</dfn>	0x0008	/* SBus Fatal Error */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/GEM_SBUS_REVISION" data-ref="_M/GEM_SBUS_REVISION">GEM_SBUS_REVISION</dfn>	0x000c	/* SBus Revision */</u></td></tr>
<tr><th id="78">78</th><td><i>/*  SBus Software Reset at same offset (0x0010) as PCI Software Reset above */</i></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/*</i></td></tr>
<tr><th id="81">81</th><td><i> * Bits in GEM_SEB_STATE register</i></td></tr>
<tr><th id="82">82</th><td><i> * For diagnostic use</i></td></tr>
<tr><th id="83">83</th><td><i> */</i></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/GEM_SEB_ARB" data-ref="_M/GEM_SEB_ARB">GEM_SEB_ARB</dfn>		0x000000002	/* Arbitration status */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/GEM_SEB_RXWON" data-ref="_M/GEM_SEB_RXWON">GEM_SEB_RXWON</dfn>		0x000000004</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>/*</i></td></tr>
<tr><th id="88">88</th><td><i> * Bits in GEM_CONFIG register</i></td></tr>
<tr><th id="89">89</th><td><i> * Default: 0x00042</i></td></tr>
<tr><th id="90">90</th><td><i> */</i></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/GEM_CONFIG_BURST_64" data-ref="_M/GEM_CONFIG_BURST_64">GEM_CONFIG_BURST_64</dfn>	0x000000000	/* 0-&gt;infinity, 1-&gt;64KB */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/GEM_CONFIG_BURST_INF" data-ref="_M/GEM_CONFIG_BURST_INF">GEM_CONFIG_BURST_INF</dfn>	0x000000001	/* 0-&gt;infinity, 1-&gt;64KB */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/GEM_CONFIG_TXDMA_LIMIT" data-ref="_M/GEM_CONFIG_TXDMA_LIMIT">GEM_CONFIG_TXDMA_LIMIT</dfn>	0x00000003e</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/GEM_CONFIG_RXDMA_LIMIT" data-ref="_M/GEM_CONFIG_RXDMA_LIMIT">GEM_CONFIG_RXDMA_LIMIT</dfn>	0x0000007c0</u></td></tr>
<tr><th id="95">95</th><td><i>/* GEM_CONFIG_RONPAULBIT and GEM_CONFIG_BUG2FIX are Apple only. */</i></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/GEM_CONFIG_RONPAULBIT" data-ref="_M/GEM_CONFIG_RONPAULBIT">GEM_CONFIG_RONPAULBIT</dfn>	0x000000800	/* after infinite burst use</u></td></tr>
<tr><th id="97">97</th><td><u>						 * memory read multiple for</u></td></tr>
<tr><th id="98">98</th><td><u>						 * PCI commands */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/GEM_CONFIG_BUG2FIX" data-ref="_M/GEM_CONFIG_BUG2FIX">GEM_CONFIG_BUG2FIX</dfn>	0x000001000	/* fix RX hang after overflow */</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/GEM_CONFIG_TXDMA_LIMIT_SHIFT" data-ref="_M/GEM_CONFIG_TXDMA_LIMIT_SHIFT">GEM_CONFIG_TXDMA_LIMIT_SHIFT</dfn>	1</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/GEM_CONFIG_RXDMA_LIMIT_SHIFT" data-ref="_M/GEM_CONFIG_RXDMA_LIMIT_SHIFT">GEM_CONFIG_RXDMA_LIMIT_SHIFT</dfn>	6</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/*</i></td></tr>
<tr><th id="106">106</th><td><i> * Interrupt bits, for both the GEM_STATUS and GEM_INTMASK regs.</i></td></tr>
<tr><th id="107">107</th><td><i> * Bits 0-6 auto-clear when read.</i></td></tr>
<tr><th id="108">108</th><td><i> */</i></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_TX_INTME" data-ref="_M/GEM_INTR_TX_INTME">GEM_INTR_TX_INTME</dfn>	0x000000001	/* Frame w/INTME bit set sent */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_TX_EMPTY" data-ref="_M/GEM_INTR_TX_EMPTY">GEM_INTR_TX_EMPTY</dfn>	0x000000002	/* TX ring empty */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_TX_DONE" data-ref="_M/GEM_INTR_TX_DONE">GEM_INTR_TX_DONE</dfn>	0x000000004	/* TX complete */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_RX_DONE" data-ref="_M/GEM_INTR_RX_DONE">GEM_INTR_RX_DONE</dfn>	0x000000010	/* Got a packet */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_RX_NOBUF" data-ref="_M/GEM_INTR_RX_NOBUF">GEM_INTR_RX_NOBUF</dfn>	0x000000020	/* No free receive buffers */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_RX_TAG_ERR" data-ref="_M/GEM_INTR_RX_TAG_ERR">GEM_INTR_RX_TAG_ERR</dfn>	0x000000040	/* RX Tag framing error */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_PERR" data-ref="_M/GEM_INTR_PERR">GEM_INTR_PERR</dfn>		0x000000080	/* Parity error */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_PCS" data-ref="_M/GEM_INTR_PCS">GEM_INTR_PCS</dfn>		0x000002000	/* PCS interrupt */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_TX_MAC" data-ref="_M/GEM_INTR_TX_MAC">GEM_INTR_TX_MAC</dfn>		0x000004000	/* TX MAC interrupt */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_RX_MAC" data-ref="_M/GEM_INTR_RX_MAC">GEM_INTR_RX_MAC</dfn>		0x000008000	/* RX MAC interrupt */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_MAC_CONTROL" data-ref="_M/GEM_INTR_MAC_CONTROL">GEM_INTR_MAC_CONTROL</dfn>	0x000010000	/* MAC control interrupt */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_MIF" data-ref="_M/GEM_INTR_MIF">GEM_INTR_MIF</dfn>		0x000020000	/* MIF interrupt */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/GEM_INTR_BERR" data-ref="_M/GEM_INTR_BERR">GEM_INTR_BERR</dfn>		0x000040000	/* Bus error interrupt */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/GEM_INTR_BITS" data-ref="_M/GEM_INTR_BITS">GEM_INTR_BITS</dfn>	"\177\020"					\</u></td></tr>
<tr><th id="123">123</th><td><u>			"b\0INTME\0b\1TXEMPTY\0b\2TXDONE\0"		\</u></td></tr>
<tr><th id="124">124</th><td><u>			"b\4RXDONE\0b\5RXNOBUF\0b\6RX_TAG_ERR\0"	\</u></td></tr>
<tr><th id="125">125</th><td><u>			"b\xdPCS\0b\xeTXMAC\0b\xfRXMAC\0"		\</u></td></tr>
<tr><th id="126">126</th><td><u>			"b\x10MAC_CONTROL\0b\x11MIF\0b\x12IBERR\0\0"</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/* Top part (bits 19-31) of GEM_STATUS has TX completion information */</i></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/GEM_STATUS_TX_COMPL" data-ref="_M/GEM_STATUS_TX_COMPL">GEM_STATUS_TX_COMPL</dfn>	0xfff800000	/* TX completion reg. */</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/*</i></td></tr>
<tr><th id="133">133</th><td><i> * Bits in GEM_ERROR_STATUS and GEM_ERROR_MASK PCI registers</i></td></tr>
<tr><th id="134">134</th><td><i> */</i></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/GEM_ERROR_STAT_BADACK" data-ref="_M/GEM_ERROR_STAT_BADACK">GEM_ERROR_STAT_BADACK</dfn>	0x000000001	/* No ACK64# */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/GEM_ERROR_STAT_DTRTO" data-ref="_M/GEM_ERROR_STAT_DTRTO">GEM_ERROR_STAT_DTRTO</dfn>	0x000000002	/* Delayed xaction timeout */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/GEM_ERROR_STAT_OTHERS" data-ref="_M/GEM_ERROR_STAT_OTHERS">GEM_ERROR_STAT_OTHERS</dfn>	0x000000004	/* Other PCI errors.  Read PCI</u></td></tr>
<tr><th id="138">138</th><td><u>						   Status Register in PCI</u></td></tr>
<tr><th id="139">139</th><td><u>						   Configuration space */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/GEM_ERROR_BITS" data-ref="_M/GEM_ERROR_BITS">GEM_ERROR_BITS</dfn>		"\177\020b\0ACKBAD\0b\1DTRTO\0b\2OTHER\0\0"</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/*</i></td></tr>
<tr><th id="144">144</th><td><i> * Bits in GEM_SBUS_CONFIG register</i></td></tr>
<tr><th id="145">145</th><td><i> */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/GEM_SBUS_CFG_BSIZE32" data-ref="_M/GEM_SBUS_CFG_BSIZE32">GEM_SBUS_CFG_BSIZE32</dfn>	0x00000001</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/GEM_SBUS_CFG_BSIZE64" data-ref="_M/GEM_SBUS_CFG_BSIZE64">GEM_SBUS_CFG_BSIZE64</dfn>	0x00000002</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/GEM_SBUS_CFG_BSIZE128" data-ref="_M/GEM_SBUS_CFG_BSIZE128">GEM_SBUS_CFG_BSIZE128</dfn>	0x00000004</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/GEM_SBUS_CFG_BMODE64" data-ref="_M/GEM_SBUS_CFG_BMODE64">GEM_SBUS_CFG_BMODE64</dfn>	0x00000008</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/GEM_SBUS_CFG_PARITY" data-ref="_M/GEM_SBUS_CFG_PARITY">GEM_SBUS_CFG_PARITY</dfn>	0x00000200</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>/*</i></td></tr>
<tr><th id="154">154</th><td><i> * Bits in GEM_BIF_CONFIG register</i></td></tr>
<tr><th id="155">155</th><td><i> * Default: 0x0</i></td></tr>
<tr><th id="156">156</th><td><i> */</i></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/GEM_BIF_CONFIG_SLOWCLK" data-ref="_M/GEM_BIF_CONFIG_SLOWCLK">GEM_BIF_CONFIG_SLOWCLK</dfn>	0x000000001	/* Parity error timing */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/GEM_BIF_CONFIG_HOST_64" data-ref="_M/GEM_BIF_CONFIG_HOST_64">GEM_BIF_CONFIG_HOST_64</dfn>	0x000000002	/* 64-bit host */</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/GEM_BIF_CONFIG_B64D_DIS" data-ref="_M/GEM_BIF_CONFIG_B64D_DIS">GEM_BIF_CONFIG_B64D_DIS</dfn>	0x000000004	/* no 64-bit data cycle */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/GEM_BIF_CONFIG_M66EN" data-ref="_M/GEM_BIF_CONFIG_M66EN">GEM_BIF_CONFIG_M66EN</dfn>	0x000000008</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/GEM_BIF_CONFIG_BITS" data-ref="_M/GEM_BIF_CONFIG_BITS">GEM_BIF_CONFIG_BITS</dfn>	"\177\020b\0SLOWCLK\0b\1HOST64\0"	\</u></td></tr>
<tr><th id="162">162</th><td><u>				"b\2B64DIS\0b\3M66EN\0\0"</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i>/*</i></td></tr>
<tr><th id="166">166</th><td><i> * Bits in GEM_BIF_DIAG register</i></td></tr>
<tr><th id="167">167</th><td><i> * Default: 0x00000000</i></td></tr>
<tr><th id="168">168</th><td><i> */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/GEN_BIF_DIAG_PCIBURST" data-ref="_M/GEN_BIF_DIAG_PCIBURST">GEN_BIF_DIAG_PCIBURST</dfn>	0x007f0000	/* PCI Burst Controller state</u></td></tr>
<tr><th id="170">170</th><td><u>						 * machine */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/GEN_BIF_DIAG_STATE" data-ref="_M/GEN_BIF_DIAG_STATE">GEN_BIF_DIAG_STATE</dfn>	0xff000000	/* BIF state machine */</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>/*</i></td></tr>
<tr><th id="174">174</th><td><i> * Bits in GEM_RESET register</i></td></tr>
<tr><th id="175">175</th><td><i> * RESET_TX and RESET_RX self clear when complete.</i></td></tr>
<tr><th id="176">176</th><td><i> */</i></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/GEM_RESET_TX" data-ref="_M/GEM_RESET_TX">GEM_RESET_TX</dfn>		0x000000001	/* Reset TX half */</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/GEM_RESET_RX" data-ref="_M/GEM_RESET_RX">GEM_RESET_RX</dfn>		0x000000002	/* Reset RX half */</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/GEM_RESET_GLOBAL" data-ref="_M/GEM_RESET_GLOBAL">GEM_RESET_GLOBAL</dfn>	0x000000003	/* Global Reset */</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/GEM_RESET_RSTOUT" data-ref="_M/GEM_RESET_RSTOUT">GEM_RESET_RSTOUT</dfn>	0x000000004	/* Force PCI RSTOUT# */</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i>/*</i></td></tr>
<tr><th id="184">184</th><td><i> * TX DMA Programmable Resources</i></td></tr>
<tr><th id="185">185</th><td><i> * Section 3.1.4.2</i></td></tr>
<tr><th id="186">186</th><td><i> * The 53 most significant bits of the Descriptor Base Low/High registers</i></td></tr>
<tr><th id="187">187</th><td><i> * are used as the TX descriptor ring base address.  The ring base must be</i></td></tr>
<tr><th id="188">188</th><td><i> * initialized to a 2KByte-aligned address after power-on or software reset.</i></td></tr>
<tr><th id="189">189</th><td><i> */</i></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_KICK" data-ref="_M/GEM_TX_KICK">GEM_TX_KICK</dfn>		0x2000		/* TX Kick */</u></td></tr>
<tr><th id="191">191</th><td><i>/* Note: Write last valid desc + 1 */</i></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_CONFIG" data-ref="_M/GEM_TX_CONFIG">GEM_TX_CONFIG</dfn>		0x2004		/* TX Configuration */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_RING_PTR_LO" data-ref="_M/GEM_TX_RING_PTR_LO">GEM_TX_RING_PTR_LO</dfn>	0x2008		/* TX Descriptor Base Low */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_RING_PTR_HI" data-ref="_M/GEM_TX_RING_PTR_HI">GEM_TX_RING_PTR_HI</dfn>	0x200c		/* TX Descriptor Base High */</u></td></tr>
<tr><th id="195">195</th><td><i>/*				0x2010		   Reserved */</i></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_FIFO_WR_PTR" data-ref="_M/GEM_TX_FIFO_WR_PTR">GEM_TX_FIFO_WR_PTR</dfn>	0x2014		/* TX FIFO Write Pointer */</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_FIFO_SDWR_PTR" data-ref="_M/GEM_TX_FIFO_SDWR_PTR">GEM_TX_FIFO_SDWR_PTR</dfn>	0x2018		/* TX FIFO Shadow Write Ptr */</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_FIFO_RD_PTR" data-ref="_M/GEM_TX_FIFO_RD_PTR">GEM_TX_FIFO_RD_PTR</dfn>	0x201c		/* TX FIFO Read Pointer */</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_FIFO_SDRD_PTR" data-ref="_M/GEM_TX_FIFO_SDRD_PTR">GEM_TX_FIFO_SDRD_PTR</dfn>	0x2020		/* TX FIFO Shadow Read Ptr */</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_FIFO_PKT_CNT" data-ref="_M/GEM_TX_FIFO_PKT_CNT">GEM_TX_FIFO_PKT_CNT</dfn>	0x2024		/* TX FIFO Packet Counter */</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_STATE_MACHINE" data-ref="_M/GEM_TX_STATE_MACHINE">GEM_TX_STATE_MACHINE</dfn>	0x2028		/* TX State Machine */</u></td></tr>
<tr><th id="202">202</th><td><i>/*				0x202c		   Unknown */</i></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_DATA_PTR_LO" data-ref="_M/GEM_TX_DATA_PTR_LO">GEM_TX_DATA_PTR_LO</dfn>	0x2030		/* TX Data Pointer Low */</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_DATA_PTR_HI" data-ref="_M/GEM_TX_DATA_PTR_HI">GEM_TX_DATA_PTR_HI</dfn>	0x2034		/* TX Data Pointer High */</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_COMPLETION" data-ref="_M/GEM_TX_COMPLETION">GEM_TX_COMPLETION</dfn>	0x2100		/* TX Completion */</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_FIFO_ADDRESS" data-ref="_M/GEM_TX_FIFO_ADDRESS">GEM_TX_FIFO_ADDRESS</dfn>	0x2104		/* TX FIFO Address */</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_FIFO_TAG" data-ref="_M/GEM_TX_FIFO_TAG">GEM_TX_FIFO_TAG</dfn>		0x2108		/* TX FIFO Tag */</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_FIFO_DATA_LO" data-ref="_M/GEM_TX_FIFO_DATA_LO">GEM_TX_FIFO_DATA_LO</dfn>	0x210c		/* TX FIFO Data Low */</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_FIFO_DATA_HI_T1" data-ref="_M/GEM_TX_FIFO_DATA_HI_T1">GEM_TX_FIFO_DATA_HI_T1</dfn>	0x2110		/* TX FIFO Data HighT1 */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_FIFO_DATA_HI_T0" data-ref="_M/GEM_TX_FIFO_DATA_HI_T0">GEM_TX_FIFO_DATA_HI_T0</dfn>	0x2114		/* TX FIFO Data HighT0 */</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_FIFO_SIZE" data-ref="_M/GEM_TX_FIFO_SIZE">GEM_TX_FIFO_SIZE</dfn>	0x2118		/* TX FIFO Size */</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_DEBUG" data-ref="_M/GEM_TX_DEBUG">GEM_TX_DEBUG</dfn>		0x3028</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i>/*</i></td></tr>
<tr><th id="217">217</th><td><i> * Bits in GEM_TX_CONFIG register</i></td></tr>
<tr><th id="218">218</th><td><i> * Default: 0x118c10</i></td></tr>
<tr><th id="219">219</th><td><i> * TX FIFO Threshold should be set to 0x4ff</i></td></tr>
<tr><th id="220">220</th><td><i> */</i></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_CONFIG_TXDMA_EN" data-ref="_M/GEM_TX_CONFIG_TXDMA_EN">GEM_TX_CONFIG_TXDMA_EN</dfn>	0x00000001	/* TX DMA enable */</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_CONFIG_TXRING_SZ" data-ref="_M/GEM_TX_CONFIG_TXRING_SZ">GEM_TX_CONFIG_TXRING_SZ</dfn>	0x0000001e	/* TX ring size */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/GEM_TX_CONFIG_TXFIFO_SL" data-ref="_M/GEM_TX_CONFIG_TXFIFO_SL">GEM_TX_CONFIG_TXFIFO_SL</dfn> 0x00000020	/* TX DMA FIFO PIO select */</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_CONFIG_TXFIFO_TH" data-ref="_M/GEM_TX_CONFIG_TXFIFO_TH">GEM_TX_CONFIG_TXFIFO_TH</dfn>	0x001ffc00	/* TX fifo threshold */</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_CONFIG_PACED" data-ref="_M/GEM_TX_CONFIG_PACED">GEM_TX_CONFIG_PACED</dfn>	0x00200000	/* TX_all_int modifier */</u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/GEM_RING_SZ_32" data-ref="_M/GEM_RING_SZ_32">GEM_RING_SZ_32</dfn>		(0&lt;&lt;1)	/* 32 descriptors */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/GEM_RING_SZ_64" data-ref="_M/GEM_RING_SZ_64">GEM_RING_SZ_64</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/GEM_RING_SZ_128" data-ref="_M/GEM_RING_SZ_128">GEM_RING_SZ_128</dfn>		(2&lt;&lt;1)</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/GEM_RING_SZ_256" data-ref="_M/GEM_RING_SZ_256">GEM_RING_SZ_256</dfn>		(3&lt;&lt;1)</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/GEM_RING_SZ_512" data-ref="_M/GEM_RING_SZ_512">GEM_RING_SZ_512</dfn>		(4&lt;&lt;1)</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/GEM_RING_SZ_1024" data-ref="_M/GEM_RING_SZ_1024">GEM_RING_SZ_1024</dfn>	(5&lt;&lt;1)</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/GEM_RING_SZ_2048" data-ref="_M/GEM_RING_SZ_2048">GEM_RING_SZ_2048</dfn>	(6&lt;&lt;1)</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/GEM_RING_SZ_4096" data-ref="_M/GEM_RING_SZ_4096">GEM_RING_SZ_4096</dfn>	(7&lt;&lt;1)</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/GEM_RING_SZ_8192" data-ref="_M/GEM_RING_SZ_8192">GEM_RING_SZ_8192</dfn>	(8&lt;&lt;1)	/* Default */</u></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/*</i></td></tr>
<tr><th id="239">239</th><td><i> * Bits in GEM_TX_COMPLETION register</i></td></tr>
<tr><th id="240">240</th><td><i> */</i></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/GEM_TX_COMPLETION_MASK" data-ref="_M/GEM_TX_COMPLETION_MASK">GEM_TX_COMPLETION_MASK</dfn>	0x00001fff	/* # of last descriptor */</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i>/*</i></td></tr>
<tr><th id="245">245</th><td><i> * RX DMA Programmable Resources</i></td></tr>
<tr><th id="246">246</th><td><i> * Section 3.1.4.3</i></td></tr>
<tr><th id="247">247</th><td><i> * The 53 most significant bits of the Descriptor Base Low/High registers</i></td></tr>
<tr><th id="248">248</th><td><i> * are used as the RX descriptor ring base address.  The ring base must be</i></td></tr>
<tr><th id="249">249</th><td><i> * initialized to a 2KByte-aligned address after power-on or software reset.</i></td></tr>
<tr><th id="250">250</th><td><i> */</i></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_CONFIG" data-ref="_M/GEM_RX_CONFIG">GEM_RX_CONFIG</dfn>		0x4000		/* RX Configuration */</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_RING_PTR_LO" data-ref="_M/GEM_RX_RING_PTR_LO">GEM_RX_RING_PTR_LO</dfn>	0x4004		/* RX Descriptor Base Low */</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_RING_PTR_HI" data-ref="_M/GEM_RX_RING_PTR_HI">GEM_RX_RING_PTR_HI</dfn>	0x4008		/* RX Descriptor Base High */</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_FIFO_WR_PTR" data-ref="_M/GEM_RX_FIFO_WR_PTR">GEM_RX_FIFO_WR_PTR</dfn>	0x400c		/* RX FIFO Write Pointer */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_FIFO_SDWR_PTR" data-ref="_M/GEM_RX_FIFO_SDWR_PTR">GEM_RX_FIFO_SDWR_PTR</dfn>	0x4010		/* RX FIFO Shadow Write Ptr */</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_FIFO_RD_PTR" data-ref="_M/GEM_RX_FIFO_RD_PTR">GEM_RX_FIFO_RD_PTR</dfn>	0x4014		/* RX FIFO Read Pointer */</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_FIFO_PKT_CNT" data-ref="_M/GEM_RX_FIFO_PKT_CNT">GEM_RX_FIFO_PKT_CNT</dfn>	0x4018		/* RX FIFO Packet Counter */</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_STATE_MACHINE" data-ref="_M/GEM_RX_STATE_MACHINE">GEM_RX_STATE_MACHINE</dfn>	0x401c		/* RX State Machine */</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_PAUSE_THRESH" data-ref="_M/GEM_RX_PAUSE_THRESH">GEM_RX_PAUSE_THRESH</dfn>	0x4020		/* Pause Thresholds */</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_DATA_PTR_LO" data-ref="_M/GEM_RX_DATA_PTR_LO">GEM_RX_DATA_PTR_LO</dfn>	0x4024		/* RX Data Pointer Low */</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_DATA_PTR_HI" data-ref="_M/GEM_RX_DATA_PTR_HI">GEM_RX_DATA_PTR_HI</dfn>	0x4028		/* RX Data Pointer High */</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_KICK" data-ref="_M/GEM_RX_KICK">GEM_RX_KICK</dfn>		0x4100		/* RX Kick */</u></td></tr>
<tr><th id="264">264</th><td><i>/* Note: Write last valid desc + 1.  Must be a multiple of 4 */</i></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_COMPLETION" data-ref="_M/GEM_RX_COMPLETION">GEM_RX_COMPLETION</dfn>	0x4104		/* RX Completion */</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_BLANKING" data-ref="_M/GEM_RX_BLANKING">GEM_RX_BLANKING</dfn>		0x4108		/* RX Blanking */</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_FIFO_ADDRESS" data-ref="_M/GEM_RX_FIFO_ADDRESS">GEM_RX_FIFO_ADDRESS</dfn>	0x410c		/* RX FIFO Address */</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_FIFO_TAG" data-ref="_M/GEM_RX_FIFO_TAG">GEM_RX_FIFO_TAG</dfn>		0x4110		/* RX FIFO Tag */</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_FIFO_DATA_LO" data-ref="_M/GEM_RX_FIFO_DATA_LO">GEM_RX_FIFO_DATA_LO</dfn>	0x4114		/* RX FIFO Data Low */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_FIFO_DATA_HI_T1" data-ref="_M/GEM_RX_FIFO_DATA_HI_T1">GEM_RX_FIFO_DATA_HI_T1</dfn>	0x4118		/* RX FIFO Data HighT0 */</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_FIFO_DATA_HI_T0" data-ref="_M/GEM_RX_FIFO_DATA_HI_T0">GEM_RX_FIFO_DATA_HI_T0</dfn>	0x411c		/* RX FIFO Data HighT1 */</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_FIFO_SIZE" data-ref="_M/GEM_RX_FIFO_SIZE">GEM_RX_FIFO_SIZE</dfn>	0x4120		/* RX FIFO Size */</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><i>/*</i></td></tr>
<tr><th id="276">276</th><td><i> * Bits in GEM_RX_CONFIG register</i></td></tr>
<tr><th id="277">277</th><td><i> * Default: 0x1000010</i></td></tr>
<tr><th id="278">278</th><td><i> */</i></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_CONFIG_RXDMA_EN" data-ref="_M/GEM_RX_CONFIG_RXDMA_EN">GEM_RX_CONFIG_RXDMA_EN</dfn>	0x00000001	/* RX DMA enable */</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_CONFIG_RXRING_SZ" data-ref="_M/GEM_RX_CONFIG_RXRING_SZ">GEM_RX_CONFIG_RXRING_SZ</dfn>	0x0000001e	/* RX ring size */</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_CONFIG_BATCH_DIS" data-ref="_M/GEM_RX_CONFIG_BATCH_DIS">GEM_RX_CONFIG_BATCH_DIS</dfn>	0x00000020	/* desc batching disable */</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_CONFIG_FBOFF" data-ref="_M/GEM_RX_CONFIG_FBOFF">GEM_RX_CONFIG_FBOFF</dfn>	0x00001c00	/* first byte offset */</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_CONFIG_CXM_START" data-ref="_M/GEM_RX_CONFIG_CXM_START">GEM_RX_CONFIG_CXM_START</dfn>	0x000fe000	/* cksum start offset bytes */</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_CONFIG_FIFO_THRS" data-ref="_M/GEM_RX_CONFIG_FIFO_THRS">GEM_RX_CONFIG_FIFO_THRS</dfn>	0x07000000	/* fifo threshold size */</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/GEM_THRSH_64" data-ref="_M/GEM_THRSH_64">GEM_THRSH_64</dfn>	0</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/GEM_THRSH_128" data-ref="_M/GEM_THRSH_128">GEM_THRSH_128</dfn>	1</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/GEM_THRSH_256" data-ref="_M/GEM_THRSH_256">GEM_THRSH_256</dfn>	2</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/GEM_THRSH_512" data-ref="_M/GEM_THRSH_512">GEM_THRSH_512</dfn>	3</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/GEM_THRSH_1024" data-ref="_M/GEM_THRSH_1024">GEM_THRSH_1024</dfn>	4</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/GEM_THRSH_2048" data-ref="_M/GEM_THRSH_2048">GEM_THRSH_2048</dfn>	5</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_CONFIG_FIFO_THRS_SHIFT" data-ref="_M/GEM_RX_CONFIG_FIFO_THRS_SHIFT">GEM_RX_CONFIG_FIFO_THRS_SHIFT</dfn>	24</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_CONFIG_FBOFF_SHFT" data-ref="_M/GEM_RX_CONFIG_FBOFF_SHFT">GEM_RX_CONFIG_FBOFF_SHFT</dfn>	10</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_CONFIG_CXM_START_SHFT" data-ref="_M/GEM_RX_CONFIG_CXM_START_SHFT">GEM_RX_CONFIG_CXM_START_SHFT</dfn>	13</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><i>/* GEM_RX_PAUSE_THRESH register bits -- sizes in multiples of 64 bytes */</i></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_PTH_XOFF_THRESH" data-ref="_M/GEM_RX_PTH_XOFF_THRESH">GEM_RX_PTH_XOFF_THRESH</dfn>	0x000001ff</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_PTH_XON_THRESH" data-ref="_M/GEM_RX_PTH_XON_THRESH">GEM_RX_PTH_XON_THRESH</dfn>	0x001ff000</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i>/* GEM_RX_BLANKING register bits */</i></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_BLANKING_PACKETS" data-ref="_M/GEM_RX_BLANKING_PACKETS">GEM_RX_BLANKING_PACKETS</dfn>	0x000001ff	/* Delay intr for x packets */</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_BLANKING_TIME" data-ref="_M/GEM_RX_BLANKING_TIME">GEM_RX_BLANKING_TIME</dfn>	0x000ff000	/* Delay intr for x ticks */</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/GEM_RX_BLANKING_TIME_SHIFT" data-ref="_M/GEM_RX_BLANKING_TIME_SHIFT">GEM_RX_BLANKING_TIME_SHIFT</dfn> 12</u></td></tr>
<tr><th id="307">307</th><td><i>/* One tick is 2048 PCI clocks, or 16us at 66MHz */</i></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><i>/*</i></td></tr>
<tr><th id="311">311</th><td><i> * MAC Programmable Resources</i></td></tr>
<tr><th id="312">312</th><td><i> * Section 3.1.5</i></td></tr>
<tr><th id="313">313</th><td><i> */</i></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TXRESET" data-ref="_M/GEM_MAC_TXRESET">GEM_MAC_TXRESET</dfn>		0x6000		/* TX MAC Software Reset Cmd */</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RXRESET" data-ref="_M/GEM_MAC_RXRESET">GEM_MAC_RXRESET</dfn>		0x6004		/* RX MAC Software Reset Cmd */</u></td></tr>
<tr><th id="316">316</th><td><i>/* Note: Store 1, cleared when done for TXRESET and RXRESET */</i></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_SEND_PAUSE_CMD" data-ref="_M/GEM_MAC_SEND_PAUSE_CMD">GEM_MAC_SEND_PAUSE_CMD</dfn>	0x6008		/* Send Pause Command */</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_STATUS" data-ref="_M/GEM_MAC_TX_STATUS">GEM_MAC_TX_STATUS</dfn>	0x6010		/* TX MAC Status */</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_STATUS" data-ref="_M/GEM_MAC_RX_STATUS">GEM_MAC_RX_STATUS</dfn>	0x6014		/* RX MAC Status */</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_CONTROL_STATUS" data-ref="_M/GEM_MAC_CONTROL_STATUS">GEM_MAC_CONTROL_STATUS</dfn>	0x6018		/* MAC Control Status */</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_MASK" data-ref="_M/GEM_MAC_TX_MASK">GEM_MAC_TX_MASK</dfn>		0x6020		/* TX MAC Mask */</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_MASK" data-ref="_M/GEM_MAC_RX_MASK">GEM_MAC_RX_MASK</dfn>		0x6024		/* RX MAC Mask */</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_CONTROL_MASK" data-ref="_M/GEM_MAC_CONTROL_MASK">GEM_MAC_CONTROL_MASK</dfn>	0x6028		/* MAC Control Mask */</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_CONFIG" data-ref="_M/GEM_MAC_TX_CONFIG">GEM_MAC_TX_CONFIG</dfn>	0x6030		/* TX MAC Configuration */</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_CONFIG" data-ref="_M/GEM_MAC_RX_CONFIG">GEM_MAC_RX_CONFIG</dfn>	0x6034		/* XX MAC Configuration */</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_CONTROL_CONFIG" data-ref="_M/GEM_MAC_CONTROL_CONFIG">GEM_MAC_CONTROL_CONFIG</dfn>	0x6038		/* MAC Control Configuration */</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_XIF_CONFIG" data-ref="_M/GEM_MAC_XIF_CONFIG">GEM_MAC_XIF_CONFIG</dfn>	0x603c		/* XIF Configuration */</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_IPG0" data-ref="_M/GEM_MAC_IPG0">GEM_MAC_IPG0</dfn>		0x6040		/* InterPacketGap0 */</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_IPG1" data-ref="_M/GEM_MAC_IPG1">GEM_MAC_IPG1</dfn>		0x6044		/* InterPacketGap1 */</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_IPG2" data-ref="_M/GEM_MAC_IPG2">GEM_MAC_IPG2</dfn>		0x6048		/* InterPacketGap2 */</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_SLOT_TIME" data-ref="_M/GEM_MAC_SLOT_TIME">GEM_MAC_SLOT_TIME</dfn>	0x604c		/* SlotTime, bits 0-7 */</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_MAC_MIN_FRAME" data-ref="_M/GEM_MAC_MAC_MIN_FRAME">GEM_MAC_MAC_MIN_FRAME</dfn>	0x6050		/* MinFrameSize */</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_MAC_MAX_FRAME" data-ref="_M/GEM_MAC_MAC_MAX_FRAME">GEM_MAC_MAC_MAX_FRAME</dfn>	0x6054		/* MaxFrameSize */</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_PREAMBLE_LEN" data-ref="_M/GEM_MAC_PREAMBLE_LEN">GEM_MAC_PREAMBLE_LEN</dfn>	0x6058		/* PA Size */</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_JAM_SIZE" data-ref="_M/GEM_MAC_JAM_SIZE">GEM_MAC_JAM_SIZE</dfn>	0x605c		/* JamSize */</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ATTEMPT_LIMIT" data-ref="_M/GEM_MAC_ATTEMPT_LIMIT">GEM_MAC_ATTEMPT_LIMIT</dfn>	0x6060		/* Attempt Limit */</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_CONTROL_TYPE" data-ref="_M/GEM_MAC_CONTROL_TYPE">GEM_MAC_CONTROL_TYPE</dfn>	0x6064		/* MAC Control Type */</u></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADDR0" data-ref="_M/GEM_MAC_ADDR0">GEM_MAC_ADDR0</dfn>		0x6080		/* Normal MAC address 0 */</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADDR1" data-ref="_M/GEM_MAC_ADDR1">GEM_MAC_ADDR1</dfn>		0x6084</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADDR2" data-ref="_M/GEM_MAC_ADDR2">GEM_MAC_ADDR2</dfn>		0x6088</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADDR3" data-ref="_M/GEM_MAC_ADDR3">GEM_MAC_ADDR3</dfn>		0x608c		/* Alternate MAC address 0 */</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADDR4" data-ref="_M/GEM_MAC_ADDR4">GEM_MAC_ADDR4</dfn>		0x6090</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADDR5" data-ref="_M/GEM_MAC_ADDR5">GEM_MAC_ADDR5</dfn>		0x6094</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADDR6" data-ref="_M/GEM_MAC_ADDR6">GEM_MAC_ADDR6</dfn>		0x6098		/* Control MAC address 0 */</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADDR7" data-ref="_M/GEM_MAC_ADDR7">GEM_MAC_ADDR7</dfn>		0x609c</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADDR8" data-ref="_M/GEM_MAC_ADDR8">GEM_MAC_ADDR8</dfn>		0x60a0</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADDR_FILTER0" data-ref="_M/GEM_MAC_ADDR_FILTER0">GEM_MAC_ADDR_FILTER0</dfn>	0x60a4		/* Address Filter */</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADDR_FILTER1" data-ref="_M/GEM_MAC_ADDR_FILTER1">GEM_MAC_ADDR_FILTER1</dfn>	0x60a8</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADDR_FILTER2" data-ref="_M/GEM_MAC_ADDR_FILTER2">GEM_MAC_ADDR_FILTER2</dfn>	0x60ac</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADR_FLT_MASK1_2" data-ref="_M/GEM_MAC_ADR_FLT_MASK1_2">GEM_MAC_ADR_FLT_MASK1_2</dfn>	0x60b0		/* Address Filter Mask 2&amp;1 */</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_ADR_FLT_MASK0" data-ref="_M/GEM_MAC_ADR_FLT_MASK0">GEM_MAC_ADR_FLT_MASK0</dfn>	0x60b4		/* Address Filter Mask 0 */</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH0" data-ref="_M/GEM_MAC_HASH0">GEM_MAC_HASH0</dfn>		0x60c0		/* Hash table 0 */</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH1" data-ref="_M/GEM_MAC_HASH1">GEM_MAC_HASH1</dfn>		0x60c4</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH2" data-ref="_M/GEM_MAC_HASH2">GEM_MAC_HASH2</dfn>		0x60c8</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH3" data-ref="_M/GEM_MAC_HASH3">GEM_MAC_HASH3</dfn>		0x60cc</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH4" data-ref="_M/GEM_MAC_HASH4">GEM_MAC_HASH4</dfn>		0x60d0</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH5" data-ref="_M/GEM_MAC_HASH5">GEM_MAC_HASH5</dfn>		0x60d4</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH6" data-ref="_M/GEM_MAC_HASH6">GEM_MAC_HASH6</dfn>		0x60d8</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH7" data-ref="_M/GEM_MAC_HASH7">GEM_MAC_HASH7</dfn>		0x60dc</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH8" data-ref="_M/GEM_MAC_HASH8">GEM_MAC_HASH8</dfn>		0x60e0</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH9" data-ref="_M/GEM_MAC_HASH9">GEM_MAC_HASH9</dfn>		0x60e4</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH10" data-ref="_M/GEM_MAC_HASH10">GEM_MAC_HASH10</dfn>		0x60e8</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH11" data-ref="_M/GEM_MAC_HASH11">GEM_MAC_HASH11</dfn>		0x60ec</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH12" data-ref="_M/GEM_MAC_HASH12">GEM_MAC_HASH12</dfn>		0x60f0</u></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH13" data-ref="_M/GEM_MAC_HASH13">GEM_MAC_HASH13</dfn>		0x60f4</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH14" data-ref="_M/GEM_MAC_HASH14">GEM_MAC_HASH14</dfn>		0x60f8</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_HASH15" data-ref="_M/GEM_MAC_HASH15">GEM_MAC_HASH15</dfn>		0x60fc</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_NORM_COLL_CNT" data-ref="_M/GEM_MAC_NORM_COLL_CNT">GEM_MAC_NORM_COLL_CNT</dfn>	0x6100		/* Normal Collision Counter */</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_FIRST_COLL_CNT" data-ref="_M/GEM_MAC_FIRST_COLL_CNT">GEM_MAC_FIRST_COLL_CNT</dfn>	0x6104		/* First Attempt Successful</u></td></tr>
<tr><th id="374">374</th><td><u>						   Collision Counter */</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_EXCESS_COLL_CNT" data-ref="_M/GEM_MAC_EXCESS_COLL_CNT">GEM_MAC_EXCESS_COLL_CNT</dfn>	0x6108		/* Excess Collision Counter */</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_LATE_COLL_CNT" data-ref="_M/GEM_MAC_LATE_COLL_CNT">GEM_MAC_LATE_COLL_CNT</dfn>	0x610c		/* Late Collision Counter */</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_DEFER_TMR_CNT" data-ref="_M/GEM_MAC_DEFER_TMR_CNT">GEM_MAC_DEFER_TMR_CNT</dfn>	0x6110		/* Defer Timer */</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_PEAK_ATTEMPTS" data-ref="_M/GEM_MAC_PEAK_ATTEMPTS">GEM_MAC_PEAK_ATTEMPTS</dfn>	0x6114		/* Peak Attempts */</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_FRAME_COUNT" data-ref="_M/GEM_MAC_RX_FRAME_COUNT">GEM_MAC_RX_FRAME_COUNT</dfn>	0x6118		/* Receive Frame Counter */</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_LEN_ERR_CNT" data-ref="_M/GEM_MAC_RX_LEN_ERR_CNT">GEM_MAC_RX_LEN_ERR_CNT</dfn>	0x611c		/* Length Error Counter */</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_ALIGN_ERR" data-ref="_M/GEM_MAC_RX_ALIGN_ERR">GEM_MAC_RX_ALIGN_ERR</dfn>	0x6120		/* Alignment Error Counter */</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_CRC_ERR_CNT" data-ref="_M/GEM_MAC_RX_CRC_ERR_CNT">GEM_MAC_RX_CRC_ERR_CNT</dfn>	0x6124		/* FCS Error Counter */</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_CODE_VIOL" data-ref="_M/GEM_MAC_RX_CODE_VIOL">GEM_MAC_RX_CODE_VIOL</dfn>	0x6128		/* RX Code Violation Error</u></td></tr>
<tr><th id="384">384</th><td><u>						   Counter */</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RANDOM_SEED" data-ref="_M/GEM_MAC_RANDOM_SEED">GEM_MAC_RANDOM_SEED</dfn>	0x6130		/* Random Number Seed */</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_MAC_STATE" data-ref="_M/GEM_MAC_MAC_STATE">GEM_MAC_MAC_STATE</dfn>	0x6134		/* State Machine */</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><i>/*</i></td></tr>
<tr><th id="391">391</th><td><i> * Bits in GEM_MAC_SEND_PAUSE_CMD register</i></td></tr>
<tr><th id="392">392</th><td><i> * Pause time is in units of Slot Times.</i></td></tr>
<tr><th id="393">393</th><td><i> */</i></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_PAUSE_CMD_TIME" data-ref="_M/GEM_MAC_PAUSE_CMD_TIME">GEM_MAC_PAUSE_CMD_TIME</dfn>	0x0000ffff</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_PAUSE_CMD_SEND" data-ref="_M/GEM_MAC_PAUSE_CMD_SEND">GEM_MAC_PAUSE_CMD_SEND</dfn>	0x00010000</u></td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><i>/*</i></td></tr>
<tr><th id="399">399</th><td><i> * Bits in GEM_MAC_TX_STATUS and _MASK register</i></td></tr>
<tr><th id="400">400</th><td><i> * Interrupt bits are auto-cleared when the status register is read and</i></td></tr>
<tr><th id="401">401</th><td><i> * the corresponding bit is set in the mask register.</i></td></tr>
<tr><th id="402">402</th><td><i> */</i></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_XMIT_DONE" data-ref="_M/GEM_MAC_TX_XMIT_DONE">GEM_MAC_TX_XMIT_DONE</dfn>	0x00000001	/* Successful transmission */</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_UNDERRUN" data-ref="_M/GEM_MAC_TX_UNDERRUN">GEM_MAC_TX_UNDERRUN</dfn>	0x00000002	/* TX "data starvation" */</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_PKT_TOO_LONG" data-ref="_M/GEM_MAC_TX_PKT_TOO_LONG">GEM_MAC_TX_PKT_TOO_LONG</dfn>	0x00000004	/* Frame exceeds max. length */</u></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_NCC_EXP" data-ref="_M/GEM_MAC_TX_NCC_EXP">GEM_MAC_TX_NCC_EXP</dfn>	0x00000008	/* Normal collision counter has</u></td></tr>
<tr><th id="407">407</th><td><u>						   rolled over */</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_ECC_EXP" data-ref="_M/GEM_MAC_TX_ECC_EXP">GEM_MAC_TX_ECC_EXP</dfn>	0x00000010	/* Excessive coll cnt rolled */</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_LCC_EXP" data-ref="_M/GEM_MAC_TX_LCC_EXP">GEM_MAC_TX_LCC_EXP</dfn>	0x00000020	/* Late coll cnt rolled */</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_FCC_EXP" data-ref="_M/GEM_MAC_TX_FCC_EXP">GEM_MAC_TX_FCC_EXP</dfn>	0x00000040	/* First coll cnt rolled */</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_DEFER_EXP" data-ref="_M/GEM_MAC_TX_DEFER_EXP">GEM_MAC_TX_DEFER_EXP</dfn>	0x00000080	/* Defer timer cnt rolled */</u></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_PEAK_EXP" data-ref="_M/GEM_MAC_TX_PEAK_EXP">GEM_MAC_TX_PEAK_EXP</dfn>	0x00000100	/* Peak attempts cnt rolled */</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><i>/*</i></td></tr>
<tr><th id="416">416</th><td><i> * Bits in GEM_MAC_RX_STATUS and _MASK register</i></td></tr>
<tr><th id="417">417</th><td><i> */</i></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_DONE" data-ref="_M/GEM_MAC_RX_DONE">GEM_MAC_RX_DONE</dfn>		0x00000001	/* Successful reception */</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_OVERFLOW" data-ref="_M/GEM_MAC_RX_OVERFLOW">GEM_MAC_RX_OVERFLOW</dfn>	0x00000002	/* RX resource lack */</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_FRAME_CNT" data-ref="_M/GEM_MAC_RX_FRAME_CNT">GEM_MAC_RX_FRAME_CNT</dfn>	0x00000004	/* Receive frame counter has</u></td></tr>
<tr><th id="421">421</th><td><u>						   rolled over */</u></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_ALIGN_EXP" data-ref="_M/GEM_MAC_RX_ALIGN_EXP">GEM_MAC_RX_ALIGN_EXP</dfn>	0x00000008	/* Alignment error cnt rolled */</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_CRC_EXP" data-ref="_M/GEM_MAC_RX_CRC_EXP">GEM_MAC_RX_CRC_EXP</dfn>	0x00000010	/* CRC error cnt rolled */</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_LEN_EXP" data-ref="_M/GEM_MAC_RX_LEN_EXP">GEM_MAC_RX_LEN_EXP</dfn>	0x00000020	/* Length error cnt rolled */</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_CVI_EXP" data-ref="_M/GEM_MAC_RX_CVI_EXP">GEM_MAC_RX_CVI_EXP</dfn>	0x00000040	/* Code violation err rolled */</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><i>/*</i></td></tr>
<tr><th id="429">429</th><td><i> * Bits in GEM_MAC_CONTROL_STATUS and GEM_MAC_CONTROL_MASK register</i></td></tr>
<tr><th id="430">430</th><td><i> */</i></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_PAUSED" data-ref="_M/GEM_MAC_PAUSED">GEM_MAC_PAUSED</dfn>		0x00000001	/* Pause received */</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_PAUSE" data-ref="_M/GEM_MAC_PAUSE">GEM_MAC_PAUSE</dfn>		0x00000002	/* enter pause state */</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RESUME" data-ref="_M/GEM_MAC_RESUME">GEM_MAC_RESUME</dfn>		0x00000004	/* exit pause state */</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_PAUSE_TIME" data-ref="_M/GEM_MAC_PAUSE_TIME">GEM_MAC_PAUSE_TIME</dfn>	0xffff0000	/* Pause time received */</u></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_STATUS_BITS" data-ref="_M/GEM_MAC_STATUS_BITS">GEM_MAC_STATUS_BITS</dfn>	"\177\020b\0PAUSED\0b\1PAUSE\0b\2RESUME\0\0"</u></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><i>/*</i></td></tr>
<tr><th id="439">439</th><td><i> * Bits in GEM_MAC_XIF_CONFIG register</i></td></tr>
<tr><th id="440">440</th><td><i> * Default: 0x00</i></td></tr>
<tr><th id="441">441</th><td><i> */</i></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_XIF_TX_MII_ENA" data-ref="_M/GEM_MAC_XIF_TX_MII_ENA">GEM_MAC_XIF_TX_MII_ENA</dfn>	0x00000001	/* Enable MII output */</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_XIF_MII_LOOPBK" data-ref="_M/GEM_MAC_XIF_MII_LOOPBK">GEM_MAC_XIF_MII_LOOPBK</dfn>	0x00000002	/* Enable (G)MII loopback */</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_XIF_ECHO_DISABL" data-ref="_M/GEM_MAC_XIF_ECHO_DISABL">GEM_MAC_XIF_ECHO_DISABL</dfn>	0x00000004	/* Disable echo */</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_XIF_GMII_MODE" data-ref="_M/GEM_MAC_XIF_GMII_MODE">GEM_MAC_XIF_GMII_MODE</dfn>	0x00000008	/* Select GMII/MII mode */</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_XIF_MII_BUF_ENA" data-ref="_M/GEM_MAC_XIF_MII_BUF_ENA">GEM_MAC_XIF_MII_BUF_ENA</dfn>	0x00000010	/* Enable MII recv buffers */</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_XIF_LINK_LED" data-ref="_M/GEM_MAC_XIF_LINK_LED">GEM_MAC_XIF_LINK_LED</dfn>	0x00000020	/* force link LED active */</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_XIF_FDPLX_LED" data-ref="_M/GEM_MAC_XIF_FDPLX_LED">GEM_MAC_XIF_FDPLX_LED</dfn>	0x00000040	/* force FDPLX LED active */</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_XIF_BITS" data-ref="_M/GEM_MAC_XIF_BITS">GEM_MAC_XIF_BITS</dfn>	"\177\020b\0TXMIIENA\0b\1MIILOOP\0b\2NOECHO" \</u></td></tr>
<tr><th id="450">450</th><td><u>				"\0b\3GMII\0b\4MIIBUFENA\0b\5LINKLED\0" \</u></td></tr>
<tr><th id="451">451</th><td><u>				"b\6FDLED\0\0"</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td><i>/*</i></td></tr>
<tr><th id="455">455</th><td><i> * Bits in GEM_MAC_TX_CONFIG register</i></td></tr>
<tr><th id="456">456</th><td><i> * GEM_MAC_TX_ENABLE must be cleared and a delay imposed before writing to</i></td></tr>
<tr><th id="457">457</th><td><i> * other bits in this register or any of the MAC parameters registers.</i></td></tr>
<tr><th id="458">458</th><td><i> * The GEM_MAC_TX_ENABLE bit will read 0 when the transmitter has stopped.</i></td></tr>
<tr><th id="459">459</th><td><i> * Carrier Extension must be set when operating in Half-Duplex at 1Gbps,</i></td></tr>
<tr><th id="460">460</th><td><i> * and disabled otherwise.  To enable this GEM_MAC_TX_CARR_EXTEND and</i></td></tr>
<tr><th id="461">461</th><td><i> * GEM_MAC_RX_CARR_EXTEND must be set to 1 and the Slot Time register must</i></td></tr>
<tr><th id="462">462</th><td><i> * be set to 0x200.</i></td></tr>
<tr><th id="463">463</th><td><i> */</i></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_ENABLE" data-ref="_M/GEM_MAC_TX_ENABLE">GEM_MAC_TX_ENABLE</dfn>	0x00000001	/* TX enable */</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_IGN_CARRIER" data-ref="_M/GEM_MAC_TX_IGN_CARRIER">GEM_MAC_TX_IGN_CARRIER</dfn>	0x00000002	/* Ignore carrier sense */</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_IGN_COLLIS" data-ref="_M/GEM_MAC_TX_IGN_COLLIS">GEM_MAC_TX_IGN_COLLIS</dfn>	0x00000004	/* ignore collisions */</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_ENA_IPG0" data-ref="_M/GEM_MAC_TX_ENA_IPG0">GEM_MAC_TX_ENA_IPG0</dfn>	0x00000008	/* extend Rx-to-TX IPG */</u></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_NGU" data-ref="_M/GEM_MAC_TX_NGU">GEM_MAC_TX_NGU</dfn>		0x00000010	/* Never give up */</u></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_NGU_LIMIT" data-ref="_M/GEM_MAC_TX_NGU_LIMIT">GEM_MAC_TX_NGU_LIMIT</dfn>	0x00000020	/* Never give up limit */</u></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_NO_BACKOFF" data-ref="_M/GEM_MAC_TX_NO_BACKOFF">GEM_MAC_TX_NO_BACKOFF</dfn>	0x00000040	/* Never backoff on coll */</u></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_SLOWDOWN" data-ref="_M/GEM_MAC_TX_SLOWDOWN">GEM_MAC_TX_SLOWDOWN</dfn>	0x00000080	/* Watch carrier sense */</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_NO_FCS" data-ref="_M/GEM_MAC_TX_NO_FCS">GEM_MAC_TX_NO_FCS</dfn>	0x00000100	/* no FCS will be generated */</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_CARR_EXTEND" data-ref="_M/GEM_MAC_TX_CARR_EXTEND">GEM_MAC_TX_CARR_EXTEND</dfn>	0x00000200	/* Ena TX Carrier Extension */</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_TX_CONFIG_BITS" data-ref="_M/GEM_MAC_TX_CONFIG_BITS">GEM_MAC_TX_CONFIG_BITS</dfn>	"\177\020" \</u></td></tr>
<tr><th id="475">475</th><td><u>				"b\0TXENA\0b\1IGNCAR\0b\2IGNCOLLIS\0" \</u></td></tr>
<tr><th id="476">476</th><td><u>				"b\3IPG0ENA\0b\4TXNGU\0b\5TXNGULIM\0" \</u></td></tr>
<tr><th id="477">477</th><td><u>				"b\6NOBKOFF\0b\7SLOWDN\0b\x8NOFCS\0" \</u></td></tr>
<tr><th id="478">478</th><td><u>				"b\x9TXCARREXT\0\0"</u></td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><i>/*</i></td></tr>
<tr><th id="482">482</th><td><i> * Bits in GEM_MAC_RX_CONFIG register</i></td></tr>
<tr><th id="483">483</th><td><i> * The GEM_MAC_RX_ENABLE bit must be cleared and a delay of 3.2ms imposed</i></td></tr>
<tr><th id="484">484</th><td><i> * before writing to other bits in this register or any of the MAC</i></td></tr>
<tr><th id="485">485</th><td><i> * parameters registers.  The GEM_MAC_RX_ENABLE bit will read 0 when the</i></td></tr>
<tr><th id="486">486</th><td><i> * receiver has stopped.</i></td></tr>
<tr><th id="487">487</th><td><i> * The GEM_MAC_RX_HASH_FILTER bit must be cleared and a delay of 3.2ms </i></td></tr>
<tr><th id="488">488</th><td><i> * imposed before writing to any of the Hash Table registers.  The</i></td></tr>
<tr><th id="489">489</th><td><i> * GEM_MAC_RX_HASH_FILTER bit will read 0 when the registers may be written.</i></td></tr>
<tr><th id="490">490</th><td><i> * The GEM_MAC_RX_ADDR_FILTER bit must be cleared and a delay of 3.2ms</i></td></tr>
<tr><th id="491">491</th><td><i> * imposed before writing to any of the Address Filter registers.  The</i></td></tr>
<tr><th id="492">492</th><td><i> * GEM_MAC_RX_ADDR_FILTER bit will read 0 when the registers may be written.</i></td></tr>
<tr><th id="493">493</th><td><i> * See "Carrier Extension" above.</i></td></tr>
<tr><th id="494">494</th><td><i> */</i></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_ENABLE" data-ref="_M/GEM_MAC_RX_ENABLE">GEM_MAC_RX_ENABLE</dfn>	0x00000001	/* RX enable */</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_STRIP_PAD" data-ref="_M/GEM_MAC_RX_STRIP_PAD">GEM_MAC_RX_STRIP_PAD</dfn>	0x00000002	/* strip pad bytes */</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_STRIP_CRC" data-ref="_M/GEM_MAC_RX_STRIP_CRC">GEM_MAC_RX_STRIP_CRC</dfn>	0x00000004</u></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_PROMISCUOUS" data-ref="_M/GEM_MAC_RX_PROMISCUOUS">GEM_MAC_RX_PROMISCUOUS</dfn>	0x00000008	/* promiscuous mode */</u></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_PROMISC_GRP" data-ref="_M/GEM_MAC_RX_PROMISC_GRP">GEM_MAC_RX_PROMISC_GRP</dfn>	0x00000010	/* promiscuous group mode */</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_HASH_FILTER" data-ref="_M/GEM_MAC_RX_HASH_FILTER">GEM_MAC_RX_HASH_FILTER</dfn>	0x00000020	/* enable hash filter */</u></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_ADDR_FILTER" data-ref="_M/GEM_MAC_RX_ADDR_FILTER">GEM_MAC_RX_ADDR_FILTER</dfn>	0x00000040	/* enable address filter */</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_ERRCHK_DIS" data-ref="_M/GEM_MAC_RX_ERRCHK_DIS">GEM_MAC_RX_ERRCHK_DIS</dfn>	0x00000080	/* disable error discard */</u></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_CARR_EXTEND" data-ref="_M/GEM_MAC_RX_CARR_EXTEND">GEM_MAC_RX_CARR_EXTEND</dfn>	0x00000100	/* Ena RX Carrier Extension */</u></td></tr>
<tr><th id="504">504</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_RX_CONFIG_BITS" data-ref="_M/GEM_MAC_RX_CONFIG_BITS">GEM_MAC_RX_CONFIG_BITS</dfn>	"\177\020" \</u></td></tr>
<tr><th id="505">505</th><td><u>				"b\0RXENA\0b\1STRPAD\0b\2STRCRC\0" \</u></td></tr>
<tr><th id="506">506</th><td><u>				"b\3PROMIS\0b\4PROMISCGRP\0b\5HASHFLTR\0" \</u></td></tr>
<tr><th id="507">507</th><td><u>				"b\6ADDRFLTR\0b\7ERRCHKDIS\0b\x9TXCARREXT\0\0"</u></td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><i>/*</i></td></tr>
<tr><th id="511">511</th><td><i> * Bits in GEM_MAC_CONTROL_CONFIG</i></td></tr>
<tr><th id="512">512</th><td><i> * Default; 0x0</i></td></tr>
<tr><th id="513">513</th><td><i> */</i></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_CC_TX_PAUSE" data-ref="_M/GEM_MAC_CC_TX_PAUSE">GEM_MAC_CC_TX_PAUSE</dfn>	0x00000001	/* send pause enabled */</u></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_CC_RX_PAUSE" data-ref="_M/GEM_MAC_CC_RX_PAUSE">GEM_MAC_CC_RX_PAUSE</dfn>	0x00000002	/* receive pause enabled */</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_CC_PASS_PAUSE" data-ref="_M/GEM_MAC_CC_PASS_PAUSE">GEM_MAC_CC_PASS_PAUSE</dfn>	0x00000004	/* pass pause up */</u></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_CC_BITS" data-ref="_M/GEM_MAC_CC_BITS">GEM_MAC_CC_BITS</dfn>		"\177\020b\0TXPAUSE\0b\1RXPAUSE\0b\2NOPAUSE\0\0"</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><i>/* GEM_MAC_MAC_STATE register bits */</i></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/GEM_MAC_STATE_OVERFLOW" data-ref="_M/GEM_MAC_STATE_OVERFLOW">GEM_MAC_STATE_OVERFLOW</dfn>	0x03800000</u></td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><i>/* </i></td></tr>
<tr><th id="523">523</th><td><i> * Bits in GEM_MAC_SLOT_TIME register</i></td></tr>
<tr><th id="524">524</th><td><i> * The slot time is used as PAUSE time unit, value depends on whether carrier</i></td></tr>
<tr><th id="525">525</th><td><i> * extension is enabled.</i></td></tr>
<tr><th id="526">526</th><td><i> */</i></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_SLOT_TIME_CARR_EXTEND" data-ref="_M/GEM_MAC_SLOT_TIME_CARR_EXTEND">GEM_MAC_SLOT_TIME_CARR_EXTEND</dfn>	0x200</u></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/GEM_MAC_SLOT_TIME_NORMAL" data-ref="_M/GEM_MAC_SLOT_TIME_NORMAL">GEM_MAC_SLOT_TIME_NORMAL</dfn>	0x40</u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><i>/*</i></td></tr>
<tr><th id="532">532</th><td><i> * Recommended values for MAC registers:</i></td></tr>
<tr><th id="533">533</th><td><i> *	GEM_MAC_IPG0	0x00</i></td></tr>
<tr><th id="534">534</th><td><i> *	GEM_MAC_IPG1	0x08</i></td></tr>
<tr><th id="535">535</th><td><i> *	GEM_MAC_IPG2	0x04</i></td></tr>
<tr><th id="536">536</th><td><i> *	GEM_MAC_SLOT_TIME	0x40		(see "Carrier Extension" above)</i></td></tr>
<tr><th id="537">537</th><td><i> *   Bits in GEM_MAC_MAC_MAX_FRAME register</i></td></tr>
<tr><th id="538">538</th><td><i> *   max burst size	0x7fff0000</i></td></tr>
<tr><th id="539">539</th><td><i> *   max frame size	0x00007fff</i></td></tr>
<tr><th id="540">540</th><td><i> *	GEM_MAC_MAC_MIN_FRAME	0x40</i></td></tr>
<tr><th id="541">541</th><td><i> *	GEM_MAC_MAC_MAX_FRAME	0x200005ee</i></td></tr>
<tr><th id="542">542</th><td><i> *	GEM_MAC_PREAMBLE_LEN	0x07		(minimum of 0x02)</i></td></tr>
<tr><th id="543">543</th><td><i> *	GEM_MAC_JAM_SIZE	0x04</i></td></tr>
<tr><th id="544">544</th><td><i> *	GEM_MAC_ATTEMPT_LIMIT	0x10</i></td></tr>
<tr><th id="545">545</th><td><i> *	GEM_MAC_CONTROL_TYPE	0x8808</i></td></tr>
<tr><th id="546">546</th><td><i> */</i></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><i>/*</i></td></tr>
<tr><th id="550">550</th><td><i> * Address detection and filtering registers (16-bit unless noted):</i></td></tr>
<tr><th id="551">551</th><td><i> *	GEM_MAC_ADDR0		normal priority MAC address bits 32-47</i></td></tr>
<tr><th id="552">552</th><td><i> *	GEM_MAC_ADDR1		normal priority MAC address bits 16-31</i></td></tr>
<tr><th id="553">553</th><td><i> *	GEM_MAC_ADDR2		normal priority MAC address bits 0-15</i></td></tr>
<tr><th id="554">554</th><td><i> *	GEM_MAC_ADDR3		alternate MAC address bits 32-47</i></td></tr>
<tr><th id="555">555</th><td><i> *	GEM_MAC_ADDR4		alternate MAC address bits 16-31</i></td></tr>
<tr><th id="556">556</th><td><i> *	GEM_MAC_ADDR5		alternate MAC address bits 0-15</i></td></tr>
<tr><th id="557">557</th><td><i> *	GEM_MAC_ADDR6		MAC control address bits 32-47</i></td></tr>
<tr><th id="558">558</th><td><i> *	GEM_MAC_ADDR7		MAC control address bits 16-31</i></td></tr>
<tr><th id="559">559</th><td><i> *	GEM_MAC_ADDR8		MAC control address bits 0-15</i></td></tr>
<tr><th id="560">560</th><td><i> *	GEM_MAC_ADDR_FILTER0	address filter bits 32-47</i></td></tr>
<tr><th id="561">561</th><td><i> *	GEM_MAC_ADDR_FILTER1	address filter bits 16-31</i></td></tr>
<tr><th id="562">562</th><td><i> *	GEM_MAC_ADDR_FILTER2	address filter bits 0-15</i></td></tr>
<tr><th id="563">563</th><td><i> *	GEM_MAC_ADR_FLT_MASK1_2	mask for GEM_MAC_ADDR_FILTER1 and 2 (8-bit)</i></td></tr>
<tr><th id="564">564</th><td><i> *	GEM_MAC_ADR_FLT_MASK0	mask for GEM_MAC_ADDR_FILTER0</i></td></tr>
<tr><th id="565">565</th><td><i> *	GEM_MAC_HASH0		hash table bits 240-255</i></td></tr>
<tr><th id="566">566</th><td><i> *	GEM_MAC_HASH1		hash table bits 224-239</i></td></tr>
<tr><th id="567">567</th><td><i> *	GEM_MAC_HASH2		hash table bits 208-223</i></td></tr>
<tr><th id="568">568</th><td><i> *	GEM_MAC_HASH3		hash table bits 192-207</i></td></tr>
<tr><th id="569">569</th><td><i> *	GEM_MAC_HASH4		hash table bits 176-191</i></td></tr>
<tr><th id="570">570</th><td><i> *	GEM_MAC_HASH5		hash table bits 160-175</i></td></tr>
<tr><th id="571">571</th><td><i> *	GEM_MAC_HASH6		hash table bits 144-159</i></td></tr>
<tr><th id="572">572</th><td><i> *	GEM_MAC_HASH7		hash table bits 128-143</i></td></tr>
<tr><th id="573">573</th><td><i> *	GEM_MAC_HASH8		hash table bits 112-127</i></td></tr>
<tr><th id="574">574</th><td><i> *	GEM_MAC_HASH9		hash table bits 96-111</i></td></tr>
<tr><th id="575">575</th><td><i> *	GEM_MAC_HASH10		hash table bits 80-95</i></td></tr>
<tr><th id="576">576</th><td><i> *	GEM_MAC_HASH11		hash table bits 64-79</i></td></tr>
<tr><th id="577">577</th><td><i> *	GEM_MAC_HASH12		hash table bits 48-63</i></td></tr>
<tr><th id="578">578</th><td><i> *	GEM_MAC_HASH13		hash table bits 32-47</i></td></tr>
<tr><th id="579">579</th><td><i> *	GEM_MAC_HASH14		hash table bits 16-31</i></td></tr>
<tr><th id="580">580</th><td><i> *	GEM_MAC_HASH15		hash table bits 0-15</i></td></tr>
<tr><th id="581">581</th><td><i> */</i></td></tr>
<tr><th id="582">582</th><td> </td></tr>
<tr><th id="583">583</th><td><i>/*</i></td></tr>
<tr><th id="584">584</th><td><i> * Recommended values for statistic registers:</i></td></tr>
<tr><th id="585">585</th><td><i> *	GEM_MAC_NORM_COLL_CNT	0x0000</i></td></tr>
<tr><th id="586">586</th><td><i> *	GEM_MAC_FIRST_COLL_CNT	0x0000</i></td></tr>
<tr><th id="587">587</th><td><i> *	GEM_MAC_EXCESS_COLL_CNT	0x0000</i></td></tr>
<tr><th id="588">588</th><td><i> *	GEM_MAC_LATE_COLL_CNT	0x0000</i></td></tr>
<tr><th id="589">589</th><td><i> *	GEM_MAC_DEFER_TMR_CNT	0x0000</i></td></tr>
<tr><th id="590">590</th><td><i> *	GEM_MAC_PEAK_ATTEMPTS	0x0000</i></td></tr>
<tr><th id="591">591</th><td><i> *	GEM_MAC_RX_FRAME_COUNT	0x0000</i></td></tr>
<tr><th id="592">592</th><td><i> *	GEM_MAC_RX_LEN_ERR_CNT	0x0000</i></td></tr>
<tr><th id="593">593</th><td><i> *	GEM_MAC_RX_ALIGN_ERR	0x0000</i></td></tr>
<tr><th id="594">594</th><td><i> *	GEM_MAC_RX_CRC_ERR_CNT	0x0000</i></td></tr>
<tr><th id="595">595</th><td><i> *	GEM_MAC_RX_CODE_VIOL	0x0000</i></td></tr>
<tr><th id="596">596</th><td><i> */</i></td></tr>
<tr><th id="597">597</th><td>		</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td><i>/*</i></td></tr>
<tr><th id="600">600</th><td><i> * MIF Programmable Resources</i></td></tr>
<tr><th id="601">601</th><td><i> * Section 3.1.5.8</i></td></tr>
<tr><th id="602">602</th><td><i> * Bit-bang registers use low bit only</i></td></tr>
<tr><th id="603">603</th><td><i> */</i></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_BB_CLOCK" data-ref="_M/GEM_MIF_BB_CLOCK">GEM_MIF_BB_CLOCK</dfn>	0x6200		/* MIF Bit-Bang Clock */</u></td></tr>
<tr><th id="605">605</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_BB_DATA" data-ref="_M/GEM_MIF_BB_DATA">GEM_MIF_BB_DATA</dfn>		0x6204		/* MIF Bit-Bang Data */</u></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_BB_OUTPUT_ENAB" data-ref="_M/GEM_MIF_BB_OUTPUT_ENAB">GEM_MIF_BB_OUTPUT_ENAB</dfn>	0x6208		/* MIF Bit-Bang Output Enable */</u></td></tr>
<tr><th id="607">607</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_FRAME" data-ref="_M/GEM_MIF_FRAME">GEM_MIF_FRAME</dfn>		0x620c		/* MIF Frame/Output */</u></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_CONFIG" data-ref="_M/GEM_MIF_CONFIG">GEM_MIF_CONFIG</dfn>		0x6210		/* MIF Configuration */</u></td></tr>
<tr><th id="609">609</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_INTERRUPT_MASK" data-ref="_M/GEM_MIF_INTERRUPT_MASK">GEM_MIF_INTERRUPT_MASK</dfn>	0x6214		/* MIF Mask */</u></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_BASIC_STATUS" data-ref="_M/GEM_MIF_BASIC_STATUS">GEM_MIF_BASIC_STATUS</dfn>	0x6218		/* MIF Status */</u></td></tr>
<tr><th id="611">611</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_STATE_MACHINE" data-ref="_M/GEM_MIF_STATE_MACHINE">GEM_MIF_STATE_MACHINE</dfn>	0x621c		/* MIF State Machine */</u></td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><i>/*</i></td></tr>
<tr><th id="615">615</th><td><i> * Bits in GEM_MIF_FRAME register</i></td></tr>
<tr><th id="616">616</th><td><i> */</i></td></tr>
<tr><th id="617">617</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_FRAME_DATA" data-ref="_M/GEM_MIF_FRAME_DATA">GEM_MIF_FRAME_DATA</dfn>	0x0000ffff	/* Instruction payload */</u></td></tr>
<tr><th id="618">618</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_FRAME_TA0" data-ref="_M/GEM_MIF_FRAME_TA0">GEM_MIF_FRAME_TA0</dfn>	0x00010000	/* TA bit, 1 for completion */</u></td></tr>
<tr><th id="619">619</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_FRAME_TA1" data-ref="_M/GEM_MIF_FRAME_TA1">GEM_MIF_FRAME_TA1</dfn>	0x00020000	/* TA bits */</u></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_FRAME_REG_ADDR" data-ref="_M/GEM_MIF_FRAME_REG_ADDR">GEM_MIF_FRAME_REG_ADDR</dfn>	0x007c0000	/* Register address */</u></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_FRAME_PHY_ADDR" data-ref="_M/GEM_MIF_FRAME_PHY_ADDR">GEM_MIF_FRAME_PHY_ADDR</dfn>	0x0f800000	/* PHY address, should be 0 */</u></td></tr>
<tr><th id="622">622</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_FRAME_OP" data-ref="_M/GEM_MIF_FRAME_OP">GEM_MIF_FRAME_OP</dfn>	0x30000000	/* operation - write/read */</u></td></tr>
<tr><th id="623">623</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_FRAME_START" data-ref="_M/GEM_MIF_FRAME_START">GEM_MIF_FRAME_START</dfn>	0xc0000000	/* START bits */</u></td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_FRAME_READ" data-ref="_M/GEM_MIF_FRAME_READ">GEM_MIF_FRAME_READ</dfn>	0x60020000</u></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_FRAME_WRITE" data-ref="_M/GEM_MIF_FRAME_WRITE">GEM_MIF_FRAME_WRITE</dfn>	0x50020000</u></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_REG_SHIFT" data-ref="_M/GEM_MIF_REG_SHIFT">GEM_MIF_REG_SHIFT</dfn>	18</u></td></tr>
<tr><th id="629">629</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_PHY_SHIFT" data-ref="_M/GEM_MIF_PHY_SHIFT">GEM_MIF_PHY_SHIFT</dfn>	23</u></td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><i>/*</i></td></tr>
<tr><th id="633">633</th><td><i> * Bits in GEM_MIF_CONFIG register</i></td></tr>
<tr><th id="634">634</th><td><i> */</i></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_CONFIG_PHY_SEL" data-ref="_M/GEM_MIF_CONFIG_PHY_SEL">GEM_MIF_CONFIG_PHY_SEL</dfn>	0x00000001	/* PHY select, 0=MDIO_0 */</u></td></tr>
<tr><th id="636">636</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_CONFIG_POLL_ENA" data-ref="_M/GEM_MIF_CONFIG_POLL_ENA">GEM_MIF_CONFIG_POLL_ENA</dfn>	0x00000002	/* poll enable */</u></td></tr>
<tr><th id="637">637</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_CONFIG_BB_ENA" data-ref="_M/GEM_MIF_CONFIG_BB_ENA">GEM_MIF_CONFIG_BB_ENA</dfn>	0x00000004	/* bit bang enable */</u></td></tr>
<tr><th id="638">638</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_CONFIG_REG_ADR" data-ref="_M/GEM_MIF_CONFIG_REG_ADR">GEM_MIF_CONFIG_REG_ADR</dfn>	0x000000f8	/* poll register address */</u></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_CONFIG_MDI0" data-ref="_M/GEM_MIF_CONFIG_MDI0">GEM_MIF_CONFIG_MDI0</dfn>	0x00000100	/* MDIO_0 B-B data/attached */</u></td></tr>
<tr><th id="640">640</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_CONFIG_MDI1" data-ref="_M/GEM_MIF_CONFIG_MDI1">GEM_MIF_CONFIG_MDI1</dfn>	0x00000200	/* MDIO_1 B-B data/attached */</u></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_CONFIG_PHY_ADR" data-ref="_M/GEM_MIF_CONFIG_PHY_ADR">GEM_MIF_CONFIG_PHY_ADR</dfn>	0x00007c00	/* poll PHY address */</u></td></tr>
<tr><th id="642">642</th><td><i>/* MDIO_0 is onboard transceiver MDIO_1 is external, PHY addr for both is 0 */</i></td></tr>
<tr><th id="643">643</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_CONFIG_BITS" data-ref="_M/GEM_MIF_CONFIG_BITS">GEM_MIF_CONFIG_BITS</dfn>	"\177\020b\0PHYSEL\0b\1POLL\0b\2BBENA\0" \</u></td></tr>
<tr><th id="644">644</th><td><u>				"b\x8MDIO0\0b\x9MDIO1\0\0"</u></td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><i>/*</i></td></tr>
<tr><th id="648">648</th><td><i> * Bits in GEM_MIF_BASIC_STATUS and GEM_MIF_INTERRUPT_MASK</i></td></tr>
<tr><th id="649">649</th><td><i> * The Basic part is the last value read in the POLL field of the config</i></td></tr>
<tr><th id="650">650</th><td><i> * register.</i></td></tr>
<tr><th id="651">651</th><td><i> * The status part indicates the bits that have changed.</i></td></tr>
<tr><th id="652">652</th><td><i> */</i></td></tr>
<tr><th id="653">653</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_STATUS" data-ref="_M/GEM_MIF_STATUS">GEM_MIF_STATUS</dfn>		0x0000ffff</u></td></tr>
<tr><th id="654">654</th><td><u>#define	<dfn class="macro" id="_M/GEM_MIF_BASIC" data-ref="_M/GEM_MIF_BASIC">GEM_MIF_BASIC</dfn>		0xffff0000</u></td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><i>/*</i></td></tr>
<tr><th id="658">658</th><td><i> * PCS/Serialink Registers</i></td></tr>
<tr><th id="659">659</th><td><i> * Section 3.1.6</i></td></tr>
<tr><th id="660">660</th><td><i> * DO NOT TOUCH THESE REGISTERS ON ERI -- IT HARD HANGS.</i></td></tr>
<tr><th id="661">661</th><td><i> */</i></td></tr>
<tr><th id="662">662</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONTROL" data-ref="_M/GEM_MII_CONTROL">GEM_MII_CONTROL</dfn>		0x9000		/* PCS MII Control */</u></td></tr>
<tr><th id="663">663</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_STATUS" data-ref="_M/GEM_MII_STATUS">GEM_MII_STATUS</dfn>		0x9004		/* PCS MII Status */</u></td></tr>
<tr><th id="664">664</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_ANAR" data-ref="_M/GEM_MII_ANAR">GEM_MII_ANAR</dfn>		0x9008		/* PCS MII Advertisement */</u></td></tr>
<tr><th id="665">665</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_ANLPAR" data-ref="_M/GEM_MII_ANLPAR">GEM_MII_ANLPAR</dfn>		0x900c		/* PCS MII Link Partner</u></td></tr>
<tr><th id="666">666</th><td><u>						   Ability */</u></td></tr>
<tr><th id="667">667</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONFIG" data-ref="_M/GEM_MII_CONFIG">GEM_MII_CONFIG</dfn>		0x9010		/* PCS Configuration */</u></td></tr>
<tr><th id="668">668</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_STATE_MACHINE" data-ref="_M/GEM_MII_STATE_MACHINE">GEM_MII_STATE_MACHINE</dfn>	0x9014		/* PCS State Machine */</u></td></tr>
<tr><th id="669">669</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_INTERRUP_STATUS" data-ref="_M/GEM_MII_INTERRUP_STATUS">GEM_MII_INTERRUP_STATUS</dfn>	0x9018		/* PCS Interrupt Status */</u></td></tr>
<tr><th id="670">670</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_DATAPATH_MODE" data-ref="_M/GEM_MII_DATAPATH_MODE">GEM_MII_DATAPATH_MODE</dfn>	0x9050		/* Datapath Mode Register */</u></td></tr>
<tr><th id="671">671</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_CONTROL" data-ref="_M/GEM_MII_SLINK_CONTROL">GEM_MII_SLINK_CONTROL</dfn>	0x9054		/* Serialink Control */</u></td></tr>
<tr><th id="672">672</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_OUTPUT_SELECT" data-ref="_M/GEM_MII_OUTPUT_SELECT">GEM_MII_OUTPUT_SELECT</dfn>	0x9058		/* Share Output Select */</u></td></tr>
<tr><th id="673">673</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_STATUS" data-ref="_M/GEM_MII_SLINK_STATUS">GEM_MII_SLINK_STATUS</dfn>	0x905c		/* Serialink Status */</u></td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><i>/*</i></td></tr>
<tr><th id="677">677</th><td><i> * Bits in GEM_MII_CONTROL register</i></td></tr>
<tr><th id="678">678</th><td><i> * PCS "BMCR" (Basic Mode Control Reg)</i></td></tr>
<tr><th id="679">679</th><td><i> * Default: 0x1040</i></td></tr>
<tr><th id="680">680</th><td><i> * AUTONEG and RESET self clear when relevant process is completed.</i></td></tr>
<tr><th id="681">681</th><td><i> */</i></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/GEM_MII_1GB_SPEED_SEL" data-ref="_M/GEM_MII_1GB_SPEED_SEL">GEM_MII_1GB_SPEED_SEL</dfn>	0x00000040	/* 1000Mb/s, always 1 */</u></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONTROL_COL_TST" data-ref="_M/GEM_MII_CONTROL_COL_TST">GEM_MII_CONTROL_COL_TST</dfn>	0x00000080	/* collision test */</u></td></tr>
<tr><th id="684">684</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONTROL_FDUPLEX" data-ref="_M/GEM_MII_CONTROL_FDUPLEX">GEM_MII_CONTROL_FDUPLEX</dfn>	0x00000100	/* full duplex, always 0 */</u></td></tr>
<tr><th id="685">685</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONTROL_RAN" data-ref="_M/GEM_MII_CONTROL_RAN">GEM_MII_CONTROL_RAN</dfn>	0x00000200	/* restart auto negotiation */</u></td></tr>
<tr><th id="686">686</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONTROL_ISOLATE" data-ref="_M/GEM_MII_CONTROL_ISOLATE">GEM_MII_CONTROL_ISOLATE</dfn>	0x00000400	/* isolate PHY, ignored */</u></td></tr>
<tr><th id="687">687</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONTROL_POWERDN" data-ref="_M/GEM_MII_CONTROL_POWERDN">GEM_MII_CONTROL_POWERDN</dfn>	0x00000800	/* power down, ignored */</u></td></tr>
<tr><th id="688">688</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONTROL_AUTONEG" data-ref="_M/GEM_MII_CONTROL_AUTONEG">GEM_MII_CONTROL_AUTONEG</dfn>	0x00001000	/* auto negotiation enabled */</u></td></tr>
<tr><th id="689">689</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONTROL_SPEED" data-ref="_M/GEM_MII_CONTROL_SPEED">GEM_MII_CONTROL_SPEED</dfn>	0x00002000	/* speed select, ignored */</u></td></tr>
<tr><th id="690">690</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONTROL_LOOPBK" data-ref="_M/GEM_MII_CONTROL_LOOPBK">GEM_MII_CONTROL_LOOPBK</dfn>	0x00004000	/* Serialink loopback */</u></td></tr>
<tr><th id="691">691</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONTROL_RESET" data-ref="_M/GEM_MII_CONTROL_RESET">GEM_MII_CONTROL_RESET</dfn>	0x00008000	/* Reset PCS */</u></td></tr>
<tr><th id="692">692</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONTROL_BITS" data-ref="_M/GEM_MII_CONTROL_BITS">GEM_MII_CONTROL_BITS</dfn>	"\177\020b\7COLTST\0b\x8_FD\0b\x9RAN\0" \</u></td></tr>
<tr><th id="693">693</th><td><u>				"b\xaISOLATE\0b\xbPWRDWN\0b\xc_ANEG\0" \</u></td></tr>
<tr><th id="694">694</th><td><u>				"b\xdGIGE\0b\xeLOOP\0b\xfRESET\0\0"</u></td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><i>/*</i></td></tr>
<tr><th id="698">698</th><td><i> * Bits in GEM_MII_STATUS register.</i></td></tr>
<tr><th id="699">699</th><td><i> * PCS "BMSR" (Basic Mode Status Reg)</i></td></tr>
<tr><th id="700">700</th><td><i> * Default: 0x0108</i></td></tr>
<tr><th id="701">701</th><td><i> */</i></td></tr>
<tr><th id="702">702</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_STATUS_EXTCAP" data-ref="_M/GEM_MII_STATUS_EXTCAP">GEM_MII_STATUS_EXTCAP</dfn>	0x00000001	/* extended capability, always 0 */</u></td></tr>
<tr><th id="703">703</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_STATUS_JABBER" data-ref="_M/GEM_MII_STATUS_JABBER">GEM_MII_STATUS_JABBER</dfn>	0x00000002	/* jabber detected, always 0 */</u></td></tr>
<tr><th id="704">704</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_STATUS_LINK_STS" data-ref="_M/GEM_MII_STATUS_LINK_STS">GEM_MII_STATUS_LINK_STS</dfn>	0x00000004	/* link status, 1=up */</u></td></tr>
<tr><th id="705">705</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_STATUS_ACFG" data-ref="_M/GEM_MII_STATUS_ACFG">GEM_MII_STATUS_ACFG</dfn>	0x00000008	/* can auto neg, always 1 */</u></td></tr>
<tr><th id="706">706</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_STATUS_REM_FLT" data-ref="_M/GEM_MII_STATUS_REM_FLT">GEM_MII_STATUS_REM_FLT</dfn>	0x00000010	/* remote fault detected */</u></td></tr>
<tr><th id="707">707</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_STATUS_ANEG_CPT" data-ref="_M/GEM_MII_STATUS_ANEG_CPT">GEM_MII_STATUS_ANEG_CPT</dfn>	0x00000020	/* auto negotiate complete */</u></td></tr>
<tr><th id="708">708</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_STATUS_EXT_STS" data-ref="_M/GEM_MII_STATUS_EXT_STS">GEM_MII_STATUS_EXT_STS</dfn>	0x00000100	/* Is 1000Base-X, always 1 */</u></td></tr>
<tr><th id="709">709</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_STATUS_GB_HDX" data-ref="_M/GEM_MII_STATUS_GB_HDX">GEM_MII_STATUS_GB_HDX</dfn>	0x00000200	/* can perform GBit HDX */</u></td></tr>
<tr><th id="710">710</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_STATUS_GB_FDX" data-ref="_M/GEM_MII_STATUS_GB_FDX">GEM_MII_STATUS_GB_FDX</dfn>	0x00000400	/* can perform GBit FDX */</u></td></tr>
<tr><th id="711">711</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_STATUS_BITS" data-ref="_M/GEM_MII_STATUS_BITS">GEM_MII_STATUS_BITS</dfn>	"\177\020b\0EXTCAP\0b\1JABBER\0b\2LINKSTS\0" \</u></td></tr>
<tr><th id="712">712</th><td><u>				"b\3ACFG\0b\4REMFLT\0b\5ANEGCPT\0b\x9GBHDX\0" \</u></td></tr>
<tr><th id="713">713</th><td><u>				"b\xaGBFDX\0\0"</u></td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><i>/*</i></td></tr>
<tr><th id="717">717</th><td><i> * Bits in GEM_MII_ANAR and GEM_MII_ANLPAR registers</i></td></tr>
<tr><th id="718">718</th><td><i> * GEM_MII_ANAR contains our capabilities for auto- negotiation</i></td></tr>
<tr><th id="719">719</th><td><i> * (Default: 0x00e0) and GEM_MII_ANLPAR contains the link partners</i></td></tr>
<tr><th id="720">720</th><td><i> * abilities and is only valid after auto-negotiation completes.</i></td></tr>
<tr><th id="721">721</th><td><i> */</i></td></tr>
<tr><th id="722">722</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_ANEG_FUL_DUPLX" data-ref="_M/GEM_MII_ANEG_FUL_DUPLX">GEM_MII_ANEG_FUL_DUPLX</dfn>	0x00000020	/* can do 1000Base-X FDX */</u></td></tr>
<tr><th id="723">723</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_ANEG_HLF_DUPLX" data-ref="_M/GEM_MII_ANEG_HLF_DUPLX">GEM_MII_ANEG_HLF_DUPLX</dfn>	0x00000040	/* can do 1000Base-X HDX */</u></td></tr>
<tr><th id="724">724</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_ANEG_SYM_PAUSE" data-ref="_M/GEM_MII_ANEG_SYM_PAUSE">GEM_MII_ANEG_SYM_PAUSE</dfn>	0x00000080	/* can do symmetric pause */</u></td></tr>
<tr><th id="725">725</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_ANEG_ASYM_PAUSE" data-ref="_M/GEM_MII_ANEG_ASYM_PAUSE">GEM_MII_ANEG_ASYM_PAUSE</dfn>	0x00000100	/* can do asymmetric pause */</u></td></tr>
<tr><th id="726">726</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_ANEG_RF" data-ref="_M/GEM_MII_ANEG_RF">GEM_MII_ANEG_RF</dfn>		0x00003000	/* advertise remote fault */</u></td></tr>
<tr><th id="727">727</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_ANEG_ACK" data-ref="_M/GEM_MII_ANEG_ACK">GEM_MII_ANEG_ACK</dfn>	0x00004000	/* ack reception of</u></td></tr>
<tr><th id="728">728</th><td><u>						   Link Partner Capability */</u></td></tr>
<tr><th id="729">729</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_ANEG_NP" data-ref="_M/GEM_MII_ANEG_NP">GEM_MII_ANEG_NP</dfn>		0x00008000	/* next page bit, always 0 */</u></td></tr>
<tr><th id="730">730</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_ANEG_BITS" data-ref="_M/GEM_MII_ANEG_BITS">GEM_MII_ANEG_BITS</dfn>	"\177\020b\5FDX\0b\6HDX\0b\7SYMPAUSE\0" \</u></td></tr>
<tr><th id="731">731</th><td><u>				"\b\x8_ASYMPAUSE\0\b\xdREMFLT\0\b\xeLPACK\0" \</u></td></tr>
<tr><th id="732">732</th><td><u>				"\b\xfNPBIT\0\0"</u></td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td><i>/*</i></td></tr>
<tr><th id="736">736</th><td><i> * Bits in GEM_MII_CONFIG register</i></td></tr>
<tr><th id="737">737</th><td><i> * Default: 0x0</i></td></tr>
<tr><th id="738">738</th><td><i> * GEM_MII_CONFIG_ENABLE must be 0 when modifiying the GEM_MII_ANAR</i></td></tr>
<tr><th id="739">739</th><td><i> * register.  To isolate the MC from the media, set this bit to 0 and</i></td></tr>
<tr><th id="740">740</th><td><i> * restart auto-negotiation in GEM_MII_CONTROL.</i></td></tr>
<tr><th id="741">741</th><td><i> */</i></td></tr>
<tr><th id="742">742</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONFIG_ENABLE" data-ref="_M/GEM_MII_CONFIG_ENABLE">GEM_MII_CONFIG_ENABLE</dfn>	0x00000001	/* Enable PCS */</u></td></tr>
<tr><th id="743">743</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONFIG_SDO" data-ref="_M/GEM_MII_CONFIG_SDO">GEM_MII_CONFIG_SDO</dfn>	0x00000002	/* Signal Detect Override */</u></td></tr>
<tr><th id="744">744</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONFIG_SDL" data-ref="_M/GEM_MII_CONFIG_SDL">GEM_MII_CONFIG_SDL</dfn>	0x00000004	/* Signal Detect active low */</u></td></tr>
<tr><th id="745">745</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONFIG_TIMER" data-ref="_M/GEM_MII_CONFIG_TIMER">GEM_MII_CONFIG_TIMER</dfn>	0x0000000e	/* link monitor timer values */</u></td></tr>
<tr><th id="746">746</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONFIG_JS" data-ref="_M/GEM_MII_CONFIG_JS">GEM_MII_CONFIG_JS</dfn>	0x00000018	/* Jitter Study, 0 normal</u></td></tr>
<tr><th id="747">747</th><td><u>						 * 1 high freq, 2 low freq */</u></td></tr>
<tr><th id="748">748</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONFIG_ANTO" data-ref="_M/GEM_MII_CONFIG_ANTO">GEM_MII_CONFIG_ANTO</dfn>	0x00000020	/* 10ms ANEG timer override */</u></td></tr>
<tr><th id="749">749</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_CONFIG_BITS" data-ref="_M/GEM_MII_CONFIG_BITS">GEM_MII_CONFIG_BITS</dfn>	"\177\020b\0PCSENA\0\0"</u></td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><i>/*</i></td></tr>
<tr><th id="753">753</th><td><i> * Bits in GEM_MII_STATE_MACHINE register</i></td></tr>
<tr><th id="754">754</th><td><i> * XXX These are best guesses from observed behavior.</i></td></tr>
<tr><th id="755">755</th><td><i> */</i></td></tr>
<tr><th id="756">756</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_FSM_STOP" data-ref="_M/GEM_MII_FSM_STOP">GEM_MII_FSM_STOP</dfn>	0x00000000	/* stopped */</u></td></tr>
<tr><th id="757">757</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_FSM_RUN" data-ref="_M/GEM_MII_FSM_RUN">GEM_MII_FSM_RUN</dfn>		0x00000001	/* running */</u></td></tr>
<tr><th id="758">758</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_FSM_UNKWN" data-ref="_M/GEM_MII_FSM_UNKWN">GEM_MII_FSM_UNKWN</dfn>	0x00000100	/* unknown */</u></td></tr>
<tr><th id="759">759</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_FSM_DONE" data-ref="_M/GEM_MII_FSM_DONE">GEM_MII_FSM_DONE</dfn>	0x00000101	/* complete */</u></td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td><i>/*</i></td></tr>
<tr><th id="763">763</th><td><i> * Bits in GEM_MII_INTERRUP_STATUS register</i></td></tr>
<tr><th id="764">764</th><td><i> * No mask register; mask with the global interrupt mask register.</i></td></tr>
<tr><th id="765">765</th><td><i> */</i></td></tr>
<tr><th id="766">766</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_INTERRUP_LINK" data-ref="_M/GEM_MII_INTERRUP_LINK">GEM_MII_INTERRUP_LINK</dfn>	0x00000004	/* PCS link status change */</u></td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><i>/*</i></td></tr>
<tr><th id="770">770</th><td><i> * Bits in GEM_MII_DATAPATH_MODE register</i></td></tr>
<tr><th id="771">771</th><td><i> * Default: none</i></td></tr>
<tr><th id="772">772</th><td><i> */</i></td></tr>
<tr><th id="773">773</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_DATAPATH_SERIAL" data-ref="_M/GEM_MII_DATAPATH_SERIAL">GEM_MII_DATAPATH_SERIAL</dfn>	0x00000001	/* Use internal Serialink */</u></td></tr>
<tr><th id="774">774</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_DATAPATH_SERDES" data-ref="_M/GEM_MII_DATAPATH_SERDES">GEM_MII_DATAPATH_SERDES</dfn>	0x00000002	/* Use PCS via 10bit interfac */</u></td></tr>
<tr><th id="775">775</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_DATAPATH_MII" data-ref="_M/GEM_MII_DATAPATH_MII">GEM_MII_DATAPATH_MII</dfn>	0x00000004	/* Use {G}MII, not PCS */</u></td></tr>
<tr><th id="776">776</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_DATAPATH_MIIOUT" data-ref="_M/GEM_MII_DATAPATH_MIIOUT">GEM_MII_DATAPATH_MIIOUT</dfn>	0x00000008	/* Set serial output on GMII */</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/GEM_MII_DATAPATH_BITS" data-ref="_M/GEM_MII_DATAPATH_BITS">GEM_MII_DATAPATH_BITS</dfn>	"\177\020"				\</u></td></tr>
<tr><th id="778">778</th><td><u>				"b\0SERIAL\0b\1SERDES\0b\2MII\0b\3MIIOUT\0\0"</u></td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td><i>/*</i></td></tr>
<tr><th id="782">782</th><td><i> * Bits in GEM_MII_SLINK_CONTROL register</i></td></tr>
<tr><th id="783">783</th><td><i> * Default: 0x000</i></td></tr>
<tr><th id="784">784</th><td><i> */</i></td></tr>
<tr><th id="785">785</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_LOOPBACK" data-ref="_M/GEM_MII_SLINK_LOOPBACK">GEM_MII_SLINK_LOOPBACK</dfn>	0x00000001	/* enable loopback on Serialink</u></td></tr>
<tr><th id="786">786</th><td><u>						   disable loopback on SERDES */</u></td></tr>
<tr><th id="787">787</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_EN_SYNC_D" data-ref="_M/GEM_MII_SLINK_EN_SYNC_D">GEM_MII_SLINK_EN_SYNC_D</dfn>	0x00000002	/* enable sync detection */</u></td></tr>
<tr><th id="788">788</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_LOCK_REF" data-ref="_M/GEM_MII_SLINK_LOCK_REF">GEM_MII_SLINK_LOCK_REF</dfn>	0x00000004	/* lock reference clock */</u></td></tr>
<tr><th id="789">789</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_EMPHASIS" data-ref="_M/GEM_MII_SLINK_EMPHASIS">GEM_MII_SLINK_EMPHASIS</dfn>	0x00000018	/* enable emphasis */</u></td></tr>
<tr><th id="790">790</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_SELFTEST" data-ref="_M/GEM_MII_SLINK_SELFTEST">GEM_MII_SLINK_SELFTEST</dfn>	0x000001c0</u></td></tr>
<tr><th id="791">791</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_POWER_OFF" data-ref="_M/GEM_MII_SLINK_POWER_OFF">GEM_MII_SLINK_POWER_OFF</dfn>	0x00000200	/* Power down Serialink block */</u></td></tr>
<tr><th id="792">792</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_RX_ZERO" data-ref="_M/GEM_MII_SLINK_RX_ZERO">GEM_MII_SLINK_RX_ZERO</dfn>	0x00000c00	/* PLL input to Serialink */</u></td></tr>
<tr><th id="793">793</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_RX_POLL" data-ref="_M/GEM_MII_SLINK_RX_POLL">GEM_MII_SLINK_RX_POLL</dfn>	0x00003000	/* PLL input to Serialink */</u></td></tr>
<tr><th id="794">794</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_TX_ZERO" data-ref="_M/GEM_MII_SLINK_TX_ZERO">GEM_MII_SLINK_TX_ZERO</dfn>	0x0000c000	/* PLL input to Serialink */</u></td></tr>
<tr><th id="795">795</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_TX_POLL" data-ref="_M/GEM_MII_SLINK_TX_POLL">GEM_MII_SLINK_TX_POLL</dfn>	0x00030000	/* PLL input to Serialink */</u></td></tr>
<tr><th id="796">796</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_CONTROL_BITS" data-ref="_M/GEM_MII_SLINK_CONTROL_BITS">GEM_MII_SLINK_CONTROL_BITS</dfn>					\</u></td></tr>
<tr><th id="797">797</th><td><u>				"\177\020b\0LOOP\0b\1ENASYNC\0b\2LOCKREF" \</u></td></tr>
<tr><th id="798">798</th><td><u>				"\0b\3EMPHASIS1\0b\4EMPHASIS2\0b\x9PWRDWN\0\0"</u></td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td><i>/*</i></td></tr>
<tr><th id="802">802</th><td><i> * Bits in GEM_MII_OUTPUT_SELECT register</i></td></tr>
<tr><th id="803">803</th><td><i> * Default: 0x0</i></td></tr>
<tr><th id="804">804</th><td><i> */</i></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/GEM_MII_PROM_ADDR" data-ref="_M/GEM_MII_PROM_ADDR">GEM_MII_PROM_ADDR</dfn>	0x00000003	/* Test output multiplexor */</u></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td><i>/*</i></td></tr>
<tr><th id="809">809</th><td><i> * Bits in GEM_MII_SLINK_STATUS register</i></td></tr>
<tr><th id="810">810</th><td><i> * Default: 0x0</i></td></tr>
<tr><th id="811">811</th><td><i> */</i></td></tr>
<tr><th id="812">812</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_TEST" data-ref="_M/GEM_MII_SLINK_TEST">GEM_MII_SLINK_TEST</dfn>	0x00000000	/* undergoing test */</u></td></tr>
<tr><th id="813">813</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_LOCKED" data-ref="_M/GEM_MII_SLINK_LOCKED">GEM_MII_SLINK_LOCKED</dfn>	0x00000001	/* waiting 500us lockrefn */</u></td></tr>
<tr><th id="814">814</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_COMMA" data-ref="_M/GEM_MII_SLINK_COMMA">GEM_MII_SLINK_COMMA</dfn>	0x00000002	/* waiting for comma detect */</u></td></tr>
<tr><th id="815">815</th><td><u>#define	<dfn class="macro" id="_M/GEM_MII_SLINK_SYNC" data-ref="_M/GEM_MII_SLINK_SYNC">GEM_MII_SLINK_SYNC</dfn>	0x00000003	/* recv data synchronized */</u></td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td><i>/*</i></td></tr>
<tr><th id="819">819</th><td><i> * PCI Expansion ROM runtime access</i></td></tr>
<tr><th id="820">820</th><td><i> * Sun GEMs map a 1MB space for the PCI Expansion ROM as the second half</i></td></tr>
<tr><th id="821">821</th><td><i> * of the first register bank, although they only support up to 64KB ROMs.</i></td></tr>
<tr><th id="822">822</th><td><i> */</i></td></tr>
<tr><th id="823">823</th><td><u>#define	<dfn class="macro" id="_M/GEM_PCI_ROM_OFFSET" data-ref="_M/GEM_PCI_ROM_OFFSET">GEM_PCI_ROM_OFFSET</dfn>	0x100000</u></td></tr>
<tr><th id="824">824</th><td><u>#define	<dfn class="macro" id="_M/GEM_PCI_ROM_SIZE" data-ref="_M/GEM_PCI_ROM_SIZE">GEM_PCI_ROM_SIZE</dfn>	0x10000</u></td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><i>/* Wired GEM PHY addresses */</i></td></tr>
<tr><th id="828">828</th><td><u>#define	<dfn class="macro" id="_M/GEM_PHYAD_INTERNAL" data-ref="_M/GEM_PHYAD_INTERNAL">GEM_PHYAD_INTERNAL</dfn>	1</u></td></tr>
<tr><th id="829">829</th><td><u>#define	<dfn class="macro" id="_M/GEM_PHYAD_EXTERNAL" data-ref="_M/GEM_PHYAD_EXTERNAL">GEM_PHYAD_EXTERNAL</dfn>	0</u></td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td><i>/*</i></td></tr>
<tr><th id="832">832</th><td><i> * GEM descriptor table structures.</i></td></tr>
<tr><th id="833">833</th><td><i> */</i></td></tr>
<tr><th id="834">834</th><td><b>struct</b> <dfn class="type def" id="gem_desc" title='gem_desc' data-ref="gem_desc" data-ref-filename="gem_desc">gem_desc</dfn> {</td></tr>
<tr><th id="835">835</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="gem_desc::gd_flags" title='gem_desc::gd_flags' data-ref="gem_desc::gd_flags" data-ref-filename="gem_desc..gd_flags">gd_flags</dfn>;</td></tr>
<tr><th id="836">836</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="gem_desc::gd_addr" title='gem_desc::gd_addr' data-ref="gem_desc::gd_addr" data-ref-filename="gem_desc..gd_addr">gd_addr</dfn>;</td></tr>
<tr><th id="837">837</th><td>};</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td><i>/* Transmit flags */</i></td></tr>
<tr><th id="840">840</th><td><u>#define	<dfn class="macro" id="_M/GEM_TD_BUFSIZE" data-ref="_M/GEM_TD_BUFSIZE">GEM_TD_BUFSIZE</dfn>		0x0000000000007fffLL</u></td></tr>
<tr><th id="841">841</th><td><u>#define	<dfn class="macro" id="_M/GEM_TD_CXSUM_START" data-ref="_M/GEM_TD_CXSUM_START">GEM_TD_CXSUM_START</dfn>	0x00000000001f8000LL	/* Cxsum start offset */</u></td></tr>
<tr><th id="842">842</th><td><u>#define	<dfn class="macro" id="_M/GEM_TD_CXSUM_STARTSHFT" data-ref="_M/GEM_TD_CXSUM_STARTSHFT">GEM_TD_CXSUM_STARTSHFT</dfn>	15</u></td></tr>
<tr><th id="843">843</th><td><u>#define	<dfn class="macro" id="_M/GEM_TD_CXSUM_STUFF" data-ref="_M/GEM_TD_CXSUM_STUFF">GEM_TD_CXSUM_STUFF</dfn>	0x000000001fe00000LL	/* Cxsum stuff offset */</u></td></tr>
<tr><th id="844">844</th><td><u>#define	<dfn class="macro" id="_M/GEM_TD_CXSUM_STUFFSHFT" data-ref="_M/GEM_TD_CXSUM_STUFFSHFT">GEM_TD_CXSUM_STUFFSHFT</dfn>	21</u></td></tr>
<tr><th id="845">845</th><td><u>#define	<dfn class="macro" id="_M/GEM_TD_CXSUM_ENABLE" data-ref="_M/GEM_TD_CXSUM_ENABLE">GEM_TD_CXSUM_ENABLE</dfn>	0x0000000020000000LL	/* Cxsum generation enable */</u></td></tr>
<tr><th id="846">846</th><td><u>#define	<dfn class="macro" id="_M/GEM_TD_END_OF_PACKET" data-ref="_M/GEM_TD_END_OF_PACKET">GEM_TD_END_OF_PACKET</dfn>	0x0000000040000000LL</u></td></tr>
<tr><th id="847">847</th><td><u>#define	<dfn class="macro" id="_M/GEM_TD_START_OF_PACKET" data-ref="_M/GEM_TD_START_OF_PACKET">GEM_TD_START_OF_PACKET</dfn>	0x0000000080000000LL</u></td></tr>
<tr><th id="848">848</th><td><u>#define	<dfn class="macro" id="_M/GEM_TD_INTERRUPT_ME" data-ref="_M/GEM_TD_INTERRUPT_ME">GEM_TD_INTERRUPT_ME</dfn>	0x0000000100000000LL	/* Interrupt me now */</u></td></tr>
<tr><th id="849">849</th><td><u>#define	<dfn class="macro" id="_M/GEM_TD_NO_CRC" data-ref="_M/GEM_TD_NO_CRC">GEM_TD_NO_CRC</dfn>		0x0000000200000000LL	/* do not insert crc */</u></td></tr>
<tr><th id="850">850</th><td><i>/*</i></td></tr>
<tr><th id="851">851</th><td><i> * Only need to set GEM_TD_CXSUM_ENABLE, GEM_TD_CXSUM_STUFF,</i></td></tr>
<tr><th id="852">852</th><td><i> * GEM_TD_CXSUM_START, and GEM_TD_INTERRUPT_ME in 1st descriptor of a group.</i></td></tr>
<tr><th id="853">853</th><td><i> */</i></td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td><i>/* Receive flags */</i></td></tr>
<tr><th id="856">856</th><td><u>#define	<dfn class="macro" id="_M/GEM_RD_CHECKSUM" data-ref="_M/GEM_RD_CHECKSUM">GEM_RD_CHECKSUM</dfn>		0x000000000000ffffLL	/* is the complement */</u></td></tr>
<tr><th id="857">857</th><td><u>#define	<dfn class="macro" id="_M/GEM_RD_BUFSIZE" data-ref="_M/GEM_RD_BUFSIZE">GEM_RD_BUFSIZE</dfn>		0x000000007fff0000LL</u></td></tr>
<tr><th id="858">858</th><td><u>#define	<dfn class="macro" id="_M/GEM_RD_OWN" data-ref="_M/GEM_RD_OWN">GEM_RD_OWN</dfn>		0x0000000080000000LL	/* 1 - owned by h/w */</u></td></tr>
<tr><th id="859">859</th><td><u>#define	<dfn class="macro" id="_M/GEM_RD_HASHVAL" data-ref="_M/GEM_RD_HASHVAL">GEM_RD_HASHVAL</dfn>		0x0ffff00000000000LL</u></td></tr>
<tr><th id="860">860</th><td><u>#define	<dfn class="macro" id="_M/GEM_RD_HASH_PASS" data-ref="_M/GEM_RD_HASH_PASS">GEM_RD_HASH_PASS</dfn>	0x1000000000000000LL	/* passed hash filter */</u></td></tr>
<tr><th id="861">861</th><td><u>#define	<dfn class="macro" id="_M/GEM_RD_ALTERNATE_MAC" data-ref="_M/GEM_RD_ALTERNATE_MAC">GEM_RD_ALTERNATE_MAC</dfn>	0x2000000000000000LL	/* Alternate MAC adrs */</u></td></tr>
<tr><th id="862">862</th><td><u>#define	<dfn class="macro" id="_M/GEM_RD_BAD_CRC" data-ref="_M/GEM_RD_BAD_CRC">GEM_RD_BAD_CRC</dfn>		0x4000000000000000LL</u></td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td><u>#define	<dfn class="macro" id="_M/GEM_RD_BUFSHIFT" data-ref="_M/GEM_RD_BUFSHIFT">GEM_RD_BUFSHIFT</dfn>		16</u></td></tr>
<tr><th id="865">865</th><td><u>#define	<dfn class="macro" id="_M/GEM_RD_BUFLEN" data-ref="_M/GEM_RD_BUFLEN">GEM_RD_BUFLEN</dfn>(x)	(((x)&amp;GEM_RD_BUFSIZE)&gt;&gt;GEM_RD_BUFSHIFT)</u></td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td><u>#<span data-ppcond="32">endif</span></u></td></tr>
<tr><th id="868">868</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='gem.c.html'>netbsd/sys/dev/ic/gem.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
