0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.sim/sim_1/impl/timing/memory_cir_wrapper_tb_time_impl.v,1581957287,verilog,,,,RAM32X1S_HD1;RAM32X1S_UNIQ_BASE_;glbl;mem;mem_cir_wrapper;memdist_mem_gen_v8_0_11;memdist_mem_gen_v8_0_11_synth;memspram,,,,,,,,
C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.srcs/sim_1/imports/lab_4/memory_cir_wrapper_tb.sv,1581918971,systemVerilog,,,,memory_cir_wrapper_tb,,,,,,,,
