<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CLAAdder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CLAAdder8Bits.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLAAdder8Bits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLAAdder8Bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CLAAdder8Bits.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLAAdder8Bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CLAAdder8Bits.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLAAdder8Bits.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CLAAdder8Bits.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CLAAdder8Bits.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CLAAdder8Bits.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLAAdder8Bits.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CLAAdder8Bits.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLAAdder8Bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLAAdder8Bits.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CLAAdder8Bits.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CLAAdder8Bits.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CLAAdder8Bits.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CLAAdder8Bits.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLAAdder8Bits.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLAAdder8Bits_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CLAAdder8Bits_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CLAAdder8Bits_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CLAAdder8Bits_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CLAAdder8Bits_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CLAAdder8Bits_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLAAdder8Bits_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLAAdder8Bits_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CLAAdder8Bits_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CLAAdder8Bits_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLAAdder8Bits_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLAAdder8Bits_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CLAAdder8Bits_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLAAdder8Bits_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLAAdder8Bits_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CLAAdder8Bits_tb_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLAAdder8Bits_tb_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CLAAdder8Bits_tb_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLAAdder8Bits_tb_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLAAdder8Bits_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLAAdder8Bits_tb_stx_par.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CLAAdder8Bits_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLAAdder8Bits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/CLAAdder8Bits_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/CLAAdder8Bits_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/CLAAdder8Bits_timesim.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479485420" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479485420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479487625" xil_pn:in_ck="-1456082309395740407" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1479487625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLA.vhd"/>
      <outfile xil_pn:name="CLAAdder8Bits.vhd"/>
      <outfile xil_pn:name="CLAAdder8Bits_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479485618" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1198156374722112741" xil_pn:start_ts="1479485618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479485618" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2714299723547284007" xil_pn:start_ts="1479485618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479485420" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8367936066475778150" xil_pn:start_ts="1479485420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479487628" xil_pn:in_ck="-1456082309395740407" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1479487628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLA.vhd"/>
      <outfile xil_pn:name="CLAAdder8Bits.vhd"/>
      <outfile xil_pn:name="CLAAdder8Bits_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479487630" xil_pn:in_ck="-1456082309395740407" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6864428674036383052" xil_pn:start_ts="1479487628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLAAdder8Bits_tb_beh.prj"/>
      <outfile xil_pn:name="CLAAdder8Bits_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1479487630" xil_pn:in_ck="8641905365147857278" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7636048902953498425" xil_pn:start_ts="1479487630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLAAdder8Bits_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1479486129" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1479486129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479486129" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3189055161887892097" xil_pn:start_ts="1479486129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479486129" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8367936066475778150" xil_pn:start_ts="1479486129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479486129" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1479486129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479486129" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3286579633714728579" xil_pn:start_ts="1479486129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479486129" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1479486129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479486129" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="962207306601377072" xil_pn:start_ts="1479486129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479487942" xil_pn:in_ck="4720823286511295050" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2071738443377057123" xil_pn:start_ts="1479487935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLAAdder8Bits.lso"/>
      <outfile xil_pn:name="CLAAdder8Bits.ngc"/>
      <outfile xil_pn:name="CLAAdder8Bits.ngr"/>
      <outfile xil_pn:name="CLAAdder8Bits.prj"/>
      <outfile xil_pn:name="CLAAdder8Bits.stx"/>
      <outfile xil_pn:name="CLAAdder8Bits.syr"/>
      <outfile xil_pn:name="CLAAdder8Bits.xst"/>
      <outfile xil_pn:name="CLAAdder8Bits_tb_beh.prj"/>
      <outfile xil_pn:name="CLAAdder8Bits_tb_stx_beh.prj"/>
      <outfile xil_pn:name="CLAAdder8Bits_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1479486136" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2540254835248513262" xil_pn:start_ts="1479486136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479487948" xil_pn:in_ck="1040942134378513376" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8660792838972383283" xil_pn:start_ts="1479487942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLAAdder8Bits.bld"/>
      <outfile xil_pn:name="CLAAdder8Bits.ngd"/>
      <outfile xil_pn:name="CLAAdder8Bits_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479487993" xil_pn:in_ck="1040942134378513377" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1479487948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLAAdder8Bits.pcf"/>
      <outfile xil_pn:name="CLAAdder8Bits_map.map"/>
      <outfile xil_pn:name="CLAAdder8Bits_map.mrp"/>
      <outfile xil_pn:name="CLAAdder8Bits_map.ncd"/>
      <outfile xil_pn:name="CLAAdder8Bits_map.ngm"/>
      <outfile xil_pn:name="CLAAdder8Bits_map.xrpt"/>
      <outfile xil_pn:name="CLAAdder8Bits_summary.xml"/>
      <outfile xil_pn:name="CLAAdder8Bits_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479488045" xil_pn:in_ck="576789670852303738" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1479487993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLAAdder8Bits.ncd"/>
      <outfile xil_pn:name="CLAAdder8Bits.pad"/>
      <outfile xil_pn:name="CLAAdder8Bits.par"/>
      <outfile xil_pn:name="CLAAdder8Bits.ptwx"/>
      <outfile xil_pn:name="CLAAdder8Bits.unroutes"/>
      <outfile xil_pn:name="CLAAdder8Bits.xpi"/>
      <outfile xil_pn:name="CLAAdder8Bits_pad.csv"/>
      <outfile xil_pn:name="CLAAdder8Bits_pad.txt"/>
      <outfile xil_pn:name="CLAAdder8Bits_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479489027" xil_pn:in_ck="1040942134378513245" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-5838577721751242345" xil_pn:start_ts="1479489023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/CLAAdder8Bits_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/CLAAdder8Bits_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/CLAAdder8Bits_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479489027" xil_pn:in_ck="-2514111147715884928" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1479489027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLAAdder8Bits_tb.vhd"/>
      <outfile xil_pn:name="netgen/par/CLAAdder8Bits_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/CLAAdder8Bits_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479489031" xil_pn:in_ck="-5142842898457494974" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="2543730291785559980" xil_pn:start_ts="1479489027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLAAdder8Bits_tb_isim_par.exe"/>
      <outfile xil_pn:name="CLAAdder8Bits_tb_par.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1479489031" xil_pn:in_ck="8641905383083726482" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-6852961528849693062" xil_pn:start_ts="1479489031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLAAdder8Bits_tb_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1479488045" xil_pn:in_ck="1040942134378513245" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1479488042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLAAdder8Bits.twr"/>
      <outfile xil_pn:name="CLAAdder8Bits.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
