--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25 paths analyzed, 25 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.280ns.
--------------------------------------------------------------------------------
Slack:                  15.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_tl_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.668 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_tl_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X23Y61.SR      net (fanout=5)        3.246   M_reset_cond_out
    SLICE_X23Y61.CLK     Tsrck                 0.468   M_tl_q_0
                                                       M_tl_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (1.044ns logic, 3.246ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  15.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_to_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.668 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_to_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y61.SR      net (fanout=5)        3.246   M_reset_cond_out
    SLICE_X22Y61.CLK     Tsrck                 0.418   M_td_q_0
                                                       M_to_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (0.994ns logic, 3.246ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_tu_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.668 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_tu_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X23Y61.SR      net (fanout=5)        3.246   M_reset_cond_out
    SLICE_X23Y61.CLK     Tsrck                 0.410   M_tl_q_0
                                                       M_tu_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (0.986ns logic, 3.246ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  15.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_td_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.668 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_td_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X22Y61.SR      net (fanout=5)        3.246   M_reset_cond_out
    SLICE_X22Y61.CLK     Tsrck                 0.381   M_td_q_0
                                                       M_td_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (0.957ns logic, 3.246ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  15.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_tl1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.667 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_tl1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y61.SR      net (fanout=5)        2.983   M_reset_cond_out
    SLICE_X20Y61.CLK     Tsrck                 0.461   M_tl1_q_0
                                                       M_tl1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.020ns (1.037ns logic, 2.983ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  16.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_tl2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.667 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_tl2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y61.SR      net (fanout=5)        2.983   M_reset_cond_out
    SLICE_X21Y61.CLK     Tsrck                 0.410   M_tl2_q_0
                                                       M_tl2_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (0.986ns logic, 2.983ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  16.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rd/M_last_q (FF)
  Destination:          M_td_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.034ns (Levels of Logic = 1)
  Clock Path Skew:      -0.590ns (0.195 - 0.785)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rd/M_last_q to M_td_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y63.Q4     Tickq                 1.778   r_IBUF
                                                       rd/M_last_q
    SLICE_X22Y61.D1      net (fanout=1)        0.907   M_last_q_3
    SLICE_X22Y61.CLK     Tas                   0.349   M_td_q_0
                                                       M_td_q_0_rstpot
                                                       M_td_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (2.127ns logic, 0.907ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack:                  16.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_tl3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.504ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.661 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_tl3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y61.SR      net (fanout=5)        2.510   M_reset_cond_out
    SLICE_X18Y61.CLK     Tsrck                 0.418   M_tl3_q_0
                                                       M_tl3_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (0.994ns logic, 2.510ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  16.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3d/M_last_q (FF)
  Destination:          M_tl3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.799ns (Levels of Logic = 1)
  Clock Path Skew:      -0.590ns (0.193 - 0.783)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: l3d/M_last_q to M_tl3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y61.Q4      Tickq                 1.778   l3_IBUF
                                                       l3d/M_last_q
    SLICE_X18Y61.A2      net (fanout=1)        0.672   M_last_q
    SLICE_X18Y61.CLK     Tas                   0.349   M_tl3_q_0
                                                       M_tl3_q_0_rstpot
                                                       M_tl3_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (2.127ns logic, 0.672ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack:                  16.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               od/M_last_q (FF)
  Destination:          M_to_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.799ns (Levels of Logic = 1)
  Clock Path Skew:      -0.589ns (0.195 - 0.784)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: od/M_last_q to M_to_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   o_IBUF
                                                       od/M_last_q
    SLICE_X22Y61.A2      net (fanout=1)        0.672   M_last_q_2
    SLICE_X22Y61.CLK     Tas                   0.349   M_td_q_0
                                                       M_to_q_0_rstpot
                                                       M_to_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (2.127ns logic, 0.672ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack:                  16.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dd/M_last_q (FF)
  Destination:          M_td_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.759ns (Levels of Logic = 1)
  Clock Path Skew:      -0.589ns (0.195 - 0.784)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dd/M_last_q to M_td_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   d_IBUF
                                                       dd/M_last_q
    SLICE_X22Y61.D5      net (fanout=1)        0.632   M_last_q_5
    SLICE_X22Y61.CLK     Tas                   0.349   M_td_q_0
                                                       M_td_q_0_rstpot
                                                       M_td_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.759ns (2.127ns logic, 0.632ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack:                  16.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/M_last_q (FF)
  Destination:          M_tl_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.738ns (Levels of Logic = 1)
  Clock Path Skew:      -0.593ns (0.302 - 0.895)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/M_last_q to M_tl_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   l_IBUF
                                                       ld/M_last_q
    SLICE_X23Y61.D3      net (fanout=1)        0.587   M_last_q_4
    SLICE_X23Y61.CLK     Tas                   0.373   M_tl_q_0
                                                       M_tl_q_0_rstpot
                                                       M_tl_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (2.151ns logic, 0.587ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack:                  16.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l2d/M_last_q (FF)
  Destination:          M_tl2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.717ns (Levels of Logic = 1)
  Clock Path Skew:      -0.590ns (0.195 - 0.785)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: l2d/M_last_q to M_tl2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   l2_IBUF
                                                       l2d/M_last_q
    SLICE_X21Y61.A3      net (fanout=1)        0.566   M_last_q_0
    SLICE_X21Y61.CLK     Tas                   0.373   M_tl2_q_0
                                                       M_tl2_q_0_rstpot
                                                       M_tl2_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (2.151ns logic, 0.566ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack:                  16.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l1d/M_last_q (FF)
  Destination:          M_tl1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.671ns (Levels of Logic = 1)
  Clock Path Skew:      -0.589ns (0.195 - 0.784)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: l1d/M_last_q to M_tl1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y61.Q4     Tickq                 1.778   l1_IBUF
                                                       l1d/M_last_q
    SLICE_X20Y61.C3      net (fanout=1)        0.554   M_last_q_1
    SLICE_X20Y61.CLK     Tas                   0.339   M_tl1_q_0
                                                       M_tl1_q_0_rstpot
                                                       M_tl1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.671ns (2.117ns logic, 0.554ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Slack:                  16.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ud/M_last_q (FF)
  Destination:          M_tu_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.645ns (Levels of Logic = 1)
  Clock Path Skew:      -0.593ns (0.302 - 0.895)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ud/M_last_q to M_tu_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   u_IBUF
                                                       ud/M_last_q
    SLICE_X23Y61.A4      net (fanout=1)        0.494   M_last_q_6
    SLICE_X23Y61.CLK     Tas                   0.373   M_tl_q_0
                                                       M_tu_q_0_rstpot
                                                       M_tu_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.645ns (2.151ns logic, 0.494ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------
Slack:                  18.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_0 (FF)
  Destination:          reset_cond/M_stage_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.637ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_0 to reset_cond/M_stage_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_0
    SLICE_X12Y32.BX      net (fanout=1)        1.027   reset_cond/M_stage_q[0]
    SLICE_X12Y32.CLK     Tdick                 0.085   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.637ns (0.610ns logic, 1.027ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  18.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_1 (FF)
  Destination:          reset_cond/M_stage_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_1 to reset_cond/M_stage_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.525   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_1
    SLICE_X12Y32.CX      net (fanout=1)        0.692   reset_cond/M_stage_q[1]
    SLICE_X12Y32.CLK     Tdick                 0.085   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.610ns logic, 0.692ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  18.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_tl1_q_0 (FF)
  Destination:          M_tl1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_tl1_q_0 to M_tl1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y61.CQ      Tcko                  0.525   M_tl1_q_0
                                                       M_tl1_q_0
    SLICE_X20Y61.C5      net (fanout=2)        0.227   M_tl1_q_0
    SLICE_X20Y61.CLK     Tas                   0.339   M_tl1_q_0
                                                       M_tl1_q_0_rstpot
                                                       M_tl1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.864ns logic, 0.227ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack:                  18.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_2 (FF)
  Destination:          reset_cond/M_stage_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_2 to reset_cond/M_stage_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CQ      Tcko                  0.525   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_2
    SLICE_X12Y32.A4      net (fanout=1)        0.313   reset_cond/M_stage_q[2]
    SLICE_X12Y32.CLK     Tas                   0.200   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q[2]_rt
                                                       reset_cond/M_stage_q_3
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.725ns logic, 0.313ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack:                  18.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_tl3_q_0 (FF)
  Destination:          M_tl3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_tl3_q_0 to M_tl3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   M_tl3_q_0
                                                       M_tl3_q_0
    SLICE_X18Y61.A6      net (fanout=2)        0.157   M_tl3_q_0
    SLICE_X18Y61.CLK     Tas                   0.349   M_tl3_q_0
                                                       M_tl3_q_0_rstpot
                                                       M_tl3_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.825ns logic, 0.157ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------
Slack:                  18.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_td_q_0 (FF)
  Destination:          M_td_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_td_q_0 to M_td_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.DQ      Tcko                  0.476   M_td_q_0
                                                       M_td_q_0
    SLICE_X22Y61.D6      net (fanout=2)        0.157   M_td_q_0
    SLICE_X22Y61.CLK     Tas                   0.349   M_td_q_0
                                                       M_td_q_0_rstpot
                                                       M_td_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.825ns logic, 0.157ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------
Slack:                  18.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_to_q_0 (FF)
  Destination:          M_to_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      0.980ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_to_q_0 to M_to_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.AQ      Tcko                  0.476   M_td_q_0
                                                       M_to_q_0
    SLICE_X22Y61.A6      net (fanout=2)        0.155   M_to_q_0
    SLICE_X22Y61.CLK     Tas                   0.349   M_td_q_0
                                                       M_to_q_0_rstpot
                                                       M_to_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.980ns (0.825ns logic, 0.155ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------
Slack:                  19.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_tl2_q_0 (FF)
  Destination:          M_tl2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_tl2_q_0 to M_tl2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y61.AQ      Tcko                  0.430   M_tl2_q_0
                                                       M_tl2_q_0
    SLICE_X21Y61.A6      net (fanout=2)        0.152   M_tl2_q_0
    SLICE_X21Y61.CLK     Tas                   0.373   M_tl2_q_0
                                                       M_tl2_q_0_rstpot
                                                       M_tl2_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.803ns logic, 0.152ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------
Slack:                  19.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_tl_q_0 (FF)
  Destination:          M_tl_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_tl_q_0 to M_tl_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.DQ      Tcko                  0.430   M_tl_q_0
                                                       M_tl_q_0
    SLICE_X23Y61.D6      net (fanout=2)        0.152   M_tl_q_0
    SLICE_X23Y61.CLK     Tas                   0.373   M_tl_q_0
                                                       M_tl_q_0_rstpot
                                                       M_tl_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.803ns logic, 0.152ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------
Slack:                  19.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_tu_q_0 (FF)
  Destination:          M_tu_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_tu_q_0 to M_tu_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.AQ      Tcko                  0.430   M_tl_q_0
                                                       M_tu_q_0
    SLICE_X23Y61.A6      net (fanout=2)        0.152   M_tu_q_0
    SLICE_X23Y61.CLK     Tas                   0.373   M_tl_q_0
                                                       M_tu_q_0_rstpot
                                                       M_tu_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.803ns logic, 0.152ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: l_IBUF/CLK0
  Logical resource: ld/M_last_q/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: o_IBUF/CLK0
  Logical resource: od/M_last_q/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: r_IBUF/CLK0
  Logical resource: rd/M_last_q/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: u_IBUF/CLK0
  Logical resource: ud/M_last_q/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: l1_IBUF/CLK0
  Logical resource: l1d/M_last_q/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: l2_IBUF/CLK0
  Logical resource: l2d/M_last_q/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: l3_IBUF/CLK0
  Logical resource: l3d/M_last_q/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: d_IBUF/CLK0
  Logical resource: dd/M_last_q/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X12Y32.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_tl1_q_0/CLK
  Logical resource: M_tl1_q_0/CK
  Location pin: SLICE_X20Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_tl3_q_0/CLK
  Logical resource: M_tl3_q_0/CK
  Location pin: SLICE_X18Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_td_q_0/CLK
  Logical resource: M_to_q_0/CK
  Location pin: SLICE_X22Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_td_q_0/CLK
  Logical resource: M_td_q_0/CK
  Location pin: SLICE_X22Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_tl2_q_0/CLK
  Logical resource: M_tl2_q_0/CK
  Location pin: SLICE_X21Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_tl_q_0/CLK
  Logical resource: M_tu_q_0/CK
  Location pin: SLICE_X23Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_tl_q_0/CLK
  Logical resource: M_tl_q_0/CK
  Location pin: SLICE_X23Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.280|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 25 paths, 0 nets, and 38 connections

Design statistics:
   Minimum period:   4.280ns{1}   (Maximum frequency: 233.645MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 02 20:23:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



