#=========================================================================
# TCL Script File for Synthesis using Synopsys Design Compiler
#-------------------------------------------------------------------------

# 

# The makefile will generate various variables which we now read in
# and then display

# Fail-fast wrapper for dc_shell's internal / non-Tcl commands
# Because these don't respond to Tcl's catch mechanism
proc run_dc_cmd {cmd} {
  puts "Executing $cmd";
  set ret [eval $cmd];
  if {($ret == 0) || ($ret == {})} quit
  puts "Execution successful"
}

if { [catch {
  source $env(VERILOG_INPUT)
  
  echo "================================="
  echo ${DESIGN_RTL_DIR} "\n"
  echo ${DESIGN_RTL} "\n"
  echo ${DESIGN_TOPLEVEL} "\n"
  echo "================================="
  
  run_dc_cmd "set_host_options -max_cores 10"
  
  # The library setup is kept in a separate tcl file which we now source
  
  source libs.tcl
  
  set hdlin_sverilog_std                  2009
  set hdlin_ff_always_async_set_reset     true
  set hdlin_ff_always_sync_set_reset      true
  set hdlin_auto_save_templates           true
  #set hdlin_mux_size_limit 128
  # set hdlin_check_no_latch true
  set verilogout_show_unconnected_pins    true
  set compile_fix_multiple_port_ets       true
  
  set fsm_auto_inferring true
  set fsm_enable_state_minimization true
  set fsm_export_formality_state_info true
  
  # set hdlin_check_no_latch true
  run_dc_cmd "define_name_rules nameRules -restricted \"!@#$%^&*()\\-\" -case_insensitive"
  set verilogout_show_unconnected_pins "true"
  
  sh mkdir analyzed
  run_dc_cmd "define_design_lib WORK -path analyzed"
  
  # These two commands read in your verilog source and elaborate it
 
  run_dc_cmd "analyze -f sverilog {${DESIGN_RTL}} -vcs \"+define+USE_STDCELL_LATCH\""
  run_dc_cmd "elaborate -lib WORK ${DESIGN_TOPLEVEL} -update"
  #elaborate -lib WORK router -update
  
  run_dc_cmd "set_fix_multiple_port_nets -all -buffer_constants [get_designs *]"
  
  # This command will check your design for any errors
  
  run_dc_cmd "current_design ${DESIGN_TOPLEVEL}"
  run_dc_cmd "check_design"
  
  #ungroup rtr -flatten
  #ungroup -all -flatten
  
  run_dc_cmd "link"
  run_dc_cmd "uniquify"
  run_dc_cmd "check_design"
  
  # We now load in the constraints file
  
  source synth.sdc
  
  run_dc_cmd "report_timing -loops"
  
  # This actually does the synthesis. The -effort option indicates 
  # how much time the synthesizer should spend optimizing your design to
  # gates. Setting it to high means synthesis will take longer but will
  # probably produce better results.
  
  echo "======START COMPILATION===========================\n\n\n"
  run_dc_cmd "compile_ultra"
  echo "======END COMPILATION=============================\n\n\n"
  
  run_dc_cmd "report_area"
  run_dc_cmd "report_timing -significant_digits 3"
  
  # Used to exit the Design Compiler 
  quit
} ret ] } {
  puts "Script terminated with error message $ret"
  exit 1
}
