# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: naresh.r
RegisterNumber:  23005559
*/

CODE

![Alt text](<Screenshot 2023-12-14 075752-1.png>)

##TRUTH TABLE

![Alt text](<Screenshot 2023-12-14 081846-1.png>)
## RTL

![Alt text](<Screenshot 2023-12-14 081811.png>)
## Timing Diagram
![Alt text](<Screenshot 2023-12-14 081846.png>)
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
