WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2547203 heartbeat IPC: 3.92588 cumulative IPC: 3.92588 (Simulation time: 0 hr 1 min 41 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2547204 cumulative IPC: 3.92588 (Simulation time: 0 hr 1 min 41 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2547204 (Simulation time: 0 hr 1 min 41 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 7380742 heartbeat IPC: 2.06888 cumulative IPC: 2.06888 (Simulation time: 0 hr 4 min 35 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 13787731 heartbeat IPC: 1.5608 cumulative IPC: 1.77928 (Simulation time: 0 hr 8 min 10 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 19409300 heartbeat IPC: 1.77887 cumulative IPC: 1.77914 (Simulation time: 0 hr 11 min 30 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24970789 heartbeat IPC: 1.79808 cumulative IPC: 1.78384 (Simulation time: 0 hr 14 min 48 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 31087323 heartbeat IPC: 1.63492 cumulative IPC: 1.75192 (Simulation time: 0 hr 17 min 26 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 28540120 cumulative IPC: 1.75192 (Simulation time: 0 hr 17 min 26 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 28540120 (Simulation time: 0 hr 17 min 26 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.75192 instructions: 50000001 cycles: 28540120
CPU 0 Branch Prediction Accuracy: 90.2314% MPKI: 9.43456 Average ROB Occupancy at Mispredict: 31.0926
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.42804
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:     756020  HIT:     526292  MISS:     229728
LLC LOAD         ACCESS:     321083  HIT:     219919  MISS:     101164
LLC RFO          ACCESS:     264382  HIT:     135921  MISS:     128461
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     170447  HIT:     170446  MISS:          1
LLC TRANSLATION  ACCESS:        108  HIT:          6  MISS:        102
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 235.484 cycles
cpu0_DTLB TOTAL       ACCESS:    9415449  HIT:    9341765  MISS:      73684
cpu0_DTLB LOAD         ACCESS:    9415449  HIT:    9341765  MISS:      73684
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.74105 cycles
cpu0_ITLB TOTAL       ACCESS:       9478  HIT:       9456  MISS:         22
cpu0_ITLB LOAD         ACCESS:       9478  HIT:       9456  MISS:         22
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 125.5 cycles
cpu0_L1D TOTAL       ACCESS:   11388960  HIT:    6130841  MISS:    5258119
cpu0_L1D LOAD         ACCESS:    7560818  HIT:    4477426  MISS:    3083392
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3827040  HIT:    1652688  MISS:    2174352
cpu0_L1D TRANSLATION  ACCESS:       1102  HIT:        727  MISS:        375
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.3687 cycles
cpu0_L1I TOTAL       ACCESS:      12895  HIT:       9020  MISS:       3875
cpu0_L1I LOAD         ACCESS:      12895  HIT:       9020  MISS:       3875
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 87.3988 cycles
cpu0_L2C TOTAL       ACCESS:    1261608  HIT:     675958  MISS:     585650
cpu0_L2C LOAD         ACCESS:     630707  HIT:     309624  MISS:     321083
cpu0_L2C RFO          ACCESS:     279525  HIT:      15141  MISS:     264384
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     351241  HIT:     351166  MISS:         75
cpu0_L2C TRANSLATION  ACCESS:        135  HIT:         27  MISS:        108
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 112.792 cycles
cpu0_STLB TOTAL       ACCESS:      15744  HIT:      14887  MISS:        857
cpu0_STLB LOAD         ACCESS:      15744  HIT:      14887  MISS:        857
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 262.48 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     144209
  ROW_BUFFER_MISS:      85164
 AVG DBUS CONGESTED CYCLE:    3.92652
 WQ ROW_BUFFER_HIT:      11833
  ROW_BUFFER_MISS:      36446  FULL:          0

