#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri Mar 27 16:13:02 2015
# Process ID: 3900
# Log file: C:/Users/Ian/project_tubii_7020/edit_testmaster_v1_0.runs/synth_1/testmaster_v1_0.rds
# Journal file: C:/Users/Ian/project_tubii_7020/edit_testmaster_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source testmaster_v1_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg400-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   c:/Users/Ian/project_tubii_7020/testmaster_1.0
#   c:/Users/Ian/project_tubii_7020/testPulser_1.0
#   c:/Users/Ian/project_tubii_7020/triggerOut_1.0
#   c:/Users/Ian/project_tubii_7020/clockLogic_1.0
#   c:/Users/Ian/project_tubii_7020/triggerSplit_1.0
#   c:/Users/Ian/project_tubii_7020
# } [current_fileset]
# read_vhdl {
#   c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0_S00_AXI.vhd
#   c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0_M00_AXI.vhd
#   c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0.vhd
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Ian/project_tubii_7020/edit_testmaster_v1_0.data/wt [current_project]
# set_property parent.project_dir C:/Users/Ian/project_tubii_7020 [current_project]
# synth_design -top testmaster_v1_0 -part xc7z020clg400-1
Command: synth_design -top testmaster_v1_0 -part xc7z020clg400-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 234.688 ; gain = 86.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testmaster_v1_0' [c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0.vhd:83]
	Parameter C_M00_AXI_START_DATA_VALUE bound to: 32'b10101010000000000000000000000000 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 32'b01000000000000000000000000000000 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testmaster_v1_0_M00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0_M00_AXI.vhd:6' bound to instance 'testmaster_v1_0_M00_AXI_inst' of component 'testmaster_v1_0_M00_AXI' [c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'testmaster_v1_0_M00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0_M00_AXI.vhd:97]
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0_M00_AXI.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'testmaster_v1_0_M00_AXI__parameterized0' (1#1) [c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0_M00_AXI.vhd:97]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testmaster_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0_S00_AXI.vhd:6' bound to instance 'testmaster_v1_0_S00_AXI_inst' of component 'testmaster_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'testmaster_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0_S00_AXI.vhd:226]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0_S00_AXI.vhd:359]
INFO: [Synth 8-256] done synthesizing module 'testmaster_v1_0_S00_AXI__parameterized0' (2#1) [c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'testmaster_v1_0' (3#1) [c:/Users/Ian/project_tubii_7020/testmaster_1.0/hdl/testmaster_v1_0.vhd:83]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 268.008 ; gain = 119.355
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 268.008 ; gain = 119.355
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 550.125 ; gain = 401.473
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 17    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module testmaster_v1_0 
Detailed RTL Component Info : 
Module testmaster_v1_0_M00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 11    
Module testmaster_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/test_out_reg ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3917] design testmaster_v1_0 has port m00_axi_awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design testmaster_v1_0 has port m00_axi_awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design testmaster_v1_0 has port m00_axi_awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design testmaster_v1_0 has port m00_axi_wstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design testmaster_v1_0 has port m00_axi_wstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design testmaster_v1_0 has port m00_axi_wstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design testmaster_v1_0 has port m00_axi_wstrb[0] driven by constant 1
WARNING: [Synth 8-3917] design testmaster_v1_0 has port m00_axi_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design testmaster_v1_0 has port m00_axi_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design testmaster_v1_0 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-3331] design testmaster_v1_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design testmaster_v1_0 has unconnected port m00_axi_rresp[0]
WARNING: [Synth 8-3331] design testmaster_v1_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design testmaster_v1_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design testmaster_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design testmaster_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design testmaster_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design testmaster_v1_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design testmaster_v1_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design testmaster_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design testmaster_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design testmaster_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 560.793 ; gain = 412.141
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\testmaster_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\testmaster_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testmaster_v1_0_M00_AXI_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\testmaster_v1_0_M00_AXI_inst/axi_awaddr_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[31] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[30] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[29] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[28] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[27] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[26] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[25] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[24] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[23] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[22] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[21] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[20] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[19] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[18] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[17] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[16] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[15] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[14] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[13] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[12] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[11] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[10] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[9] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[8] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[7] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[6] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[5] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[4] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/expected_rdata_reg[3] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[31] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[30] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[29] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[28] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[27] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[26] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[25] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[24] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[23] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[22] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[21] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[20] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[19] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[18] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[17] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[16] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[15] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[14] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[13] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[12] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[11] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[10] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[9] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[8] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[7] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[6] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[5] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[4] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_M00_AXI_inst/axi_wdata_reg[3] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module testmaster_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testmaster_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module testmaster_v1_0.
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 582.301 ; gain = 433.648
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 582.301 ; gain = 433.648
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 582.301 ; gain = 433.648
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 582.301 ; gain = 433.648
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 582.301 ; gain = 433.648
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 582.301 ; gain = 433.648
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    21|
|3     |LUT1   |    68|
|4     |LUT2   |    15|
|5     |LUT3   |    16|
|6     |LUT4   |    13|
|7     |LUT5   |    12|
|8     |LUT6   |   204|
|9     |FDRE   |   260|
|10    |FDSE   |     2|
|11    |IBUF   |    89|
|12    |OBUF   |   154|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------------------------+------+
|      |Instance                       |Module                                  |Cells |
+------+-------------------------------+----------------------------------------+------+
|1     |top                            |                                        |   856|
|2     |  testmaster_v1_0_M00_AXI_inst |testmaster_v1_0_M00_AXI__parameterized0 |   231|
|3     |  testmaster_v1_0_S00_AXI_inst |testmaster_v1_0_S00_AXI__parameterized0 |   380|
+------+-------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 582.301 ; gain = 433.648
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 97 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 582.301 ; gain = 433.648
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 973.332 ; gain = 785.816
# write_checkpoint testmaster_v1_0.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file testmaster_v1_0_utilization_synth.rpt -pb testmaster_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.582 . Memory (MB): peak = 973.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 27 16:14:07 2015...
