{"Source Block": ["oh/mio/dv/dut_mio.v@65:75@HdlIdDef", "   wire\t\t\ttx_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\ttx_empty;\t\t// From mio of mio.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n   wire\t\t\ttx_prog_full;\t\t// From mio of mio.v\n   // End of automatics\n      \n   assign dut_active       = 1'b1;\n   assign datasize[CW-1:0] = PW/(2*NMIO);\n   assign divcfg           = 4'b1;   \n"], "Clone Blocks": [["oh/mio/dv/dut_mio.v@64:74", "   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\ttx_empty;\t\t// From mio of mio.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n   wire\t\t\ttx_prog_full;\t\t// From mio of mio.v\n   // End of automatics\n      \n   assign dut_active       = 1'b1;\n   assign datasize[CW-1:0] = PW/(2*NMIO);\n"], ["oh/mio/dv/dut_mio.v@68:78", "   wire\t\t\ttx_full;\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n   wire\t\t\ttx_prog_full;\t\t// From mio of mio.v\n   // End of automatics\n      \n   assign dut_active       = 1'b1;\n   assign datasize[CW-1:0] = PW/(2*NMIO);\n   assign divcfg           = 4'b1;   \n   assign clkout           = clk1;\n\n   /*\n"]], "Diff Content": {"Delete": [[70, "   wire\t\t\ttx_prog_full;\t\t// From mio of mio.v\n"]], "Add": []}}