ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"cyPm.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
  19              		.align	1
  20              		.thumb
  21              		.thumb_func
  22              		.type	CyPmHibSlpSaveSet, %function
  23              	CyPmHibSlpSaveSet:
  24              	.LFB11:
  25              		.file 1 ".\\Generated_Source\\PSoC5\\cyPm.c"
   1:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/cyPm.c **** * File Name: cyPm.c
   3:.\Generated_Source\PSoC5/cyPm.c **** * Version 4.20
   4:.\Generated_Source\PSoC5/cyPm.c **** *
   5:.\Generated_Source\PSoC5/cyPm.c **** * Description:
   6:.\Generated_Source\PSoC5/cyPm.c **** *  Provides an API for the power management.
   7:.\Generated_Source\PSoC5/cyPm.c **** *
   8:.\Generated_Source\PSoC5/cyPm.c **** * Note:
   9:.\Generated_Source\PSoC5/cyPm.c **** *  Documentation of the API's in this file is located in the
  10:.\Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
  11:.\Generated_Source\PSoC5/cyPm.c **** *
  12:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  13:.\Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2014, Cypress Semiconductor Corporation.  All rights reserved.
  14:.\Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:.\Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:.\Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  17:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  18:.\Generated_Source\PSoC5/cyPm.c **** 
  19:.\Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  20:.\Generated_Source\PSoC5/cyPm.c **** 
  21:.\Generated_Source\PSoC5/cyPm.c **** 
  22:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:.\Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  24:.\Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  25:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:.\Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:.\Generated_Source\PSoC5/cyPm.c **** 
  28:.\Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:.\Generated_Source\PSoC5/cyPm.c **** 
  30:.\Generated_Source\PSoC5/cyPm.c **** 
  31:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  32:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 2


  33:.\Generated_Source\PSoC5/cyPm.c **** 
  34:.\Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:.\Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:.\Generated_Source\PSoC5/cyPm.c **** 
  37:.\Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:.\Generated_Source\PSoC5/cyPm.c **** 
  41:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:.\Generated_Source\PSoC5/cyPm.c **** 
  44:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:.\Generated_Source\PSoC5/cyPm.c **** 
  47:.\Generated_Source\PSoC5/cyPm.c **** 
  48:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  51:.\Generated_Source\PSoC5/cyPm.c **** *
  52:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
  53:.\Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  54:.\Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  55:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  56:.\Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  57:.\Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  58:.\Generated_Source\PSoC5/cyPm.c **** *
  59:.\Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  60:.\Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  61:.\Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
  62:.\Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  63:.\Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  64:.\Generated_Source\PSoC5/cyPm.c **** *  speed.
  65:.\Generated_Source\PSoC5/cyPm.c **** *
  66:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  67:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  68:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  69:.\Generated_Source\PSoC5/cyPm.c **** *
  70:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
  71:.\Generated_Source\PSoC5/cyPm.c **** *  None
  72:.\Generated_Source\PSoC5/cyPm.c **** *
  73:.\Generated_Source\PSoC5/cyPm.c **** * Return:
  74:.\Generated_Source\PSoC5/cyPm.c **** *  None
  75:.\Generated_Source\PSoC5/cyPm.c **** *
  76:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
  77:.\Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  78:.\Generated_Source\PSoC5/cyPm.c **** *
  79:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  80:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  81:.\Generated_Source\PSoC5/cyPm.c **** {
  82:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  83:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  84:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  85:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  86:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  87:.\Generated_Source\PSoC5/cyPm.c **** 
  88:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  89:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 3


  90:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  91:.\Generated_Source\PSoC5/cyPm.c **** 
  92:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  93:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  94:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
  95:.\Generated_Source\PSoC5/cyPm.c **** 
  96:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  97:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
  98:.\Generated_Source\PSoC5/cyPm.c ****     {
  99:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
 100:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 101:.\Generated_Source\PSoC5/cyPm.c ****     }
 102:.\Generated_Source\PSoC5/cyPm.c ****     else
 103:.\Generated_Source\PSoC5/cyPm.c ****     {
 104:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
 105:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 106:.\Generated_Source\PSoC5/cyPm.c ****     }
 107:.\Generated_Source\PSoC5/cyPm.c **** 
 108:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 109:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 110:.\Generated_Source\PSoC5/cyPm.c **** 
 111:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 112:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 113:.\Generated_Source\PSoC5/cyPm.c ****     {
 114:.\Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 115:.\Generated_Source\PSoC5/cyPm.c ****         {
 116:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 117:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 118:.\Generated_Source\PSoC5/cyPm.c ****             break;
 119:.\Generated_Source\PSoC5/cyPm.c **** 
 120:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 121:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 122:.\Generated_Source\PSoC5/cyPm.c ****             break;
 123:.\Generated_Source\PSoC5/cyPm.c **** 
 124:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 125:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 126:.\Generated_Source\PSoC5/cyPm.c ****             break;
 127:.\Generated_Source\PSoC5/cyPm.c **** 
 128:.\Generated_Source\PSoC5/cyPm.c ****         default:
 129:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 130:.\Generated_Source\PSoC5/cyPm.c ****             break;
 131:.\Generated_Source\PSoC5/cyPm.c ****         }
 132:.\Generated_Source\PSoC5/cyPm.c ****     }
 133:.\Generated_Source\PSoC5/cyPm.c **** 
 134:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 135:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 136:.\Generated_Source\PSoC5/cyPm.c ****     {
 137:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 138:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 139:.\Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 140:.\Generated_Source\PSoC5/cyPm.c ****     }
 141:.\Generated_Source\PSoC5/cyPm.c ****     else
 142:.\Generated_Source\PSoC5/cyPm.c ****     {
 143:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 144:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 145:.\Generated_Source\PSoC5/cyPm.c ****     }
 146:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 4


 147:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 148:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 149:.\Generated_Source\PSoC5/cyPm.c **** 
 150:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 151:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 152:.\Generated_Source\PSoC5/cyPm.c ****     {
 153:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 154:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 155:.\Generated_Source\PSoC5/cyPm.c ****     }
 156:.\Generated_Source\PSoC5/cyPm.c ****     else
 157:.\Generated_Source\PSoC5/cyPm.c ****     {
 158:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 159:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 160:.\Generated_Source\PSoC5/cyPm.c **** 
 161:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 162:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 163:.\Generated_Source\PSoC5/cyPm.c **** 
 164:.\Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 165:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 166:.\Generated_Source\PSoC5/cyPm.c ****     }
 167:.\Generated_Source\PSoC5/cyPm.c **** 
 168:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 169:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 170:.\Generated_Source\PSoC5/cyPm.c ****     {
 171:.\Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 172:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 173:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 174:.\Generated_Source\PSoC5/cyPm.c **** 
 175:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 176:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 177:.\Generated_Source\PSoC5/cyPm.c ****     }
 178:.\Generated_Source\PSoC5/cyPm.c ****     else
 179:.\Generated_Source\PSoC5/cyPm.c ****     {
 180:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 181:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 182:.\Generated_Source\PSoC5/cyPm.c ****     }
 183:.\Generated_Source\PSoC5/cyPm.c **** 
 184:.\Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 185:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 186:.\Generated_Source\PSoC5/cyPm.c **** 
 187:.\Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 188:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 189:.\Generated_Source\PSoC5/cyPm.c ****     {
 190:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 191:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 192:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 193:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 194:.\Generated_Source\PSoC5/cyPm.c **** 
 195:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 196:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 197:.\Generated_Source\PSoC5/cyPm.c ****     {
 198:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 199:.\Generated_Source\PSoC5/cyPm.c ****     }
 200:.\Generated_Source\PSoC5/cyPm.c **** 
 201:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 202:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 203:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 5


 204:.\Generated_Source\PSoC5/cyPm.c ****     {
 205:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 206:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 207:.\Generated_Source\PSoC5/cyPm.c **** 
 208:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 209:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 210:.\Generated_Source\PSoC5/cyPm.c ****     {
 211:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 212:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 213:.\Generated_Source\PSoC5/cyPm.c **** 
 214:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 215:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 216:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 217:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 218:.\Generated_Source\PSoC5/cyPm.c ****     {
 219:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 220:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 221:.\Generated_Source\PSoC5/cyPm.c **** 
 222:.\Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 223:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 224:.\Generated_Source\PSoC5/cyPm.c **** 
 225:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 226:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 227:.\Generated_Source\PSoC5/cyPm.c ****     {
 228:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 229:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 230:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 231:.\Generated_Source\PSoC5/cyPm.c ****     }
 232:.\Generated_Source\PSoC5/cyPm.c ****     else
 233:.\Generated_Source\PSoC5/cyPm.c ****     {
 234:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 235:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 236:.\Generated_Source\PSoC5/cyPm.c ****     }
 237:.\Generated_Source\PSoC5/cyPm.c **** 
 238:.\Generated_Source\PSoC5/cyPm.c **** 
 239:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 240:.\Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 241:.\Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 242:.\Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 243:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 244:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 245:.\Generated_Source\PSoC5/cyPm.c ****     {
 246:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 247:.\Generated_Source\PSoC5/cyPm.c ****     }
 248:.\Generated_Source\PSoC5/cyPm.c ****     else
 249:.\Generated_Source\PSoC5/cyPm.c ****     {
 250:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 251:.\Generated_Source\PSoC5/cyPm.c ****     }
 252:.\Generated_Source\PSoC5/cyPm.c **** }
 253:.\Generated_Source\PSoC5/cyPm.c **** 
 254:.\Generated_Source\PSoC5/cyPm.c **** 
 255:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 256:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 257:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 258:.\Generated_Source\PSoC5/cyPm.c **** *
 259:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 260:.\Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 6


 261:.\Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 262:.\Generated_Source\PSoC5/cyPm.c **** *
 263:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 264:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 265:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 266:.\Generated_Source\PSoC5/cyPm.c **** *
 267:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 268:.\Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 269:.\Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 270:.\Generated_Source\PSoC5/cyPm.c **** *
 271:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 272:.\Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 273:.\Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 274:.\Generated_Source\PSoC5/cyPm.c **** *
 275:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 276:.\Generated_Source\PSoC5/cyPm.c **** *  None
 277:.\Generated_Source\PSoC5/cyPm.c **** *
 278:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 279:.\Generated_Source\PSoC5/cyPm.c **** *  None
 280:.\Generated_Source\PSoC5/cyPm.c **** *
 281:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 282:.\Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 283:.\Generated_Source\PSoC5/cyPm.c **** {
 284:.\Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 285:.\Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 286:.\Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 287:.\Generated_Source\PSoC5/cyPm.c **** 
 288:.\Generated_Source\PSoC5/cyPm.c **** 
 289:.\Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 290:.\Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 291:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 292:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 293:.\Generated_Source\PSoC5/cyPm.c **** 
 294:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 295:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 296:.\Generated_Source\PSoC5/cyPm.c ****     {
 297:.\Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 298:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 299:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 300:.\Generated_Source\PSoC5/cyPm.c **** 
 301:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 302:.\Generated_Source\PSoC5/cyPm.c ****     }
 303:.\Generated_Source\PSoC5/cyPm.c **** 
 304:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 305:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 306:.\Generated_Source\PSoC5/cyPm.c ****     {
 307:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 308:.\Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 309:.\Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 310:.\Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 311:.\Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 312:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 313:.\Generated_Source\PSoC5/cyPm.c **** 
 314:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 315:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 316:.\Generated_Source\PSoC5/cyPm.c **** 
 317:.\Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 7


 318:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 319:.\Generated_Source\PSoC5/cyPm.c **** 
 320:.\Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 321:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 322:.\Generated_Source\PSoC5/cyPm.c ****         {
 323:.\Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 324:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 325:.\Generated_Source\PSoC5/cyPm.c **** 
 326:.\Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 327:.\Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 328:.\Generated_Source\PSoC5/cyPm.c ****             {
 329:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 330:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 331:.\Generated_Source\PSoC5/cyPm.c ****             }
 332:.\Generated_Source\PSoC5/cyPm.c ****         }
 333:.\Generated_Source\PSoC5/cyPm.c **** 
 334:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 335:.\Generated_Source\PSoC5/cyPm.c ****         {
 336:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 337:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 338:.\Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 339:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 340:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 341:.\Generated_Source\PSoC5/cyPm.c **** 
 342:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 343:.\Generated_Source\PSoC5/cyPm.c ****         }
 344:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 345:.\Generated_Source\PSoC5/cyPm.c **** 
 346:.\Generated_Source\PSoC5/cyPm.c **** 
 347:.\Generated_Source\PSoC5/cyPm.c ****     /* Temprorary set maximum flash wait cycles */
 348:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 349:.\Generated_Source\PSoC5/cyPm.c **** 
 350:.\Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 351:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 352:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 353:.\Generated_Source\PSoC5/cyPm.c ****     {
 354:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 355:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 356:.\Generated_Source\PSoC5/cyPm.c ****         {
 357:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 358:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 359:.\Generated_Source\PSoC5/cyPm.c ****         }
 360:.\Generated_Source\PSoC5/cyPm.c **** 
 361:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 362:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 363:.\Generated_Source\PSoC5/cyPm.c ****     }
 364:.\Generated_Source\PSoC5/cyPm.c **** 
 365:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 366:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 367:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 368:.\Generated_Source\PSoC5/cyPm.c ****     {
 369:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 370:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 371:.\Generated_Source\PSoC5/cyPm.c ****     }
 372:.\Generated_Source\PSoC5/cyPm.c ****     else
 373:.\Generated_Source\PSoC5/cyPm.c ****     {
 374:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 8


 375:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 376:.\Generated_Source\PSoC5/cyPm.c **** 
 377:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 378:.\Generated_Source\PSoC5/cyPm.c ****         {
 379:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 380:.\Generated_Source\PSoC5/cyPm.c ****         }
 381:.\Generated_Source\PSoC5/cyPm.c ****         else
 382:.\Generated_Source\PSoC5/cyPm.c ****         {
 383:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 384:.\Generated_Source\PSoC5/cyPm.c ****         }
 385:.\Generated_Source\PSoC5/cyPm.c ****     }
 386:.\Generated_Source\PSoC5/cyPm.c **** 
 387:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 388:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 389:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 390:.\Generated_Source\PSoC5/cyPm.c ****     {
 391:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 392:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 393:.\Generated_Source\PSoC5/cyPm.c ****     }
 394:.\Generated_Source\PSoC5/cyPm.c **** 
 395:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 396:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 397:.\Generated_Source\PSoC5/cyPm.c **** 
 398:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 399:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 400:.\Generated_Source\PSoC5/cyPm.c ****     {
 401:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 402:.\Generated_Source\PSoC5/cyPm.c ****     }
 403:.\Generated_Source\PSoC5/cyPm.c **** 
 404:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 405:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 406:.\Generated_Source\PSoC5/cyPm.c ****     {
 407:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 408:.\Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 409:.\Generated_Source\PSoC5/cyPm.c ****     }
 410:.\Generated_Source\PSoC5/cyPm.c **** 
 411:.\Generated_Source\PSoC5/cyPm.c **** 
 412:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 413:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 414:.\Generated_Source\PSoC5/cyPm.c ****     {
 415:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 416:.\Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 417:.\Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 418:.\Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 419:.\Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 420:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 421:.\Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 422:.\Generated_Source\PSoC5/cyPm.c **** 
 423:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 424:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 425:.\Generated_Source\PSoC5/cyPm.c **** 
 426:.\Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 427:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 428:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 429:.\Generated_Source\PSoC5/cyPm.c **** 
 430:.\Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 431:.\Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 9


 432:.\Generated_Source\PSoC5/cyPm.c ****         {
 433:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 434:.\Generated_Source\PSoC5/cyPm.c **** 
 435:.\Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 436:.\Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 437:.\Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 438:.\Generated_Source\PSoC5/cyPm.c ****             {
 439:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 440:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 441:.\Generated_Source\PSoC5/cyPm.c ****             }
 442:.\Generated_Source\PSoC5/cyPm.c ****         }
 443:.\Generated_Source\PSoC5/cyPm.c **** 
 444:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 445:.\Generated_Source\PSoC5/cyPm.c ****         {
 446:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 447:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 448:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 449:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 450:.\Generated_Source\PSoC5/cyPm.c **** 
 451:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 452:.\Generated_Source\PSoC5/cyPm.c ****         }
 453:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 454:.\Generated_Source\PSoC5/cyPm.c **** 
 455:.\Generated_Source\PSoC5/cyPm.c **** 
 456:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 457:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 458:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 459:.\Generated_Source\PSoC5/cyPm.c ****     {
 460:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 461:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 462:.\Generated_Source\PSoC5/cyPm.c ****         {
 463:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 464:.\Generated_Source\PSoC5/cyPm.c ****         }
 465:.\Generated_Source\PSoC5/cyPm.c **** 
 466:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 467:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 468:.\Generated_Source\PSoC5/cyPm.c ****     }
 469:.\Generated_Source\PSoC5/cyPm.c **** 
 470:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 471:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 472:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 473:.\Generated_Source\PSoC5/cyPm.c ****     {
 474:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 475:.\Generated_Source\PSoC5/cyPm.c ****     }
 476:.\Generated_Source\PSoC5/cyPm.c **** 
 477:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 478:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 479:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 480:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 481:.\Generated_Source\PSoC5/cyPm.c ****     {
 482:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 483:.\Generated_Source\PSoC5/cyPm.c ****     }
 484:.\Generated_Source\PSoC5/cyPm.c **** 
 485:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 486:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 487:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 488:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 10


 489:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 490:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 491:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 492:.\Generated_Source\PSoC5/cyPm.c **** }
 493:.\Generated_Source\PSoC5/cyPm.c **** 
 494:.\Generated_Source\PSoC5/cyPm.c **** 
 495:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 496:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 497:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 498:.\Generated_Source\PSoC5/cyPm.c **** *
 499:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 500:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 501:.\Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 502:.\Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 503:.\Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 504:.\Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 505:.\Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 506:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 507:.\Generated_Source\PSoC5/cyPm.c **** *
 508:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 509:.\Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 510:.\Generated_Source\PSoC5/cyPm.c **** *
 511:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 512:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 513:.\Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 514:.\Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 515:.\Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 516:.\Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 517:.\Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 518:.\Generated_Source\PSoC5/cyPm.c **** *  Active state.
 519:.\Generated_Source\PSoC5/cyPm.c **** *
 520:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 521:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 522:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 523:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 524:.\Generated_Source\PSoC5/cyPm.c **** *
 525:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 526:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 527:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 528:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 529:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 530:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 531:.\Generated_Source\PSoC5/cyPm.c **** *
 532:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 533:.\Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 534:.\Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 535:.\Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 536:.\Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 537:.\Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 538:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 539:.\Generated_Source\PSoC5/cyPm.c **** *
 540:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 541:.\Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 542:.\Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 543:.\Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 544:.\Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 545:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 11


 546:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 547:.\Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 548:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 549:.\Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 550:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 551:.\Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 552:.\Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 553:.\Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 554:.\Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 555:.\Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 556:.\Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 557:.\Generated_Source\PSoC5/cyPm.c **** *
 558:.\Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 559:.\Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 560:.\Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 561:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 562:.\Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 563:.\Generated_Source\PSoC5/cyPm.c **** *
 564:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 565:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime: Specifies a timer wakeup source and the frequency of that
 566:.\Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 567:.\Generated_Source\PSoC5/cyPm.c **** *
 568:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 569:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 570:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 571:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 572:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 573:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 574:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 575:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 576:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 577:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 578:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 579:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 580:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 581:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 582:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 583:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 584:.\Generated_Source\PSoC5/cyPm.c **** *
 585:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 586:.\Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 587:.\Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 588:.\Generated_Source\PSoC5/cyPm.c **** *
 589:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 590:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will be
 591:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 592:.\Generated_Source\PSoC5/cyPm.c **** *
 593:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 594:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 595:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 596:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 597:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 598:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 599:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 600:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 601:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 602:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 12


 603:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 604:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 605:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 606:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 607:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 608:.\Generated_Source\PSoC5/cyPm.c **** *
 609:.\Generated_Source\PSoC5/cyPm.c **** *  *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 610:.\Generated_Source\PSoC5/cyPm.c **** *  **Note: CTW and One PPS wakeup signals are in the same mask bit.
 611:.\Generated_Source\PSoC5/cyPm.c **** *
 612:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 613:.\Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 614:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named MyComp the
 615:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 616:.\Generated_Source\PSoC5/cyPm.c **** *
 617:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 618:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 619:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 620:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 621:.\Generated_Source\PSoC5/cyPm.c **** *
 622:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 623:.\Generated_Source\PSoC5/cyPm.c **** *  None
 624:.\Generated_Source\PSoC5/cyPm.c **** *
 625:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 626:.\Generated_Source\PSoC5/cyPm.c **** *  No
 627:.\Generated_Source\PSoC5/cyPm.c **** *
 628:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
 629:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 630:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 631:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 632:.\Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 633:.\Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 634:.\Generated_Source\PSoC5/cyPm.c **** *
 635:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 636:.\Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 637:.\Generated_Source\PSoC5/cyPm.c **** {
 638:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 639:.\Generated_Source\PSoC5/cyPm.c **** 
 640:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 641:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 642:.\Generated_Source\PSoC5/cyPm.c **** 
 643:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 644:.\Generated_Source\PSoC5/cyPm.c ****         {
 645:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 646:.\Generated_Source\PSoC5/cyPm.c ****         }
 647:.\Generated_Source\PSoC5/cyPm.c **** 
 648:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 649:.\Generated_Source\PSoC5/cyPm.c **** 
 650:.\Generated_Source\PSoC5/cyPm.c **** 
 651:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 652:.\Generated_Source\PSoC5/cyPm.c **** 
 653:.\Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 654:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 655:.\Generated_Source\PSoC5/cyPm.c ****         {
 656:.\Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 657:.\Generated_Source\PSoC5/cyPm.c **** 
 658:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 659:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 13


 660:.\Generated_Source\PSoC5/cyPm.c ****         }
 661:.\Generated_Source\PSoC5/cyPm.c **** 
 662:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 663:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 664:.\Generated_Source\PSoC5/cyPm.c ****         {
 665:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 666:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 667:.\Generated_Source\PSoC5/cyPm.c **** 
 668:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 669:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
 670:.\Generated_Source\PSoC5/cyPm.c ****         }
 671:.\Generated_Source\PSoC5/cyPm.c **** 
 672:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 673:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 674:.\Generated_Source\PSoC5/cyPm.c ****         {
 675:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 676:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 677:.\Generated_Source\PSoC5/cyPm.c **** 
 678:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 679:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 680:.\Generated_Source\PSoC5/cyPm.c ****         }
 681:.\Generated_Source\PSoC5/cyPm.c **** 
 682:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 683:.\Generated_Source\PSoC5/cyPm.c **** 
 684:.\Generated_Source\PSoC5/cyPm.c **** 
 685:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 686:.\Generated_Source\PSoC5/cyPm.c **** 
 687:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 688:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 689:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 690:.\Generated_Source\PSoC5/cyPm.c **** 
 691:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 692:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 693:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 694:.\Generated_Source\PSoC5/cyPm.c **** 
 695:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 696:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 697:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 698:.\Generated_Source\PSoC5/cyPm.c **** 
 699:.\Generated_Source\PSoC5/cyPm.c **** 
 700:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 701:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 702:.\Generated_Source\PSoC5/cyPm.c **** 
 703:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 704:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 705:.\Generated_Source\PSoC5/cyPm.c **** 
 706:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 707:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 708:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 709:.\Generated_Source\PSoC5/cyPm.c **** 
 710:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 711:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 712:.\Generated_Source\PSoC5/cyPm.c **** 
 713:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 714:.\Generated_Source\PSoC5/cyPm.c **** 
 715:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 716:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 14


 717:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 718:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 719:.\Generated_Source\PSoC5/cyPm.c **** }
 720:.\Generated_Source\PSoC5/cyPm.c **** 
 721:.\Generated_Source\PSoC5/cyPm.c **** 
 722:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 723:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 724:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 725:.\Generated_Source\PSoC5/cyPm.c **** *
 726:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 727:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
 728:.\Generated_Source\PSoC5/cyPm.c **** *
 729:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 730:.\Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 731:.\Generated_Source\PSoC5/cyPm.c **** *
 732:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 733:.\Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 734:.\Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 735:.\Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 736:.\Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 737:.\Generated_Source\PSoC5/cyPm.c **** *
 738:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 739:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 740:.\Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 741:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 742:.\Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 743:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 744:.\Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 745:.\Generated_Source\PSoC5/cyPm.c **** *
 746:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 747:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 748:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 749:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 750:.\Generated_Source\PSoC5/cyPm.c **** *
 751:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 752:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 753:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 754:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 755:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 756:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 757:.\Generated_Source\PSoC5/cyPm.c **** *
 758:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 759:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 760:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 761:.\Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 762:.\Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 763:.\Generated_Source\PSoC5/cyPm.c **** *
 764:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 765:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime:      Specifies a timer wakeup source and the frequency of that
 766:.\Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 767:.\Generated_Source\PSoC5/cyPm.c **** *
 768:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 769:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 770:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 771:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 772:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 773:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 15


 774:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 775:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 776:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 777:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 778:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 779:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 780:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 781:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 782:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 783:.\Generated_Source\PSoC5/cyPm.c **** *
 784:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 785:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 786:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 787:.\Generated_Source\PSoC5/cyPm.c **** *
 788:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 789:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 790:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 791:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 792:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 793:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 794:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 795:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 796:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 797:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 798:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 799:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 800:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 801:.\Generated_Source\PSoC5/cyPm.c **** *
 802:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 803:.\Generated_Source\PSoC5/cyPm.c **** *
 804:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 805:.\Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 806:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 807:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 808:.\Generated_Source\PSoC5/cyPm.c **** *
 809:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 810:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 811:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 812:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 813:.\Generated_Source\PSoC5/cyPm.c **** *
 814:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 815:.\Generated_Source\PSoC5/cyPm.c **** *  None
 816:.\Generated_Source\PSoC5/cyPm.c **** *
 817:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 818:.\Generated_Source\PSoC5/cyPm.c **** *  No
 819:.\Generated_Source\PSoC5/cyPm.c **** *
 820:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 821:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 822:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 823:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 824:.\Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 825:.\Generated_Source\PSoC5/cyPm.c **** *
 826:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 827:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 828:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 829:.\Generated_Source\PSoC5/cyPm.c **** *
 830:.\Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 16


 831:.\Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 832:.\Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 833:.\Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 834:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 835:.\Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 836:.\Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 837:.\Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 838:.\Generated_Source\PSoC5/cyPm.c **** *
 839:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 840:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 841:.\Generated_Source\PSoC5/cyPm.c **** {
 842:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 843:.\Generated_Source\PSoC5/cyPm.c **** 
 844:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 845:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 846:.\Generated_Source\PSoC5/cyPm.c **** 
 847:.\Generated_Source\PSoC5/cyPm.c **** 
 848:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 849:.\Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 850:.\Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 851:.\Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 852:.\Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 853:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 854:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 855:.\Generated_Source\PSoC5/cyPm.c ****     {
 856:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 857:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 858:.\Generated_Source\PSoC5/cyPm.c ****     }
 859:.\Generated_Source\PSoC5/cyPm.c ****     else
 860:.\Generated_Source\PSoC5/cyPm.c ****     {
 861:.\Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 862:.\Generated_Source\PSoC5/cyPm.c **** 
 863:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 864:.\Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 865:.\Generated_Source\PSoC5/cyPm.c **** 
 866:.\Generated_Source\PSoC5/cyPm.c ****         return;
 867:.\Generated_Source\PSoC5/cyPm.c ****     }
 868:.\Generated_Source\PSoC5/cyPm.c **** 
 869:.\Generated_Source\PSoC5/cyPm.c **** 
 870:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 871:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 872:.\Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 873:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 874:.\Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 875:.\Generated_Source\PSoC5/cyPm.c ****     *
 876:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 877:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 878:.\Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 879:.\Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 880:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 881:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 882:.\Generated_Source\PSoC5/cyPm.c **** 
 883:.\Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 884:.\Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 885:.\Generated_Source\PSoC5/cyPm.c ****         {
 886:.\Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 887:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 17


 888:.\Generated_Source\PSoC5/cyPm.c ****         }
 889:.\Generated_Source\PSoC5/cyPm.c **** 
 890:.\Generated_Source\PSoC5/cyPm.c **** 
 891:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 892:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 893:.\Generated_Source\PSoC5/cyPm.c ****         {
 894:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 895:.\Generated_Source\PSoC5/cyPm.c ****             {
 896:.\Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 897:.\Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 898:.\Generated_Source\PSoC5/cyPm.c ****             }
 899:.\Generated_Source\PSoC5/cyPm.c ****             else
 900:.\Generated_Source\PSoC5/cyPm.c ****             {
 901:.\Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 902:.\Generated_Source\PSoC5/cyPm.c ****                 {
 903:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 904:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 905:.\Generated_Source\PSoC5/cyPm.c ****                 }
 906:.\Generated_Source\PSoC5/cyPm.c ****                 else
 907:.\Generated_Source\PSoC5/cyPm.c ****                 {
 908:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 909:.\Generated_Source\PSoC5/cyPm.c ****                 }
 910:.\Generated_Source\PSoC5/cyPm.c ****             }
 911:.\Generated_Source\PSoC5/cyPm.c ****         }
 912:.\Generated_Source\PSoC5/cyPm.c **** 
 913:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 914:.\Generated_Source\PSoC5/cyPm.c **** 
 915:.\Generated_Source\PSoC5/cyPm.c **** 
 916:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 917:.\Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 918:.\Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 919:.\Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 920:.\Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 921:.\Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 922:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 923:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 924:.\Generated_Source\PSoC5/cyPm.c **** 
 925:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 926:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 927:.\Generated_Source\PSoC5/cyPm.c **** 
 928:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 929:.\Generated_Source\PSoC5/cyPm.c ****         {
 930:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 931:.\Generated_Source\PSoC5/cyPm.c ****         }
 932:.\Generated_Source\PSoC5/cyPm.c **** 
 933:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 934:.\Generated_Source\PSoC5/cyPm.c **** 
 935:.\Generated_Source\PSoC5/cyPm.c **** 
 936:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 937:.\Generated_Source\PSoC5/cyPm.c **** 
 938:.\Generated_Source\PSoC5/cyPm.c **** 
 939:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 940:.\Generated_Source\PSoC5/cyPm.c **** 
 941:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 942:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 943:.\Generated_Source\PSoC5/cyPm.c ****         {
 944:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 18


 945:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 946:.\Generated_Source\PSoC5/cyPm.c **** 
 947:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 948:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 949:.\Generated_Source\PSoC5/cyPm.c ****         }
 950:.\Generated_Source\PSoC5/cyPm.c **** 
 951:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 952:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 953:.\Generated_Source\PSoC5/cyPm.c ****         {
 954:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 955:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 956:.\Generated_Source\PSoC5/cyPm.c **** 
 957:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 958:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 959:.\Generated_Source\PSoC5/cyPm.c ****         }
 960:.\Generated_Source\PSoC5/cyPm.c **** 
 961:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 962:.\Generated_Source\PSoC5/cyPm.c **** 
 963:.\Generated_Source\PSoC5/cyPm.c **** 
 964:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 965:.\Generated_Source\PSoC5/cyPm.c **** 
 966:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 967:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 968:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 969:.\Generated_Source\PSoC5/cyPm.c **** 
 970:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 971:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 972:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 973:.\Generated_Source\PSoC5/cyPm.c **** 
 974:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 975:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 976:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 977:.\Generated_Source\PSoC5/cyPm.c **** 
 978:.\Generated_Source\PSoC5/cyPm.c **** 
 979:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 980:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 981:.\Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 982:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 983:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 984:.\Generated_Source\PSoC5/cyPm.c **** 
 985:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 986:.\Generated_Source\PSoC5/cyPm.c **** 
 987:.\Generated_Source\PSoC5/cyPm.c **** 
 988:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 989:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 990:.\Generated_Source\PSoC5/cyPm.c ****     {
 991:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 992:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 993:.\Generated_Source\PSoC5/cyPm.c ****     }
 994:.\Generated_Source\PSoC5/cyPm.c ****     else
 995:.\Generated_Source\PSoC5/cyPm.c ****     {
 996:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 997:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 998:.\Generated_Source\PSoC5/cyPm.c **** 
 999:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1000:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
1001:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 19


1002:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1003:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
1004:.\Generated_Source\PSoC5/cyPm.c ****     }
1005:.\Generated_Source\PSoC5/cyPm.c **** 
1006:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
1007:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
1008:.\Generated_Source\PSoC5/cyPm.c **** 
1009:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1010:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
1011:.\Generated_Source\PSoC5/cyPm.c **** 
1012:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1013:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1014:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1015:.\Generated_Source\PSoC5/cyPm.c **** 
1016:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1017:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
1018:.\Generated_Source\PSoC5/cyPm.c **** 
1019:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1020:.\Generated_Source\PSoC5/cyPm.c **** 
1021:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1022:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1023:.\Generated_Source\PSoC5/cyPm.c ****     {
1024:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
1025:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
1026:.\Generated_Source\PSoC5/cyPm.c ****     }
1027:.\Generated_Source\PSoC5/cyPm.c **** 
1028:.\Generated_Source\PSoC5/cyPm.c **** 
1029:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1030:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1031:.\Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1032:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1033:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1034:.\Generated_Source\PSoC5/cyPm.c **** 
1035:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1036:.\Generated_Source\PSoC5/cyPm.c **** 
1037:.\Generated_Source\PSoC5/cyPm.c **** 
1038:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1039:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
1040:.\Generated_Source\PSoC5/cyPm.c **** 
1041:.\Generated_Source\PSoC5/cyPm.c **** 
1042:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1043:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1044:.\Generated_Source\PSoC5/cyPm.c **** 
1045:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1046:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1047:.\Generated_Source\PSoC5/cyPm.c ****         {
1048:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1049:.\Generated_Source\PSoC5/cyPm.c ****             {
1050:.\Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1051:.\Generated_Source\PSoC5/cyPm.c ****                 {
1052:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1053:.\Generated_Source\PSoC5/cyPm.c ****                 }
1054:.\Generated_Source\PSoC5/cyPm.c ****             }
1055:.\Generated_Source\PSoC5/cyPm.c ****         }
1056:.\Generated_Source\PSoC5/cyPm.c **** 
1057:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1058:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 20


1059:.\Generated_Source\PSoC5/cyPm.c **** 
1060:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1061:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1062:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1063:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1064:.\Generated_Source\PSoC5/cyPm.c **** 
1065:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1066:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1067:.\Generated_Source\PSoC5/cyPm.c **** }
1068:.\Generated_Source\PSoC5/cyPm.c **** 
1069:.\Generated_Source\PSoC5/cyPm.c **** 
1070:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1071:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1072:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1073:.\Generated_Source\PSoC5/cyPm.c **** *
1074:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1075:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1076:.\Generated_Source\PSoC5/cyPm.c **** *
1077:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
1078:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1079:.\Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1080:.\Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1081:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1082:.\Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1083:.\Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1084:.\Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1085:.\Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1086:.\Generated_Source\PSoC5/cyPm.c **** *
1087:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1088:.\Generated_Source\PSoC5/cyPm.c **** *  None
1089:.\Generated_Source\PSoC5/cyPm.c **** *
1090:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1091:.\Generated_Source\PSoC5/cyPm.c **** *  None
1092:.\Generated_Source\PSoC5/cyPm.c **** *
1093:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1094:.\Generated_Source\PSoC5/cyPm.c **** *  No
1095:.\Generated_Source\PSoC5/cyPm.c **** *
1096:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1097:.\Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1098:.\Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1099:.\Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1100:.\Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1101:.\Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1102:.\Generated_Source\PSoC5/cyPm.c **** *
1103:.\Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin is
1104:.\Generated_Source\PSoC5/cyPm.c **** *  instance name of the Pins component) function must be called to clear the
1105:.\Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1106:.\Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1107:.\Generated_Source\PSoC5/cyPm.c **** *
1108:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1109:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1110:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1111:.\Generated_Source\PSoC5/cyPm.c **** *
1112:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1113:.\Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1114:.\Generated_Source\PSoC5/cyPm.c **** {
1115:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 21


1116:.\Generated_Source\PSoC5/cyPm.c **** 
1117:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1118:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
1119:.\Generated_Source\PSoC5/cyPm.c **** 
1120:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1121:.\Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1122:.\Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1123:.\Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1124:.\Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1125:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1126:.\Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
1127:.\Generated_Source\PSoC5/cyPm.c ****         {
1128:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
1129:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
1130:.\Generated_Source\PSoC5/cyPm.c ****         }
1131:.\Generated_Source\PSoC5/cyPm.c ****         else
1132:.\Generated_Source\PSoC5/cyPm.c ****         {
1133:.\Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1134:.\Generated_Source\PSoC5/cyPm.c **** 
1135:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1136:.\Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1137:.\Generated_Source\PSoC5/cyPm.c **** 
1138:.\Generated_Source\PSoC5/cyPm.c ****             return;
1139:.\Generated_Source\PSoC5/cyPm.c ****         }
1140:.\Generated_Source\PSoC5/cyPm.c **** 
1141:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
1142:.\Generated_Source\PSoC5/cyPm.c **** 
1143:.\Generated_Source\PSoC5/cyPm.c **** 
1144:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1145:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
1146:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = CY_PM_WAKEUP_PICU;
1147:.\Generated_Source\PSoC5/cyPm.c **** 
1148:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
1149:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = 0x00u;
1150:.\Generated_Source\PSoC5/cyPm.c **** 
1151:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
1152:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
1153:.\Generated_Source\PSoC5/cyPm.c **** 
1154:.\Generated_Source\PSoC5/cyPm.c **** 
1155:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1156:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
1157:.\Generated_Source\PSoC5/cyPm.c ****     {
1158:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1159:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
1160:.\Generated_Source\PSoC5/cyPm.c ****     }
1161:.\Generated_Source\PSoC5/cyPm.c ****     else
1162:.\Generated_Source\PSoC5/cyPm.c ****     {
1163:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1164:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
1165:.\Generated_Source\PSoC5/cyPm.c **** 
1166:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1167:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
1168:.\Generated_Source\PSoC5/cyPm.c **** 
1169:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1170:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
1171:.\Generated_Source\PSoC5/cyPm.c ****     }
1172:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 22


1173:.\Generated_Source\PSoC5/cyPm.c **** 
1174:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1175:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
1176:.\Generated_Source\PSoC5/cyPm.c **** 
1177:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1178:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
1179:.\Generated_Source\PSoC5/cyPm.c **** 
1180:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1181:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1182:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1183:.\Generated_Source\PSoC5/cyPm.c **** 
1184:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1185:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
1186:.\Generated_Source\PSoC5/cyPm.c **** 
1187:.\Generated_Source\PSoC5/cyPm.c **** 
1188:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1189:.\Generated_Source\PSoC5/cyPm.c **** 
1190:.\Generated_Source\PSoC5/cyPm.c **** 
1191:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1192:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1193:.\Generated_Source\PSoC5/cyPm.c ****     {
1194:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
1195:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
1196:.\Generated_Source\PSoC5/cyPm.c ****     }
1197:.\Generated_Source\PSoC5/cyPm.c **** 
1198:.\Generated_Source\PSoC5/cyPm.c **** 
1199:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1200:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
1201:.\Generated_Source\PSoC5/cyPm.c **** 
1202:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1203:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1204:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1205:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1206:.\Generated_Source\PSoC5/cyPm.c **** 
1207:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1208:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1209:.\Generated_Source\PSoC5/cyPm.c **** }
1210:.\Generated_Source\PSoC5/cyPm.c **** 
1211:.\Generated_Source\PSoC5/cyPm.c **** 
1212:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1213:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1214:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1215:.\Generated_Source\PSoC5/cyPm.c **** *
1216:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1217:.\Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1218:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1219:.\Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1220:.\Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1221:.\Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1222:.\Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1223:.\Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1224:.\Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1225:.\Generated_Source\PSoC5/cyPm.c **** *
1226:.\Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1227:.\Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1228:.\Generated_Source\PSoC5/cyPm.c **** *
1229:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 23


1230:.\Generated_Source\PSoC5/cyPm.c **** *  mask: Bits in the shadow register to clear.
1231:.\Generated_Source\PSoC5/cyPm.c **** *
1232:.\Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1233:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1234:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1235:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1236:.\Generated_Source\PSoC5/cyPm.c **** *
1237:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1238:.\Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1239:.\Generated_Source\PSoC5/cyPm.c **** *
1240:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1241:.\Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
1242:.\Generated_Source\PSoC5/cyPm.c **** {
1243:.\Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1244:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1245:.\Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1246:.\Generated_Source\PSoC5/cyPm.c **** 
1247:.\Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1248:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
1249:.\Generated_Source\PSoC5/cyPm.c **** 
1250:.\Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1251:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
1252:.\Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus;
1253:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
1254:.\Generated_Source\PSoC5/cyPm.c **** 
1255:.\Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1256:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1257:.\Generated_Source\PSoC5/cyPm.c **** 
1258:.\Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
1259:.\Generated_Source\PSoC5/cyPm.c **** }
1260:.\Generated_Source\PSoC5/cyPm.c **** 
1261:.\Generated_Source\PSoC5/cyPm.c **** 
1262:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1263:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1264:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1265:.\Generated_Source\PSoC5/cyPm.c **** *
1266:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1267:.\Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1268:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1269:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1270:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1271:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1272:.\Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1273:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1274:.\Generated_Source\PSoC5/cyPm.c **** *
1275:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1276:.\Generated_Source\PSoC5/cyPm.c **** *  None
1277:.\Generated_Source\PSoC5/cyPm.c **** *
1278:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1279:.\Generated_Source\PSoC5/cyPm.c **** *  None
1280:.\Generated_Source\PSoC5/cyPm.c **** *
1281:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1282:.\Generated_Source\PSoC5/cyPm.c **** *  No
1283:.\Generated_Source\PSoC5/cyPm.c **** *
1284:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1285:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1286:.\Generated_Source\PSoC5/cyPm.c **** {
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 24


1287:.\Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1288:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
1289:.\Generated_Source\PSoC5/cyPm.c ****     {
1290:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1291:.\Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1292:.\Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1293:.\Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1294:.\Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1295:.\Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1296:.\Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1297:.\Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1298:.\Generated_Source\PSoC5/cyPm.c ****         * restoration.
1299:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1300:.\Generated_Source\PSoC5/cyPm.c **** 
1301:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1302:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
1303:.\Generated_Source\PSoC5/cyPm.c ****     }
1304:.\Generated_Source\PSoC5/cyPm.c **** 
1305:.\Generated_Source\PSoC5/cyPm.c **** 
1306:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1307:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
1308:.\Generated_Source\PSoC5/cyPm.c **** 
1309:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1310:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
1311:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
1312:.\Generated_Source\PSoC5/cyPm.c **** 
1313:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1314:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
1315:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
1316:.\Generated_Source\PSoC5/cyPm.c **** 
1317:.\Generated_Source\PSoC5/cyPm.c **** 
1318:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1319:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
1320:.\Generated_Source\PSoC5/cyPm.c ****     {
1321:.\Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1322:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
1323:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
1324:.\Generated_Source\PSoC5/cyPm.c ****     }
1325:.\Generated_Source\PSoC5/cyPm.c ****     else
1326:.\Generated_Source\PSoC5/cyPm.c ****     {
1327:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
1328:.\Generated_Source\PSoC5/cyPm.c ****     }
1329:.\Generated_Source\PSoC5/cyPm.c **** 
1330:.\Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1331:.\Generated_Source\PSoC5/cyPm.c **** 
1332:.\Generated_Source\PSoC5/cyPm.c **** 
1333:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1334:.\Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1335:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1336:.\Generated_Source\PSoC5/cyPm.c **** 
1337:.\Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1338:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
1339:.\Generated_Source\PSoC5/cyPm.c **** 
1340:.\Generated_Source\PSoC5/cyPm.c **** 
1341:.\Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1342:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
1343:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 25


1344:.\Generated_Source\PSoC5/cyPm.c **** 
1345:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1346:.\Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1347:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1348:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
1349:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
1350:.\Generated_Source\PSoC5/cyPm.c **** 
1351:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
1352:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
1353:.\Generated_Source\PSoC5/cyPm.c **** }
1354:.\Generated_Source\PSoC5/cyPm.c **** 
1355:.\Generated_Source\PSoC5/cyPm.c **** 
1356:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1357:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1358:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1359:.\Generated_Source\PSoC5/cyPm.c **** *
1360:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1361:.\Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1362:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1363:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1364:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1365:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1366:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1367:.\Generated_Source\PSoC5/cyPm.c **** *
1368:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1369:.\Generated_Source\PSoC5/cyPm.c **** *  None
1370:.\Generated_Source\PSoC5/cyPm.c **** *
1371:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1372:.\Generated_Source\PSoC5/cyPm.c **** *  None
1373:.\Generated_Source\PSoC5/cyPm.c **** *
1374:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1375:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1376:.\Generated_Source\PSoC5/cyPm.c **** {
1377:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1378:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
1379:.\Generated_Source\PSoC5/cyPm.c **** 
1380:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1381:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
1382:.\Generated_Source\PSoC5/cyPm.c **** 
1383:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1384:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
1385:.\Generated_Source\PSoC5/cyPm.c ****     {
1386:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1387:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
1388:.\Generated_Source\PSoC5/cyPm.c ****     }
1389:.\Generated_Source\PSoC5/cyPm.c **** 
1390:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1391:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
1392:.\Generated_Source\PSoC5/cyPm.c ****     {
1393:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1394:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
1395:.\Generated_Source\PSoC5/cyPm.c ****     }
1396:.\Generated_Source\PSoC5/cyPm.c **** 
1397:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1398:.\Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
1399:.\Generated_Source\PSoC5/cyPm.c **** 
1400:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 26


1401:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
1402:.\Generated_Source\PSoC5/cyPm.c ****     {
1403:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1404:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
1405:.\Generated_Source\PSoC5/cyPm.c ****     }
1406:.\Generated_Source\PSoC5/cyPm.c **** 
1407:.\Generated_Source\PSoC5/cyPm.c **** 
1408:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1409:.\Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1410:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1411:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
1412:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
1413:.\Generated_Source\PSoC5/cyPm.c **** }
1414:.\Generated_Source\PSoC5/cyPm.c **** 
1415:.\Generated_Source\PSoC5/cyPm.c **** 
1416:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1417:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1418:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1419:.\Generated_Source\PSoC5/cyPm.c **** *
1420:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1421:.\Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1422:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1423:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1424:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1425:.\Generated_Source\PSoC5/cyPm.c **** *
1426:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1427:.\Generated_Source\PSoC5/cyPm.c **** *  ctwInterval: the CTW interval to be set.
1428:.\Generated_Source\PSoC5/cyPm.c **** *
1429:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1430:.\Generated_Source\PSoC5/cyPm.c **** *  None
1431:.\Generated_Source\PSoC5/cyPm.c **** *
1432:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1433:.\Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1434:.\Generated_Source\PSoC5/cyPm.c **** *
1435:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1436:.\Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1437:.\Generated_Source\PSoC5/cyPm.c **** {
1438:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1439:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
1440:.\Generated_Source\PSoC5/cyPm.c **** 
1441:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1442:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
1443:.\Generated_Source\PSoC5/cyPm.c **** 
1444:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1445:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
1446:.\Generated_Source\PSoC5/cyPm.c ****     {
1447:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1448:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1449:.\Generated_Source\PSoC5/cyPm.c ****         {
1450:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1451:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
1452:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1453:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1454:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1455:.\Generated_Source\PSoC5/cyPm.c ****     }
1456:.\Generated_Source\PSoC5/cyPm.c ****     else
1457:.\Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 27


1458:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1459:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1460:.\Generated_Source\PSoC5/cyPm.c ****         {
1461:.\Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1462:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1463:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1464:.\Generated_Source\PSoC5/cyPm.c **** 
1465:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1466:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1467:.\Generated_Source\PSoC5/cyPm.c ****     }
1468:.\Generated_Source\PSoC5/cyPm.c **** }
1469:.\Generated_Source\PSoC5/cyPm.c **** 
1470:.\Generated_Source\PSoC5/cyPm.c **** 
1471:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1472:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1473:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1474:.\Generated_Source\PSoC5/cyPm.c **** *
1475:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1476:.\Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1477:.\Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1478:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1479:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1480:.\Generated_Source\PSoC5/cyPm.c **** *
1481:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1482:.\Generated_Source\PSoC5/cyPm.c **** *  None
1483:.\Generated_Source\PSoC5/cyPm.c **** *
1484:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1485:.\Generated_Source\PSoC5/cyPm.c **** *  None
1486:.\Generated_Source\PSoC5/cyPm.c **** *
1487:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1488:.\Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1489:.\Generated_Source\PSoC5/cyPm.c **** {
1490:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1491:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
1492:.\Generated_Source\PSoC5/cyPm.c ****     {
1493:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1494:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
1495:.\Generated_Source\PSoC5/cyPm.c ****     }
1496:.\Generated_Source\PSoC5/cyPm.c **** 
1497:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1498:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
1499:.\Generated_Source\PSoC5/cyPm.c **** 
1500:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1501:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
1502:.\Generated_Source\PSoC5/cyPm.c **** }
1503:.\Generated_Source\PSoC5/cyPm.c **** 
1504:.\Generated_Source\PSoC5/cyPm.c **** 
1505:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1506:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1507:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1508:.\Generated_Source\PSoC5/cyPm.c **** *
1509:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1510:.\Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1511:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1512:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1513:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1514:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 28


1515:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1516:.\Generated_Source\PSoC5/cyPm.c **** *  ftwInterval - FTW counter interval.
1517:.\Generated_Source\PSoC5/cyPm.c **** *
1518:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1519:.\Generated_Source\PSoC5/cyPm.c **** *  None
1520:.\Generated_Source\PSoC5/cyPm.c **** *
1521:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1522:.\Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1523:.\Generated_Source\PSoC5/cyPm.c **** *
1524:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1525:.\Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1526:.\Generated_Source\PSoC5/cyPm.c **** {
1527:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1528:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
1529:.\Generated_Source\PSoC5/cyPm.c **** 
1530:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1531:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
1532:.\Generated_Source\PSoC5/cyPm.c **** 
1533:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1534:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
1535:.\Generated_Source\PSoC5/cyPm.c ****     {
1536:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1537:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1538:.\Generated_Source\PSoC5/cyPm.c ****         {
1539:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1540:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
1541:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1542:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1543:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1544:.\Generated_Source\PSoC5/cyPm.c ****     }
1545:.\Generated_Source\PSoC5/cyPm.c ****     else
1546:.\Generated_Source\PSoC5/cyPm.c ****     {
1547:.\Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1548:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1549:.\Generated_Source\PSoC5/cyPm.c ****         {
1550:.\Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1551:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1552:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1553:.\Generated_Source\PSoC5/cyPm.c **** 
1554:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1555:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1556:.\Generated_Source\PSoC5/cyPm.c ****     }
1557:.\Generated_Source\PSoC5/cyPm.c **** }
1558:.\Generated_Source\PSoC5/cyPm.c **** 
1559:.\Generated_Source\PSoC5/cyPm.c **** 
1560:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1561:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1562:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1563:.\Generated_Source\PSoC5/cyPm.c **** *
1564:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1565:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low power
1566:.\Generated_Source\PSoC5/cyPm.c **** *  modes entry:
1567:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1568:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1569:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1570:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1571:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 29


1572:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1573:.\Generated_Source\PSoC5/cyPm.c **** *  None
1574:.\Generated_Source\PSoC5/cyPm.c **** *
1575:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1576:.\Generated_Source\PSoC5/cyPm.c **** *  None
1577:.\Generated_Source\PSoC5/cyPm.c **** *
1578:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1579:.\Generated_Source\PSoC5/cyPm.c **** *  No
1580:.\Generated_Source\PSoC5/cyPm.c **** *
1581:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1582:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1583:.\Generated_Source\PSoC5/cyPm.c **** {
  26              		.loc 1 1583 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  31              		.cfi_def_cfa_offset 36
  32              		.cfi_offset 4, -36
  33              		.cfi_offset 5, -32
  34              		.cfi_offset 6, -28
  35              		.cfi_offset 7, -24
  36              		.cfi_offset 8, -20
  37              		.cfi_offset 9, -16
  38              		.cfi_offset 10, -12
  39              		.cfi_offset 11, -8
  40              		.cfi_offset 14, -4
1584:.\Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1585:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
  41              		.loc 1 1585 0
  42 0004 DFF844B1 		ldr	fp, .L5+32
  43 0008 484B     		ldr	r3, .L5
  44 000a 9BF80020 		ldrb	r2, [fp]	@ zero_extendqisi2
1586:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
  45              		.loc 1 1586 0
  46 000e 4849     		ldr	r1, .L5+4
1585:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
  47              		.loc 1 1585 0
  48 0010 5A72     		strb	r2, [r3, #9]
  49              		.loc 1 1586 0
  50 0012 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
1587:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
  51              		.loc 1 1587 0
  52 0014 474F     		ldr	r7, .L5+8
1586:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
  53              		.loc 1 1586 0
  54 0016 9A72     		strb	r2, [r3, #10]
  55              		.loc 1 1587 0
  56 0018 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
1588:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
1589:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
1590:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
1591:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
1592:.\Generated_Source\PSoC5/cyPm.c **** 
1593:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
1594:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
1595:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 30


1596:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
1597:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
1598:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
1599:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
1600:.\Generated_Source\PSoC5/cyPm.c **** 
1601:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
1602:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
1603:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
1604:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
1605:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
  57              		.loc 1 1605 0
  58 001a DFF834A1 		ldr	r10, .L5+36
1587:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
  59              		.loc 1 1587 0
  60 001e DA72     		strb	r2, [r3, #11]
1588:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
  61              		.loc 1 1588 0
  62 0020 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
1606:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
  63              		.loc 1 1606 0
  64 0022 DFF83091 		ldr	r9, .L5+40
1588:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
  65              		.loc 1 1588 0
  66 0026 1A73     		strb	r2, [r3, #12]
1589:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
  67              		.loc 1 1589 0
  68 0028 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
1607:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
  69              		.loc 1 1607 0
  70 002a DFF82C81 		ldr	r8, .L5+44
1589:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
  71              		.loc 1 1589 0
  72 002e 5A73     		strb	r2, [r3, #13]
1590:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
  73              		.loc 1 1590 0
  74 0030 8A79     		ldrb	r2, [r1, #6]	@ zero_extendqisi2
1608:.\Generated_Source\PSoC5/cyPm.c **** 
1609:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
  75              		.loc 1 1609 0
  76 0032 DFF828C1 		ldr	ip, .L5+48
1590:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
  77              		.loc 1 1590 0
  78 0036 9A73     		strb	r2, [r3, #14]
1591:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
  79              		.loc 1 1591 0
  80 0038 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
1610:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
1611:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
  81              		.loc 1 1611 0
  82 003a 3F4E     		ldr	r6, .L5+12
1591:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
  83              		.loc 1 1591 0
  84 003c DA73     		strb	r2, [r3, #15]
1593:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
  85              		.loc 1 1593 0
  86 003e 8A7B     		ldrb	r2, [r1, #14]	@ zero_extendqisi2
1612:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 31


  87              		.loc 1 1612 0
  88 0040 3E4D     		ldr	r5, .L5+16
1593:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
  89              		.loc 1 1593 0
  90 0042 1A74     		strb	r2, [r3, #16]
1594:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
  91              		.loc 1 1594 0
  92 0044 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
1613:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
  93              		.loc 1 1613 0
  94 0046 3E4C     		ldr	r4, .L5+20
1594:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
  95              		.loc 1 1594 0
  96 0048 5A74     		strb	r2, [r3, #17]
1595:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
  97              		.loc 1 1595 0
  98 004a 4A7C     		ldrb	r2, [r1, #17]	@ zero_extendqisi2
1614:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
  99              		.loc 1 1614 0
 100 004c 3D48     		ldr	r0, .L5+24
1595:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 101              		.loc 1 1595 0
 102 004e 9A74     		strb	r2, [r3, #18]
1596:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 103              		.loc 1 1596 0
 104 0050 7A7C     		ldrb	r2, [r7, #17]	@ zero_extendqisi2
1589:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
 105              		.loc 1 1589 0
 106 0052 0337     		adds	r7, r7, #3
1596:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 107              		.loc 1 1596 0
 108 0054 DA74     		strb	r2, [r3, #19]
1597:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 109              		.loc 1 1597 0
 110 0056 0A7D     		ldrb	r2, [r1, #20]	@ zero_extendqisi2
 111 0058 1A75     		strb	r2, [r3, #20]
1598:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 112              		.loc 1 1598 0
 113 005a BA7C     		ldrb	r2, [r7, #18]	@ zero_extendqisi2
 114 005c 5A75     		strb	r2, [r3, #21]
1599:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 115              		.loc 1 1599 0
 116 005e 0A7E     		ldrb	r2, [r1, #24]	@ zero_extendqisi2
 117 0060 9A75     		strb	r2, [r3, #22]
1601:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
 118              		.loc 1 1601 0
 119 0062 BA7E     		ldrb	r2, [r7, #26]	@ zero_extendqisi2
 120 0064 DA75     		strb	r2, [r3, #23]
1602:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 121              		.loc 1 1602 0
 122 0066 91F82020 		ldrb	r2, [r1, #32]	@ zero_extendqisi2
 123 006a 1A76     		strb	r2, [r3, #24]
1603:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 124              		.loc 1 1603 0
 125 006c 7A7F     		ldrb	r2, [r7, #29]	@ zero_extendqisi2
 126 006e 5A76     		strb	r2, [r3, #25]
1604:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 32


 127              		.loc 1 1604 0
 128 0070 91F82220 		ldrb	r2, [r1, #34]	@ zero_extendqisi2
 129 0074 9A76     		strb	r2, [r3, #26]
1605:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 130              		.loc 1 1605 0
 131 0076 9AF80020 		ldrb	r2, [r10]	@ zero_extendqisi2
 132 007a DA76     		strb	r2, [r3, #27]
1606:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 133              		.loc 1 1606 0
 134 007c 99F80020 		ldrb	r2, [r9]	@ zero_extendqisi2
 135 0080 1A77     		strb	r2, [r3, #28]
1607:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 136              		.loc 1 1607 0
 137 0082 98F80020 		ldrb	r2, [r8]	@ zero_extendqisi2
 138 0086 5A77     		strb	r2, [r3, #29]
1609:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 139              		.loc 1 1609 0
 140 0088 9CF80020 		ldrb	r2, [ip]	@ zero_extendqisi2
 141 008c 9A77     		strb	r2, [r3, #30]
1610:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 142              		.loc 1 1610 0
 143 008e 97F82C20 		ldrb	r2, [r7, #44]	@ zero_extendqisi2
 144 0092 DA77     		strb	r2, [r3, #31]
1611:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 145              		.loc 1 1611 0
 146 0094 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
 147 0096 83F82020 		strb	r2, [r3, #32]
1612:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 148              		.loc 1 1612 0
 149 009a 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 150 009c 83F82120 		strb	r2, [r3, #33]
1613:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 151              		.loc 1 1613 0
 152 00a0 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 153 00a2 83F82220 		strb	r2, [r3, #34]
 154              		.loc 1 1614 0
 155 00a6 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 156 00a8 83F82320 		strb	r2, [r3, #35]
1615:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 157              		.loc 1 1615 0
 158 00ac 91F83820 		ldrb	r2, [r1, #56]	@ zero_extendqisi2
 159 00b0 83F82420 		strb	r2, [r3, #36]
1616:.\Generated_Source\PSoC5/cyPm.c **** 
1617:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 160              		.loc 1 1617 0
 161 00b4 0022     		movs	r2, #0
 162 00b6 8BF80020 		strb	r2, [fp]
1618:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 163              		.loc 1 1618 0
 164 00ba 07F8042C 		strb	r2, [r7, #-4]
1619:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 165              		.loc 1 1619 0
 166 00be 07F8032C 		strb	r2, [r7, #-3]
1620:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 167              		.loc 1 1620 0
 168 00c2 023F     		subs	r7, r7, #2
 169 00c4 3A70     		strb	r2, [r7]
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 33


1621:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 170              		.loc 1 1621 0
 171 00c6 BA70     		strb	r2, [r7, #2]
1622:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 172              		.loc 1 1622 0
 173 00c8 3A71     		strb	r2, [r7, #4]
1623:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 174              		.loc 1 1623 0
 175 00ca BA71     		strb	r2, [r7, #6]
1624:.\Generated_Source\PSoC5/cyPm.c **** 
1625:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 176              		.loc 1 1625 0
 177 00cc 3A73     		strb	r2, [r7, #12]
1626:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 178              		.loc 1 1626 0
 179 00ce BA73     		strb	r2, [r7, #14]
1627:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 180              		.loc 1 1627 0
 181 00d0 FA73     		strb	r2, [r7, #15]
1628:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 182              		.loc 1 1628 0
 183 00d2 3A74     		strb	r2, [r7, #16]
1629:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 184              		.loc 1 1629 0
 185 00d4 BA74     		strb	r2, [r7, #18]
1630:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 186              		.loc 1 1630 0
 187 00d6 3A75     		strb	r2, [r7, #20]
1631:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 188              		.loc 1 1631 0
 189 00d8 BA75     		strb	r2, [r7, #22]
1632:.\Generated_Source\PSoC5/cyPm.c **** 
1633:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 190              		.loc 1 1633 0
 191 00da 3A77     		strb	r2, [r7, #28]
1634:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 192              		.loc 1 1634 0
 193 00dc BA77     		strb	r2, [r7, #30]
1635:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 194              		.loc 1 1635 0
 195 00de FA77     		strb	r2, [r7, #31]
1636:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 196              		.loc 1 1636 0
 197 00e0 87F82020 		strb	r2, [r7, #32]
1637:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 198              		.loc 1 1637 0
 199 00e4 8AF80020 		strb	r2, [r10]
1638:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 200              		.loc 1 1638 0
 201 00e8 89F80020 		strb	r2, [r9]
1639:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 202              		.loc 1 1639 0
 203 00ec 88F80020 		strb	r2, [r8]
1640:.\Generated_Source\PSoC5/cyPm.c **** 
1641:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 204              		.loc 1 1641 0
 205 00f0 8CF80020 		strb	r2, [ip]
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 34


1642:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 206              		.loc 1 1642 0
 207 00f4 87F82E20 		strb	r2, [r7, #46]
1643:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 208              		.loc 1 1643 0
 209 00f8 3270     		strb	r2, [r6]
1644:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 210              		.loc 1 1644 0
 211 00fa 2A70     		strb	r2, [r5]
1645:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 212              		.loc 1 1645 0
 213 00fc 2270     		strb	r2, [r4]
1646:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 214              		.loc 1 1646 0
 215 00fe 0270     		strb	r2, [r0]
1647:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 216              		.loc 1 1647 0
 217 0100 81F83820 		strb	r2, [r1, #56]
1648:.\Generated_Source\PSoC5/cyPm.c **** 
1649:.\Generated_Source\PSoC5/cyPm.c **** 
1650:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1651:.\Generated_Source\PSoC5/cyPm.c **** 
1652:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1653:.\Generated_Source\PSoC5/cyPm.c **** 
1654:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1655:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1656:.\Generated_Source\PSoC5/cyPm.c ****         {
1657:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1658:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1659:.\Generated_Source\PSoC5/cyPm.c **** 
1660:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1661:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1662:.\Generated_Source\PSoC5/cyPm.c **** 
1663:.\Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1664:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1665:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1666:.\Generated_Source\PSoC5/cyPm.c **** 
1667:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1668:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1669:.\Generated_Source\PSoC5/cyPm.c ****         }
1670:.\Generated_Source\PSoC5/cyPm.c ****         else
1671:.\Generated_Source\PSoC5/cyPm.c ****         {
1672:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1673:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1674:.\Generated_Source\PSoC5/cyPm.c ****         }
1675:.\Generated_Source\PSoC5/cyPm.c **** 
1676:.\Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1677:.\Generated_Source\PSoC5/cyPm.c **** 
1678:.\Generated_Source\PSoC5/cyPm.c **** 
1679:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1680:.\Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1681:.\Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1682:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1683:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 218              		.loc 1 1683 0
 219 0104 104A     		ldr	r2, .L5+28
 220 0106 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 35


 221 0108 01F00801 		and	r1, r1, #8
 222 010c 01F0FF00 		and	r0, r1, #255
 223 0110 41B1     		cbz	r1, .L2
1684:.\Generated_Source\PSoC5/cyPm.c ****     {
1685:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 224              		.loc 1 1685 0
 225 0112 0121     		movs	r1, #1
 226 0114 83F82E10 		strb	r1, [r3, #46]
1686:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 227              		.loc 1 1686 0
 228 0118 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 229 011a 03F0F703 		and	r3, r3, #247
 230 011e 1370     		strb	r3, [r2]
 231 0120 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 232              	.L2:
1687:.\Generated_Source\PSoC5/cyPm.c ****     }
1688:.\Generated_Source\PSoC5/cyPm.c ****     else
1689:.\Generated_Source\PSoC5/cyPm.c ****     {
1690:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 233              		.loc 1 1690 0
 234 0124 83F82E00 		strb	r0, [r3, #46]
 235 0128 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 236              	.L6:
 237              		.align	2
 238              	.L5:
 239 012c 00000000 		.word	.LANCHOR0
 240 0130 025A0040 		.word	1073764866
 241 0134 035A0040 		.word	1073764867
 242 0138 335A0040 		.word	1073764915
 243 013c 345A0040 		.word	1073764916
 244 0140 365A0040 		.word	1073764918
 245 0144 385A0040 		.word	1073764920
 246 0148 22430040 		.word	1073759010
 247 014c 005A0040 		.word	1073764864
 248 0150 265A0040 		.word	1073764902
 249 0154 285A0040 		.word	1073764904
 250 0158 2A5A0040 		.word	1073764906
 251 015c 305A0040 		.word	1073764912
 252              		.cfi_endproc
 253              	.LFE11:
 254              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 255              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 256              		.align	1
 257              		.thumb
 258              		.thumb_func
 259              		.type	CyPmHibSlpRestore, %function
 260              	CyPmHibSlpRestore:
 261              	.LFB12:
1691:.\Generated_Source\PSoC5/cyPm.c ****     }
1692:.\Generated_Source\PSoC5/cyPm.c **** }
1693:.\Generated_Source\PSoC5/cyPm.c **** 
1694:.\Generated_Source\PSoC5/cyPm.c **** 
1695:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1696:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1697:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1698:.\Generated_Source\PSoC5/cyPm.c **** *
1699:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 36


1700:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from the Sleep
1701:.\Generated_Source\PSoC5/cyPm.c **** *  and Hibernate low power modes:
1702:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1703:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1704:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1705:.\Generated_Source\PSoC5/cyPm.c **** *
1706:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1707:.\Generated_Source\PSoC5/cyPm.c **** *  None
1708:.\Generated_Source\PSoC5/cyPm.c **** *
1709:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1710:.\Generated_Source\PSoC5/cyPm.c **** *  None
1711:.\Generated_Source\PSoC5/cyPm.c **** *
1712:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1713:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1714:.\Generated_Source\PSoC5/cyPm.c **** {
 262              		.loc 1 1714 0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 0
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266              		@ link register save eliminated.
1715:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1716:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 267              		.loc 1 1716 0
 268 0000 2B4B     		ldr	r3, .L9
 269 0002 2C4A     		ldr	r2, .L9+4
 270 0004 597A     		ldrb	r1, [r3, #9]	@ zero_extendqisi2
1717:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
1718:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
1719:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
1720:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
1721:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
1722:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
1723:.\Generated_Source\PSoC5/cyPm.c **** 
1724:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
1725:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
1726:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
1727:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
1728:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
1729:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 271              		.loc 1 1729 0
 272 0006 1832     		adds	r2, r2, #24
1716:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 273              		.loc 1 1716 0
 274 0008 02F8181C 		strb	r1, [r2, #-24]
1717:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 275              		.loc 1 1717 0
 276 000c 997A     		ldrb	r1, [r3, #10]	@ zero_extendqisi2
 277 000e 02F8161C 		strb	r1, [r2, #-22]
1718:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 278              		.loc 1 1718 0
 279 0012 D97A     		ldrb	r1, [r3, #11]	@ zero_extendqisi2
 280 0014 02F8151C 		strb	r1, [r2, #-21]
1719:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 281              		.loc 1 1719 0
 282 0018 197B     		ldrb	r1, [r3, #12]	@ zero_extendqisi2
 283 001a 02F8141C 		strb	r1, [r2, #-20]
1720:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 37


 284              		.loc 1 1720 0
 285 001e 597B     		ldrb	r1, [r3, #13]	@ zero_extendqisi2
 286 0020 02F8121C 		strb	r1, [r2, #-18]
1721:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 287              		.loc 1 1721 0
 288 0024 997B     		ldrb	r1, [r3, #14]	@ zero_extendqisi2
 289 0026 02F8101C 		strb	r1, [r2, #-16]
1722:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 290              		.loc 1 1722 0
 291 002a D97B     		ldrb	r1, [r3, #15]	@ zero_extendqisi2
 292 002c 02F80E1C 		strb	r1, [r2, #-14]
1724:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 293              		.loc 1 1724 0
 294 0030 197C     		ldrb	r1, [r3, #16]	@ zero_extendqisi2
 295 0032 02F8081C 		strb	r1, [r2, #-8]
1725:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 296              		.loc 1 1725 0
 297 0036 597C     		ldrb	r1, [r3, #17]	@ zero_extendqisi2
 298 0038 02F8061C 		strb	r1, [r2, #-6]
1726:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 299              		.loc 1 1726 0
 300 003c 997C     		ldrb	r1, [r3, #18]	@ zero_extendqisi2
 301 003e 02F8051C 		strb	r1, [r2, #-5]
1727:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 302              		.loc 1 1727 0
 303 0042 D97C     		ldrb	r1, [r3, #19]	@ zero_extendqisi2
 304 0044 02F8041C 		strb	r1, [r2, #-4]
1728:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 305              		.loc 1 1728 0
 306 0048 197D     		ldrb	r1, [r3, #20]	@ zero_extendqisi2
 307 004a 02F8021C 		strb	r1, [r2, #-2]
 308              		.loc 1 1729 0
 309 004e 597D     		ldrb	r1, [r3, #21]	@ zero_extendqisi2
 310 0050 1170     		strb	r1, [r2]
1730:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 311              		.loc 1 1730 0
 312 0052 997D     		ldrb	r1, [r3, #22]	@ zero_extendqisi2
 313 0054 9170     		strb	r1, [r2, #2]
1731:.\Generated_Source\PSoC5/cyPm.c **** 
1732:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 314              		.loc 1 1732 0
 315 0056 D97D     		ldrb	r1, [r3, #23]	@ zero_extendqisi2
 316 0058 1172     		strb	r1, [r2, #8]
1733:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 317              		.loc 1 1733 0
 318 005a 197E     		ldrb	r1, [r3, #24]	@ zero_extendqisi2
 319 005c 9172     		strb	r1, [r2, #10]
1734:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 320              		.loc 1 1734 0
 321 005e 597E     		ldrb	r1, [r3, #25]	@ zero_extendqisi2
 322 0060 D172     		strb	r1, [r2, #11]
1735:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 323              		.loc 1 1735 0
 324 0062 997E     		ldrb	r1, [r3, #26]	@ zero_extendqisi2
 325 0064 1173     		strb	r1, [r2, #12]
1736:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 326              		.loc 1 1736 0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 38


 327 0066 D97E     		ldrb	r1, [r3, #27]	@ zero_extendqisi2
 328 0068 9173     		strb	r1, [r2, #14]
1737:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 329              		.loc 1 1737 0
 330 006a 197F     		ldrb	r1, [r3, #28]	@ zero_extendqisi2
 331 006c 1174     		strb	r1, [r2, #16]
1738:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 332              		.loc 1 1738 0
 333 006e 597F     		ldrb	r1, [r3, #29]	@ zero_extendqisi2
 334 0070 9174     		strb	r1, [r2, #18]
1739:.\Generated_Source\PSoC5/cyPm.c **** 
1740:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 335              		.loc 1 1740 0
 336 0072 997F     		ldrb	r1, [r3, #30]	@ zero_extendqisi2
 337 0074 1176     		strb	r1, [r2, #24]
1741:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 338              		.loc 1 1741 0
 339 0076 D97F     		ldrb	r1, [r3, #31]	@ zero_extendqisi2
 340 0078 9176     		strb	r1, [r2, #26]
1742:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 341              		.loc 1 1742 0
 342 007a 93F82010 		ldrb	r1, [r3, #32]	@ zero_extendqisi2
 343 007e D176     		strb	r1, [r2, #27]
1743:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 344              		.loc 1 1743 0
 345 0080 93F82110 		ldrb	r1, [r3, #33]	@ zero_extendqisi2
 346 0084 1177     		strb	r1, [r2, #28]
1744:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 347              		.loc 1 1744 0
 348 0086 93F82210 		ldrb	r1, [r3, #34]	@ zero_extendqisi2
 349 008a 9177     		strb	r1, [r2, #30]
1745:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 350              		.loc 1 1745 0
 351 008c 93F82310 		ldrb	r1, [r3, #35]	@ zero_extendqisi2
 352 0090 82F82010 		strb	r1, [r2, #32]
1746:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 353              		.loc 1 1746 0
 354 0094 93F82410 		ldrb	r1, [r3, #36]	@ zero_extendqisi2
 355 0098 82F82210 		strb	r1, [r2, #34]
1747:.\Generated_Source\PSoC5/cyPm.c **** 
1748:.\Generated_Source\PSoC5/cyPm.c **** 
1749:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1750:.\Generated_Source\PSoC5/cyPm.c **** 
1751:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1752:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1753:.\Generated_Source\PSoC5/cyPm.c ****         {
1754:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1755:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1756:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1757:.\Generated_Source\PSoC5/cyPm.c **** 
1758:.\Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1759:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1760:.\Generated_Source\PSoC5/cyPm.c ****         }
1761:.\Generated_Source\PSoC5/cyPm.c **** 
1762:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1763:.\Generated_Source\PSoC5/cyPm.c **** 
1764:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 39


1765:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1766:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 356              		.loc 1 1766 0
 357 009c 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 358 00a0 012B     		cmp	r3, #1
 359 00a2 04D1     		bne	.L7
1767:.\Generated_Source\PSoC5/cyPm.c ****     {
1768:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 360              		.loc 1 1768 0
 361 00a4 044B     		ldr	r3, .L9+8
 362 00a6 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 363 00a8 42F00802 		orr	r2, r2, #8
 364 00ac 1A70     		strb	r2, [r3]
 365              	.L7:
 366 00ae 7047     		bx	lr
 367              	.L10:
 368              		.align	2
 369              	.L9:
 370 00b0 00000000 		.word	.LANCHOR0
 371 00b4 005A0040 		.word	1073764864
 372 00b8 22430040 		.word	1073759010
 373              		.cfi_endproc
 374              	.LFE12:
 375              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 376              		.section	.text.CyPmSaveClocks,"ax",%progbits
 377              		.align	1
 378              		.global	CyPmSaveClocks
 379              		.thumb
 380              		.thumb_func
 381              		.type	CyPmSaveClocks, %function
 382              	CyPmSaveClocks:
 383              	.LFB0:
  81:.\Generated_Source\PSoC5/cyPm.c **** {
 384              		.loc 1 81 0
 385              		.cfi_startproc
 386              		@ args = 0, pretend = 0, frame = 0
 387              		@ frame_needed = 0, uses_anonymous_args = 0
 388 0000 10B5     		push	{r4, lr}
 389              		.cfi_def_cfa_offset 8
 390              		.cfi_offset 4, -8
 391              		.cfi_offset 14, -4
  83:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
 392              		.loc 1 83 0
 393 0002 6A4A     		ldr	r2, .L51
 394 0004 6A4C     		ldr	r4, .L51+4
 395 0006 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  90:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 396              		.loc 1 90 0
 397 0008 3720     		movs	r0, #55
  83:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
 398              		.loc 1 83 0
 399 000a 03F00F03 		and	r3, r3, #15
 400 000e 84F83030 		strb	r3, [r4, #48]
  84:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
 401              		.loc 1 84 0
 402 0012 684B     		ldr	r3, .L51+8
 403 0014 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 40


 404 0016 84F83110 		strb	r1, [r4, #49]
  85:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
 405              		.loc 1 85 0
 406 001a 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 407 001c 01F0F001 		and	r1, r1, #240
 408 0020 1170     		strb	r1, [r2]
  86:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
 409              		.loc 1 86 0
 410 0022 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 411 0024 0022     		movs	r2, #0
 412 0026 1A70     		strb	r2, [r3]
  89:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
 413              		.loc 1 89 0
 414 0028 03F25E43 		addw	r3, r3, #1118
 415 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 416 002e 03F0C003 		and	r3, r3, #192
 417 0032 84F83530 		strb	r3, [r4, #53]
  90:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 418              		.loc 1 90 0
 419 0036 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 420              	.LVL0:
  93:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 421              		.loc 1 93 0
 422 003a 5F4B     		ldr	r3, .L51+12
 423 003c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 424 003e 02F00702 		and	r2, r2, #7
 425 0042 84F83320 		strb	r2, [r4, #51]
  94:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 426              		.loc 1 94 0
 427 0046 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 428 0048 02F04002 		and	r2, r2, #64
 429 004c 84F83420 		strb	r2, [r4, #52]
  97:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 430              		.loc 1 97 0
 431 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 432 0052 03F01003 		and	r3, r3, #16
 433 0056 03F0FF02 		and	r2, r3, #255
 434 005a 1BB1     		cbz	r3, .L12
 100:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 435              		.loc 1 100 0
 436 005c 0123     		movs	r3, #1
 437 005e 84F83930 		strb	r3, [r4, #57]
 438 0062 01E0     		b	.L13
 439              	.L12:
 105:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 440              		.loc 1 105 0
 441 0064 84F83920 		strb	r2, [r4, #57]
 442              	.L13:
 109:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 443              		.loc 1 109 0
 444 0068 544B     		ldr	r3, .L51+16
 445 006a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 446 006c 03F00303 		and	r3, r3, #3
 112:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 447              		.loc 1 112 0
 448 0070 012B     		cmp	r3, #1
 109:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 41


 449              		.loc 1 109 0
 450 0072 84F83230 		strb	r3, [r4, #50]
 112:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 451              		.loc 1 112 0
 452 0076 10D1     		bne	.L14
 114:.\Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 453              		.loc 1 114 0
 454 0078 4FF04023 		mov	r3, #1073758208
 455 007c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 456 007e 03F00303 		and	r3, r3, #3
 457 0082 012B     		cmp	r3, #1
 458 0084 06D0     		beq	.L15
 459 0086 03D3     		bcc	.L16
 460 0088 022B     		cmp	r3, #2
 461 008a 06D1     		bne	.L14
 125:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 462              		.loc 1 125 0
 463 008c 0320     		movs	r0, #3
 464 008e 02E0     		b	.L50
 465              	.L16:
 117:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 466              		.loc 1 117 0
 467 0090 0020     		movs	r0, #0
 468 0092 00E0     		b	.L50
 469              	.L15:
 121:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 470              		.loc 1 121 0
 471 0094 0220     		movs	r0, #2
 472              	.L50:
 125:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 473              		.loc 1 125 0
 474 0096 FFF7FEFF 		bl	CyMasterClk_SetSource
 475              	.LVL1:
 476              	.L14:
 135:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 477              		.loc 1 135 0
 478 009a 494B     		ldr	r3, .L51+20
 479 009c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 480 009e 13F00103 		ands	r3, r3, #1
 481 00a2 05D0     		beq	.L18
 138:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 482              		.loc 1 138 0
 483 00a4 0123     		movs	r3, #1
 484 00a6 84F83E30 		strb	r3, [r4, #62]
 139:.\Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 485              		.loc 1 139 0
 486 00aa FFF7FEFF 		bl	CyPLL_OUT_Stop
 487              	.LVL2:
 488 00ae 01E0     		b	.L19
 489              	.L18:
 144:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 490              		.loc 1 144 0
 491 00b0 84F83E30 		strb	r3, [r4, #62]
 492              	.L19:
 148:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 493              		.loc 1 148 0
 494 00b4 0420     		movs	r0, #4
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 42


 495 00b6 FFF7FEFF 		bl	CyIMO_SetFreq
 496              	.LVL3:
 151:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 497              		.loc 1 151 0
 498 00ba 424B     		ldr	r3, .L51+24
 499 00bc 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 500 00be 03F01003 		and	r3, r3, #16
 501 00c2 03F0FF00 		and	r0, r3, #255
 502 00c6 1BB1     		cbz	r3, .L20
 154:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 503              		.loc 1 154 0
 504 00c8 0123     		movs	r3, #1
 505 00ca 84F83630 		strb	r3, [r4, #54]
 506 00ce 06E0     		b	.L21
 507              	.L20:
 159:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 508              		.loc 1 159 0
 509 00d0 84F83600 		strb	r0, [r4, #54]
 162:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 510              		.loc 1 162 0
 511 00d4 FFF7FEFF 		bl	CyIMO_Start
 512              	.LVL4:
 165:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 513              		.loc 1 165 0
 514 00d8 0620     		movs	r0, #6
 515 00da FFF7FEFF 		bl	CyDelayUs
 516              	.LVL5:
 517              	.L21:
 169:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 518              		.loc 1 169 0
 519 00de 364B     		ldr	r3, .L51+12
 520 00e0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 521 00e2 03F02003 		and	r3, r3, #32
 522 00e6 03F0FF02 		and	r2, r3, #255
 523 00ea 6BB1     		cbz	r3, .L22
 173:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 524              		.loc 1 173 0
 525 00ec 4FF04023 		mov	r3, #1073758208
 526 00f0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 176:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 527              		.loc 1 176 0
 528 00f2 0020     		movs	r0, #0
 172:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 529              		.loc 1 172 0
 530 00f4 13F0400F 		tst	r3, #64
 531 00f8 14BF     		ite	ne
 532 00fa 0123     		movne	r3, #1
 533 00fc 0223     		moveq	r3, #2
 534 00fe 84F83730 		strb	r3, [r4, #55]
 176:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 535              		.loc 1 176 0
 536 0102 FFF7FEFF 		bl	CyIMO_SetSource
 537              	.LVL6:
 538 0106 01E0     		b	.L24
 539              	.L22:
 181:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 540              		.loc 1 181 0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 43


 541 0108 84F83720 		strb	r2, [r4, #55]
 542              	.L24:
 185:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 543              		.loc 1 185 0
 544 010c 4FF04023 		mov	r3, #1073758208
 545 0110 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 546 0112 02F03002 		and	r2, r2, #48
 547 0116 84F83820 		strb	r2, [r4, #56]
 188:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 548              		.loc 1 188 0
 549 011a 1AB1     		cbz	r2, .L25
 191:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 550              		.loc 1 191 0
 551 011c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 552 011e 02F0CF02 		and	r2, r2, #207
 553 0122 1A70     		strb	r2, [r3]
 554              	.L25:
 196:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 555              		.loc 1 196 0
 556 0124 244B     		ldr	r3, .L51+12
 557 0126 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 558 0128 DB06     		lsls	r3, r3, #27
 559 012a 01D5     		bpl	.L26
 198:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 560              		.loc 1 198 0
 561 012c FFF7FEFF 		bl	CyIMO_DisableDoubler
 562              	.LVL7:
 563              	.L26:
 202:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 564              		.loc 1 202 0
 565 0130 254B     		ldr	r3, .L51+28
 566 0132 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 567 0134 DBB2     		uxtb	r3, r3
 568 0136 84F83A30 		strb	r3, [r4, #58]
 203:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 569              		.loc 1 203 0
 570 013a 13B1     		cbz	r3, .L27
 205:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 571              		.loc 1 205 0
 572 013c 0020     		movs	r0, #0
 573 013e FFF7FEFF 		bl	CyMasterClk_SetDivider
 574              	.LVL8:
 575              	.L27:
 209:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 576              		.loc 1 209 0
 577 0142 94F83230 		ldrb	r3, [r4, #50]	@ zero_extendqisi2
 578 0146 13B1     		cbz	r3, .L28
 211:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 579              		.loc 1 211 0
 580 0148 0020     		movs	r0, #0
 581 014a FFF7FEFF 		bl	CyMasterClk_SetSource
 582              	.LVL9:
 583              	.L28:
 215:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 584              		.loc 1 215 0
 585 014e 1F4B     		ldr	r3, .L51+32
 216:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 44


 586              		.loc 1 216 0
 587 0150 1F4A     		ldr	r2, .L51+36
 215:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 588              		.loc 1 215 0
 589 0152 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 590 0154 1B02     		lsls	r3, r3, #8
 591 0156 A387     		strh	r3, [r4, #60]	@ movhi
 216:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 592              		.loc 1 216 0
 593 0158 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 594 015a 1343     		orrs	r3, r3, r2
 595 015c A387     		strh	r3, [r4, #60]	@ movhi
 217:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 596              		.loc 1 217 0
 597 015e 13B1     		cbz	r3, .L29
 219:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 598              		.loc 1 219 0
 599 0160 0020     		movs	r0, #0
 600 0162 FFF7FEFF 		bl	CyBusClk_SetDivider
 601              	.LVL10:
 602              	.L29:
 223:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 603              		.loc 1 223 0
 604 0166 144B     		ldr	r3, .L51+12
 605 0168 1A4A     		ldr	r2, .L51+40
 606 016a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 607 016c 03F00703 		and	r3, r3, #7
 608 0170 D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 609 0172 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 610              	.LVL11:
 226:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 611              		.loc 1 226 0
 612 0176 184B     		ldr	r3, .L51+44
 613 0178 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 614 017a 13F00103 		ands	r3, r3, #1
 615 017e 05D0     		beq	.L30
 229:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 616              		.loc 1 229 0
 617 0180 0123     		movs	r3, #1
 618 0182 84F83F30 		strb	r3, [r4, #63]
 230:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 619              		.loc 1 230 0
 620 0186 FFF7FEFF 		bl	CyXTAL_Stop
 621              	.LVL12:
 622 018a 01E0     		b	.L31
 623              	.L30:
 235:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 624              		.loc 1 235 0
 625 018c 84F83F30 		strb	r3, [r4, #63]
 626              	.L31:
 244:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 627              		.loc 1 244 0
 628 0190 124B     		ldr	r3, .L51+48
 629 0192 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 630 0194 03F00403 		and	r3, r3, #4
 631 0198 03F0FF02 		and	r2, r3, #255
 632 019c 1BB1     		cbz	r3, .L32
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 45


 246:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 633              		.loc 1 246 0
 634 019e 0123     		movs	r3, #1
 635 01a0 84F84030 		strb	r3, [r4, #64]
 636 01a4 10BD     		pop	{r4, pc}
 637              	.L32:
 250:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 638              		.loc 1 250 0
 639 01a6 84F84020 		strb	r2, [r4, #64]
 640 01aa 10BD     		pop	{r4, pc}
 641              	.L52:
 642              		.align	2
 643              	.L51:
 644 01ac A1430040 		.word	1073759137
 645 01b0 00000000 		.word	.LANCHOR0
 646 01b4 A2430040 		.word	1073759138
 647 01b8 00420040 		.word	1073758720
 648 01bc 05400040 		.word	1073758213
 649 01c0 20420040 		.word	1073758752
 650 01c4 A0430040 		.word	1073759136
 651 01c8 04400040 		.word	1073758212
 652 01cc 07400040 		.word	1073758215
 653 01d0 06400040 		.word	1073758214
 654 01d4 00000000 		.word	.LANCHOR1
 655 01d8 10420040 		.word	1073758736
 656 01dc 0B400040 		.word	1073758219
 657              		.cfi_endproc
 658              	.LFE0:
 659              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 660              		.section	.text.CyPmRestoreClocks,"ax",%progbits
 661              		.align	1
 662              		.global	CyPmRestoreClocks
 663              		.thumb
 664              		.thumb_func
 665              		.type	CyPmRestoreClocks, %function
 666              	CyPmRestoreClocks:
 667              	.LFB1:
 283:.\Generated_Source\PSoC5/cyPm.c **** {
 668              		.loc 1 283 0
 669              		.cfi_startproc
 670              		@ args = 0, pretend = 0, frame = 8
 671              		@ frame_needed = 0, uses_anonymous_args = 0
 672              	.LVL13:
 673 0000 F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
 674              		.cfi_def_cfa_offset 32
 675              		.cfi_offset 0, -32
 676              		.cfi_offset 1, -28
 677              		.cfi_offset 2, -24
 678              		.cfi_offset 4, -20
 679              		.cfi_offset 5, -16
 680              		.cfi_offset 6, -12
 681              		.cfi_offset 7, -8
 682              		.cfi_offset 14, -4
 290:.\Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 683              		.loc 1 290 0
 684 0002 784E     		ldr	r6, .L94
 295:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 46


 685              		.loc 1 295 0
 686 0004 784C     		ldr	r4, .L94+4
 290:.\Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 687              		.loc 1 290 0
 688 0006 3346     		mov	r3, r6
 689 0008 53F8070F 		ldr	r0, [r3, #7]!	@ unaligned
 690 000c 9A88     		ldrh	r2, [r3, #4]	@ unaligned
 691 000e 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 692 0010 0090     		str	r0, [sp]	@ unaligned
 693 0012 8DF80630 		strb	r3, [sp, #6]
 295:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 694              		.loc 1 295 0
 695 0016 94F84030 		ldrb	r3, [r4, #64]	@ zero_extendqisi2
 290:.\Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 696              		.loc 1 290 0
 697 001a ADF80420 		strh	r2, [sp, #4]	@ unaligned
 295:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 698              		.loc 1 295 0
 699 001e 012B     		cmp	r3, #1
 700 0020 0DD1     		bne	.L54
 299:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 701              		.loc 1 299 0
 702 0022 724B     		ldr	r3, .L94+8
 298:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 703              		.loc 1 298 0
 704 0024 4B20     		movs	r0, #75
 299:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 705              		.loc 1 299 0
 706 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 707 0028 03F00703 		and	r3, r3, #7
 298:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 708              		.loc 1 298 0
 709 002c F35C     		ldrb	r3, [r6, r3]	@ zero_extendqisi2
 710 002e 5843     		muls	r0, r3, r0
 711 0030 FFF7FEFF 		bl	CyDelayCycles
 712              	.LVL14:
 301:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 713              		.loc 1 301 0
 714 0034 6E4B     		ldr	r3, .L94+12
 715 0036 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 716 0038 42F00402 		orr	r2, r2, #4
 717 003c 1A70     		strb	r2, [r3]
 718              	.L54:
 305:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 719              		.loc 1 305 0
 720 003e 94F83F30 		ldrb	r3, [r4, #63]	@ zero_extendqisi2
 721 0042 012B     		cmp	r3, #1
 722 0044 08D0     		beq	.L55
 723              	.L58:
 348:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 724              		.loc 1 348 0
 725 0046 3720     		movs	r0, #55
 726 0048 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 727              	.LVL15:
 351:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 728              		.loc 1 351 0
 729 004c 94F83230 		ldrb	r3, [r4, #50]	@ zero_extendqisi2
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 47


 730 0050 023B     		subs	r3, r3, #2
 731 0052 012B     		cmp	r3, #1
 732 0054 25D8     		bhi	.L57
 733 0056 17E0     		b	.L92
 734              	.L55:
 315:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 735              		.loc 1 315 0
 736 0058 0020     		movs	r0, #0
 737 005a FFF7FEFF 		bl	CyXTAL_Start
 738              	.LVL16:
 318:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 739              		.loc 1 318 0
 740 005e 654B     		ldr	r3, .L94+16
 741 0060 0525     		movs	r5, #5
 742 0062 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 743              	.LVL17:
 744 0064 1F46     		mov	r7, r3
 745              	.LVL18:
 746              	.L59:
 324:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 747              		.loc 1 324 0
 748 0066 614B     		ldr	r3, .L94+8
 749 0068 C820     		movs	r0, #200
 750 006a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 751 006c 03F00703 		and	r3, r3, #7
 752 0070 F35C     		ldrb	r3, [r6, r3]	@ zero_extendqisi2
 753 0072 5843     		muls	r0, r3, r0
 754 0074 FFF7FEFF 		bl	CyDelayCycles
 755              	.LVL19:
 327:.\Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 756              		.loc 1 327 0
 757 0078 3B78     		ldrb	r3, [r7]	@ zero_extendqisi2
 758 007a 1B06     		lsls	r3, r3, #24
 759 007c E3D5     		bpl	.L58
 760              	.LVL20:
 761 007e 013D     		subs	r5, r5, #1
 762              	.LVL21:
 763 0080 ADB2     		uxth	r5, r5
 764              	.LVL22:
 321:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 765              		.loc 1 321 0
 766 0082 002D     		cmp	r5, #0
 767 0084 EFD1     		bne	.L59
 768 0086 DEE7     		b	.L58
 769              	.L92:
 355:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 770              		.loc 1 355 0
 771 0088 5B4B     		ldr	r3, .L94+20
 772 008a 574A     		ldr	r2, .L94+4
 773 008c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 774 008e 92F83A00 		ldrb	r0, [r2, #58]	@ zero_extendqisi2
 775 0092 8342     		cmp	r3, r0
 776 0094 01D0     		beq	.L60
 358:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 777              		.loc 1 358 0
 778 0096 FFF7FEFF 		bl	CyMasterClk_SetDivider
 779              	.LVL23:
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 48


 780              	.L60:
 362:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 781              		.loc 1 362 0
 782 009a 94F83200 		ldrb	r0, [r4, #50]	@ zero_extendqisi2
 783 009e FFF7FEFF 		bl	CyMasterClk_SetSource
 784              	.LVL24:
 785              	.L57:
 366:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 786              		.loc 1 366 0
 787 00a2 94F83430 		ldrb	r3, [r4, #52]	@ zero_extendqisi2
 788 00a6 5806     		lsls	r0, r3, #25
 789 00a8 0CD5     		bpl	.L61
 367:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 790              		.loc 1 367 0 discriminator 1
 791 00aa 4F4B     		ldr	r3, .L94+4
 792 00ac 02AA     		add	r2, sp, #8
 793 00ae 93F83330 		ldrb	r3, [r3, #51]	@ zero_extendqisi2
 794 00b2 1344     		add	r3, r3, r2
 366:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 795              		.loc 1 366 0 discriminator 1
 796 00b4 13F8083C 		ldrb	r3, [r3, #-8]	@ zero_extendqisi2
 797 00b8 032B     		cmp	r3, #3
 798 00ba 03D1     		bne	.L61
 370:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 799              		.loc 1 370 0
 800 00bc 0820     		movs	r0, #8
 801 00be FFF7FEFF 		bl	CyIMO_SetFreq
 802              	.LVL25:
 803 00c2 13E0     		b	.L62
 804              	.L61:
 375:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 805              		.loc 1 375 0
 806 00c4 94F83330 		ldrb	r3, [r4, #51]	@ zero_extendqisi2
 807 00c8 02AA     		add	r2, sp, #8
 808 00ca 1344     		add	r3, r3, r2
 809 00cc 13F8080C 		ldrb	r0, [r3, #-8]	@ zero_extendqisi2
 810 00d0 FFF7FEFF 		bl	CyIMO_SetFreq
 811              	.LVL26:
 377:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 812              		.loc 1 377 0
 813 00d4 94F83430 		ldrb	r3, [r4, #52]	@ zero_extendqisi2
 814 00d8 13F0400F 		tst	r3, #64
 815 00dc 434B     		ldr	r3, .L94+8
 379:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 816              		.loc 1 379 0
 817 00de 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 818 00e0 14BF     		ite	ne
 819 00e2 42F04002 		orrne	r2, r2, #64
 383:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 820              		.loc 1 383 0
 821 00e6 02F0BF02 		andeq	r2, r2, #191
 822 00ea 1A70     		strb	r2, [r3]
 823              	.L62:
 388:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 824              		.loc 1 388 0
 825 00ec 94F83630 		ldrb	r3, [r4, #54]	@ zero_extendqisi2
 826 00f0 012B     		cmp	r3, #1
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 49


 827 00f2 08D1     		bne	.L64
 389:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 828              		.loc 1 389 0 discriminator 1
 829 00f4 414B     		ldr	r3, .L94+24
 830 00f6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 831 00f8 03F01003 		and	r3, r3, #16
 388:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 832              		.loc 1 388 0 discriminator 1
 833 00fc 03F0FF00 		and	r0, r3, #255
 834 0100 0BB9     		cbnz	r3, .L64
 392:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 835              		.loc 1 392 0
 836 0102 FFF7FEFF 		bl	CyIMO_Start
 837              	.LVL27:
 838              	.L64:
 396:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 839              		.loc 1 396 0
 840 0106 94F83700 		ldrb	r0, [r4, #55]	@ zero_extendqisi2
 841 010a FFF7FEFF 		bl	CyIMO_SetSource
 842              	.LVL28:
 399:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 843              		.loc 1 399 0
 844 010e 94F83930 		ldrb	r3, [r4, #57]	@ zero_extendqisi2
 845 0112 012B     		cmp	r3, #1
 846 0114 01D1     		bne	.L65
 401:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 847              		.loc 1 401 0
 848 0116 FFF7FEFF 		bl	CyIMO_EnableDoubler
 849              	.LVL29:
 850              	.L65:
 405:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 851              		.loc 1 405 0
 852 011a 4FF04023 		mov	r3, #1073758208
 853 011e 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 854 0120 94F83820 		ldrb	r2, [r4, #56]	@ zero_extendqisi2
 855 0124 01F03001 		and	r1, r1, #48
 856 0128 8A42     		cmp	r2, r1
 857 012a 04D0     		beq	.L66
 407:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 858              		.loc 1 407 0
 859 012c 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 860 012e 01F0CF01 		and	r1, r1, #207
 861 0132 0A43     		orrs	r2, r2, r1
 862 0134 1A70     		strb	r2, [r3]
 863              	.L66:
 413:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 864              		.loc 1 413 0
 865 0136 94F83E30 		ldrb	r3, [r4, #62]	@ zero_extendqisi2
 866 013a 012B     		cmp	r3, #1
 867 013c 04D0     		beq	.L67
 868              	.L71:
 457:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 869              		.loc 1 457 0
 870 013e 94F83230 		ldrb	r3, [r4, #50]	@ zero_extendqisi2
 871 0142 012B     		cmp	r3, #1
 872 0144 26D8     		bhi	.L69
 873 0146 18E0     		b	.L93
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 50


 874              	.L67:
 424:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 875              		.loc 1 424 0
 876 0148 0020     		movs	r0, #0
 877 014a FFF7FEFF 		bl	CyPLL_OUT_Start
 878              	.LVL30:
 427:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 879              		.loc 1 427 0
 880 014e 5020     		movs	r0, #80
 881 0150 FFF7FEFF 		bl	CyDelayUs
 882              	.LVL31:
 428:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 883              		.loc 1 428 0
 884 0154 2A4B     		ldr	r3, .L94+28
 885 0156 AB25     		movs	r5, #171
 886 0158 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 887              	.LVL32:
 888 015a 1E46     		mov	r6, r3
 889              	.LVL33:
 890              	.L72:
 433:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 891              		.loc 1 433 0
 892 015c 0120     		movs	r0, #1
 893 015e FFF7FEFF 		bl	CyDelayUs
 894              	.LVL34:
 436:.\Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 895              		.loc 1 436 0
 896 0162 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 897 0164 D907     		lsls	r1, r3, #31
 898 0166 03D5     		bpl	.L70
 437:.\Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 899              		.loc 1 437 0 discriminator 1
 900 0168 254B     		ldr	r3, .L94+28
 901 016a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 436:.\Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 902              		.loc 1 436 0 discriminator 1
 903 016c DA07     		lsls	r2, r3, #31
 904 016e E6D4     		bmi	.L71
 905              	.L70:
 906              	.LVL35:
 907 0170 013D     		subs	r5, r5, #1
 908              	.LVL36:
 909 0172 ADB2     		uxth	r5, r5
 910              	.LVL37:
 431:.\Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 911              		.loc 1 431 0
 912 0174 002D     		cmp	r5, #0
 913 0176 F1D1     		bne	.L72
 914 0178 E1E7     		b	.L71
 915              	.L93:
 461:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 916              		.loc 1 461 0
 917 017a 1F4B     		ldr	r3, .L94+20
 918 017c 1A4A     		ldr	r2, .L94+4
 919 017e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 920 0180 92F83A00 		ldrb	r0, [r2, #58]	@ zero_extendqisi2
 921 0184 8342     		cmp	r3, r0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 51


 922 0186 01D0     		beq	.L73
 463:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 923              		.loc 1 463 0
 924 0188 FFF7FEFF 		bl	CyMasterClk_SetDivider
 925              	.LVL38:
 926              	.L73:
 467:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 927              		.loc 1 467 0
 928 018c 94F83200 		ldrb	r0, [r4, #50]	@ zero_extendqisi2
 929 0190 FFF7FEFF 		bl	CyMasterClk_SetSource
 930              	.LVL39:
 931              	.L69:
 471:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 932              		.loc 1 471 0
 933 0194 94F83630 		ldrb	r3, [r4, #54]	@ zero_extendqisi2
 934 0198 2BB9     		cbnz	r3, .L74
 472:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 935              		.loc 1 472 0 discriminator 1
 936 019a 184B     		ldr	r3, .L94+24
 937 019c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 471:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 938              		.loc 1 471 0 discriminator 1
 939 019e DB06     		lsls	r3, r3, #27
 940 01a0 01D5     		bpl	.L74
 474:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 941              		.loc 1 474 0
 942 01a2 FFF7FEFF 		bl	CyIMO_Stop
 943              	.LVL40:
 944              	.L74:
 478:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 945              		.loc 1 478 0
 946 01a6 174B     		ldr	r3, .L94+32
 480:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 947              		.loc 1 480 0
 948 01a8 A08F     		ldrh	r0, [r4, #60]
 478:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 949              		.loc 1 478 0
 950 01aa 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 951              	.LVL41:
 479:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 952              		.loc 1 479 0
 953 01ac 013B     		subs	r3, r3, #1
 954 01ae 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 955              	.LVL42:
 480:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 956              		.loc 1 480 0
 957 01b0 43EA0223 		orr	r3, r3, r2, lsl #8
 958              	.LVL43:
 959 01b4 9842     		cmp	r0, r3
 960 01b6 01D0     		beq	.L75
 482:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 961              		.loc 1 482 0
 962 01b8 FFF7FEFF 		bl	CyBusClk_SetDivider
 963              	.LVL44:
 964              	.L75:
 486:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 965              		.loc 1 486 0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 52


 966 01bc 124B     		ldr	r3, .L94+36
 967 01be 94F83510 		ldrb	r1, [r4, #53]	@ zero_extendqisi2
 968 01c2 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 490:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 969              		.loc 1 490 0
 970 01c4 A3F25F43 		subw	r3, r3, #1119
 486:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 971              		.loc 1 486 0
 972 01c8 02F03F02 		and	r2, r2, #63
 973 01cc 0A43     		orrs	r2, r2, r1
 974 01ce 83F85F24 		strb	r2, [r3, #1119]
 490:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 975              		.loc 1 490 0
 976 01d2 94F83020 		ldrb	r2, [r4, #48]	@ zero_extendqisi2
 977 01d6 1A70     		strb	r2, [r3]
 491:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 978              		.loc 1 491 0
 979 01d8 94F83120 		ldrb	r2, [r4, #49]	@ zero_extendqisi2
 980 01dc 5A70     		strb	r2, [r3, #1]
 492:.\Generated_Source\PSoC5/cyPm.c **** }
 981              		.loc 1 492 0
 982 01de 03B0     		add	sp, sp, #12
 983              		@ sp needed
 984 01e0 F0BD     		pop	{r4, r5, r6, r7, pc}
 985              	.L95:
 986 01e2 00BF     		.align	2
 987              	.L94:
 988 01e4 00000000 		.word	.LANCHOR1
 989 01e8 00000000 		.word	.LANCHOR0
 990 01ec 00420040 		.word	1073758720
 991 01f0 0B400040 		.word	1073758219
 992 01f4 10420040 		.word	1073758736
 993 01f8 04400040 		.word	1073758212
 994 01fc A0430040 		.word	1073759136
 995 0200 25420040 		.word	1073758757
 996 0204 07400040 		.word	1073758215
 997 0208 00480040 		.word	1073760256
 998              		.cfi_endproc
 999              	.LFE1:
 1000              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 1001              		.section	.text.CyPmAltAct,"ax",%progbits
 1002              		.align	1
 1003              		.global	CyPmAltAct
 1004              		.thumb
 1005              		.thumb_func
 1006              		.type	CyPmAltAct, %function
 1007              	CyPmAltAct:
 1008              	.LFB2:
 637:.\Generated_Source\PSoC5/cyPm.c **** {
 1009              		.loc 1 637 0
 1010              		.cfi_startproc
 1011              		@ args = 0, pretend = 0, frame = 0
 1012              		@ frame_needed = 0, uses_anonymous_args = 0
 1013              	.LVL45:
 1014 0000 30B5     		push	{r4, r5, lr}
 1015              		.cfi_def_cfa_offset 12
 1016              		.cfi_offset 4, -12
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 53


 1017              		.cfi_offset 5, -8
 1018              		.cfi_offset 14, -4
 688:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1019              		.loc 1 688 0
 1020 0002 124C     		ldr	r4, .L97
 1021 0004 124B     		ldr	r3, .L97+4
 1022 0006 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 692:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1023              		.loc 1 692 0
 1024 0008 1248     		ldr	r0, .L97+8
 1025              	.LVL46:
 688:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1026              		.loc 1 688 0
 1027 000a 1A71     		strb	r2, [r3, #4]
 689:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1028              		.loc 1 689 0
 1029 000c C1F30712 		ubfx	r2, r1, #4, #8
 1030 0010 2270     		strb	r2, [r4]
 692:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1031              		.loc 1 692 0
 1032 0012 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 1033 0014 5A71     		strb	r2, [r3, #5]
 693:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1034              		.loc 1 693 0
 1035 0016 01F00F02 		and	r2, r1, #15
 1036 001a 0270     		strb	r2, [r0]
 696:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1037              		.loc 1 696 0
 1038 001c 0E4A     		ldr	r2, .L97+12
 697:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1039              		.loc 1 697 0
 1040 001e C1F30031 		ubfx	r1, r1, #12, #1
 1041              	.LVL47:
 696:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1042              		.loc 1 696 0
 1043 0022 1578     		ldrb	r5, [r2]	@ zero_extendqisi2
 1044 0024 9D71     		strb	r5, [r3, #6]
 697:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1045              		.loc 1 697 0
 1046 0026 1170     		strb	r1, [r2]
 701:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 1047              		.loc 1 701 0
 1048 0028 0C49     		ldr	r1, .L97+16
 1049 002a 0D78     		ldrb	r5, [r1]	@ zero_extendqisi2
 1050 002c 05F0F805 		and	r5, r5, #248
 1051 0030 45F00105 		orr	r5, r5, #1
 1052 0034 0D70     		strb	r5, [r1]
 704:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1053              		.loc 1 704 0
 1054 0036 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 707:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1055              		.loc 1 707 0
 1056              	@ 707 ".\Generated_Source\PSoC5\cyPm.c" 1
 1057 0038 00BF     		NOP
 1058              	
 1059              	@ 0 "" 2
 708:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 54


 1060              		.loc 1 708 0
 1061              	@ 708 ".\Generated_Source\PSoC5\cyPm.c" 1
 1062 003a 00BF     		NOP
 1063              	
 1064              	@ 0 "" 2
 711:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1065              		.loc 1 711 0
 1066              	@ 711 ".\Generated_Source\PSoC5\cyPm.c" 1
 1067 003c 30BF     		WFI 
 1068              	
 1069              	@ 0 "" 2
 716:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1070              		.loc 1 716 0
 1071              		.thumb
 1072 003e 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 1073 0040 2170     		strb	r1, [r4]
 717:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1074              		.loc 1 717 0
 1075 0042 5979     		ldrb	r1, [r3, #5]	@ zero_extendqisi2
 1076 0044 0170     		strb	r1, [r0]
 718:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1077              		.loc 1 718 0
 1078 0046 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 1079 0048 1370     		strb	r3, [r2]
 1080 004a 30BD     		pop	{r4, r5, pc}
 1081              	.L98:
 1082              		.align	2
 1083              	.L97:
 1084 004c 98430040 		.word	1073759128
 1085 0050 00000000 		.word	.LANCHOR0
 1086 0054 99430040 		.word	1073759129
 1087 0058 9A430040 		.word	1073759130
 1088 005c 93430040 		.word	1073759123
 1089              		.cfi_endproc
 1090              	.LFE2:
 1091              		.size	CyPmAltAct, .-CyPmAltAct
 1092              		.section	.text.CyPmSleep,"ax",%progbits
 1093              		.align	1
 1094              		.global	CyPmSleep
 1095              		.thumb
 1096              		.thumb_func
 1097              		.type	CyPmSleep, %function
 1098              	CyPmSleep:
 1099              	.LFB3:
 841:.\Generated_Source\PSoC5/cyPm.c **** {
 1100              		.loc 1 841 0
 1101              		.cfi_startproc
 1102              		@ args = 0, pretend = 0, frame = 0
 1103              		@ frame_needed = 0, uses_anonymous_args = 0
 1104              	.LVL48:
 1105 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1106              		.cfi_def_cfa_offset 32
 1107              		.cfi_offset 4, -32
 1108              		.cfi_offset 5, -28
 1109              		.cfi_offset 6, -24
 1110              		.cfi_offset 7, -20
 1111              		.cfi_offset 8, -16
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 55


 1112              		.cfi_offset 9, -12
 1113              		.cfi_offset 10, -8
 1114              		.cfi_offset 14, -4
 841:.\Generated_Source\PSoC5/cyPm.c **** {
 1115              		.loc 1 841 0
 1116 0004 0E46     		mov	r6, r1
 845:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1117              		.loc 1 845 0
 1118 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1119              	.LVL49:
 854:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1120              		.loc 1 854 0
 1121 000a 304D     		ldr	r5, .L111
 845:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1122              		.loc 1 845 0
 1123 000c 0746     		mov	r7, r0
 1124              	.LVL50:
 854:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1125              		.loc 1 854 0
 1126 000e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1127 0010 03F00803 		and	r3, r3, #8
 1128 0014 03F0FF08 		and	r8, r3, #255
 1129 0018 002B     		cmp	r3, #0
 1130 001a 52D1     		bne	.L109
 857:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1131              		.loc 1 857 0
 1132 001c 2C4B     		ldr	r3, .L111+4
 967:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1133              		.loc 1 967 0
 1134 001e 2D4C     		ldr	r4, .L111+8
 857:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1135              		.loc 1 857 0
 1136 0020 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1137 0022 02F01F02 		and	r2, r2, #31
 1138 0026 1A70     		strb	r2, [r3]
 936:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1139              		.loc 1 936 0
 1140 0028 FFF7FEFF 		bl	CyPmHibSlpSaveSet
 1141              	.LVL51:
 967:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1142              		.loc 1 967 0
 1143 002c 2A48     		ldr	r0, .L111+12
 971:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1144              		.loc 1 971 0
 1145 002e 2B49     		ldr	r1, .L111+16
 967:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1146              		.loc 1 967 0
 1147 0030 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 975:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1148              		.loc 1 975 0
 1149 0032 2B4A     		ldr	r2, .L111+20
 967:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1150              		.loc 1 967 0
 1151 0034 2371     		strb	r3, [r4, #4]
 968:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1152              		.loc 1 968 0
 1153 0036 C6F30713 		ubfx	r3, r6, #4, #8
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 56


 1154 003a 0370     		strb	r3, [r0]
 971:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1155              		.loc 1 971 0
 1156 003c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1157 003e 8246     		mov	r10, r0
 1158 0040 6371     		strb	r3, [r4, #5]
 972:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1159              		.loc 1 972 0
 1160 0042 06F00F03 		and	r3, r6, #15
 1161 0046 0B70     		strb	r3, [r1]
 975:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1162              		.loc 1 975 0
 1163 0048 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 976:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1164              		.loc 1 976 0
 1165 004a C6F30036 		ubfx	r6, r6, #12, #1
 975:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1166              		.loc 1 975 0
 1167 004e A371     		strb	r3, [r4, #6]
 989:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1168              		.loc 1 989 0
 1169 0050 244B     		ldr	r3, .L111+24
 976:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1170              		.loc 1 976 0
 1171 0052 1670     		strb	r6, [r2]
 989:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1172              		.loc 1 989 0
 1173 0054 1E78     		ldrb	r6, [r3]	@ zero_extendqisi2
 1174 0056 8946     		mov	r9, r1
 1175 0058 16F0070F 		tst	r6, #7
 1176 005c 1646     		mov	r6, r2
 1177 005e 03D1     		bne	.L110
 992:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1178              		.loc 1 992 0
 1179 0060 0123     		movs	r3, #1
 1180 0062 84F82D30 		strb	r3, [r4, #45]
 1181 0066 0AE0     		b	.L103
 1182              	.L110:
 997:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1183              		.loc 1 997 0
 1184 0068 84F82D80 		strb	r8, [r4, #45]
1000:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1185              		.loc 1 1000 0
 1186 006c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1187 006e 02F00702 		and	r2, r2, #7
 1188 0072 84F82C20 		strb	r2, [r4, #44]
1003:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1189              		.loc 1 1003 0
 1190 0076 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1191 0078 02F0F802 		and	r2, r2, #248
 1192 007c 1A70     		strb	r2, [r3]
 1193              	.L103:
1007:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 1194              		.loc 1 1007 0
 1195 007e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1196 0080 03F0F803 		and	r3, r3, #248
 1197 0084 43F00303 		orr	r3, r3, #3
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 57


 1198 0088 2B70     		strb	r3, [r5]
1010:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1199              		.loc 1 1010 0
 1200 008a 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
1013:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1201              		.loc 1 1013 0
 1202              	@ 1013 ".\Generated_Source\PSoC5\cyPm.c" 1
 1203 008c 00BF     		NOP
 1204              	
 1205              	@ 0 "" 2
1014:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1206              		.loc 1 1014 0
 1207              	@ 1014 ".\Generated_Source\PSoC5\cyPm.c" 1
 1208 008e 00BF     		NOP
 1209              	
 1210              	@ 0 "" 2
1017:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1211              		.loc 1 1017 0
 1212              	@ 1017 ".\Generated_Source\PSoC5\cyPm.c" 1
 1213 0090 30BF     		WFI 
 1214              	
 1215              	@ 0 "" 2
1022:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1216              		.loc 1 1022 0
 1217              		.thumb
 1218 0092 94F82D30 		ldrb	r3, [r4, #45]	@ zero_extendqisi2
 1219 0096 012B     		cmp	r3, #1
 1220 0098 08D0     		beq	.L104
1024:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1221              		.loc 1 1024 0
 1222 009a 124B     		ldr	r3, .L111+24
 1223 009c 0D49     		ldr	r1, .L111+8
 1224 009e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1225 00a0 91F82C10 		ldrb	r1, [r1, #44]	@ zero_extendqisi2
 1226 00a4 02F0F802 		and	r2, r2, #248
 1227 00a8 0A43     		orrs	r2, r2, r1
 1228 00aa 1A70     		strb	r2, [r3]
 1229              	.L104:
1039:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1230              		.loc 1 1039 0
 1231 00ac FFF7FEFF 		bl	CyPmHibSlpRestore
 1232              	.LVL52:
1061:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1233              		.loc 1 1061 0
 1234 00b0 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
1066:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1235              		.loc 1 1066 0
 1236 00b2 3846     		mov	r0, r7
1061:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1237              		.loc 1 1061 0
 1238 00b4 8AF80030 		strb	r3, [r10]
1062:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1239              		.loc 1 1062 0
 1240 00b8 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 1241 00ba 89F80030 		strb	r3, [r9]
1063:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1242              		.loc 1 1063 0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 58


 1243 00be A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 1244 00c0 3370     		strb	r3, [r6]
 1245              	.LVL53:
 1246              	.L109:
1067:.\Generated_Source\PSoC5/cyPm.c **** }
 1247              		.loc 1 1067 0
 1248 00c2 BDE8F047 		pop	{r4, r5, r6, r7, r8, r9, r10, lr}
1066:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1249              		.loc 1 1066 0
 1250 00c6 FFF7FEBF 		b	CyExitCriticalSection
 1251              	.LVL54:
 1252              	.L112:
 1253 00ca 00BF     		.align	2
 1254              	.L111:
 1255 00cc 93430040 		.word	1073759123
 1256 00d0 83460040 		.word	1073759875
 1257 00d4 00000000 		.word	.LANCHOR0
 1258 00d8 98430040 		.word	1073759128
 1259 00dc 99430040 		.word	1073759129
 1260 00e0 9A430040 		.word	1073759130
 1261 00e4 00420040 		.word	1073758720
 1262              		.cfi_endproc
 1263              	.LFE3:
 1264              		.size	CyPmSleep, .-CyPmSleep
 1265              		.section	.text.CyPmHibernate,"ax",%progbits
 1266              		.align	1
 1267              		.global	CyPmHibernate
 1268              		.thumb
 1269              		.thumb_func
 1270              		.type	CyPmHibernate, %function
 1271              	CyPmHibernate:
 1272              	.LFB4:
1114:.\Generated_Source\PSoC5/cyPm.c **** {
 1273              		.loc 1 1114 0
 1274              		.cfi_startproc
 1275              		@ args = 0, pretend = 0, frame = 8
 1276              		@ frame_needed = 0, uses_anonymous_args = 0
 1277 0000 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1278              		.cfi_def_cfa_offset 48
 1279              		.cfi_offset 0, -48
 1280              		.cfi_offset 1, -44
 1281              		.cfi_offset 2, -40
 1282              		.cfi_offset 4, -36
 1283              		.cfi_offset 5, -32
 1284              		.cfi_offset 6, -28
 1285              		.cfi_offset 7, -24
 1286              		.cfi_offset 8, -20
 1287              		.cfi_offset 9, -16
 1288              		.cfi_offset 10, -12
 1289              		.cfi_offset 11, -8
 1290              		.cfi_offset 14, -4
1118:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1291              		.loc 1 1118 0
 1292 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1293              	.LVL55:
1126:.\Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1294              		.loc 1 1126 0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 59


 1295 0008 824D     		ldr	r5, .L143
1118:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1296              		.loc 1 1118 0
 1297 000a 0190     		str	r0, [sp, #4]
 1298              	.LVL56:
1126:.\Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1299              		.loc 1 1126 0
 1300 000c 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1301 000e 1907     		lsls	r1, r3, #28
 1302 0010 00F1FB80 		bmi	.L141
1129:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1303              		.loc 1 1129 0
 1304 0014 804C     		ldr	r4, .L143+4
 1305 0016 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1306 0018 03F01F03 		and	r3, r3, #31
 1307 001c 2370     		strb	r3, [r4]
 1308              	.LVL57:
 1309              	.LBB10:
 1310              	.LBB11:
1288:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
 1311              		.loc 1 1288 0
 1312 001e 7F4B     		ldr	r3, .L143+8
 1313 0020 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1314 0022 5207     		lsls	r2, r2, #29
 1315 0024 03D5     		bpl	.L115
1302:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
 1316              		.loc 1 1302 0
 1317 0026 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1318 0028 02F0FB02 		and	r2, r2, #251
 1319 002c 1A70     		strb	r2, [r3]
 1320              	.L115:
1307:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1321              		.loc 1 1307 0
 1322 002e 0120     		movs	r0, #1
 1323 0030 FFF7FEFF 		bl	CyILO_SetPowerMode
 1324              	.LVL58:
 1325 0034 7A4B     		ldr	r3, .L143+12
1310:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1326              		.loc 1 1310 0
 1327 0036 7B4A     		ldr	r2, .L143+16
1307:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1328              		.loc 1 1307 0
 1329 0038 1870     		strb	r0, [r3]
1310:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1330              		.loc 1 1310 0
 1331 003a 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1332 003c 1E46     		mov	r6, r3
1311:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1333              		.loc 1 1311 0
 1334 003e C1F34001 		ubfx	r1, r1, #1, #1
1310:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1335              		.loc 1 1310 0
 1336 0042 5970     		strb	r1, [r3, #1]
1314:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1337              		.loc 1 1314 0
 1338 0044 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1315:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 60


 1339              		.loc 1 1315 0
 1340 0046 C2F38002 		ubfx	r2, r2, #2, #1
1314:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1341              		.loc 1 1314 0
 1342 004a 9A70     		strb	r2, [r3, #2]
1319:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
 1343              		.loc 1 1319 0
 1344 004c 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 1345 004e 724A     		ldr	r2, .L143+4
 1346 0050 01F01001 		and	r1, r1, #16
 1347 0054 01F0FF00 		and	r0, r1, #255
 1348 0058 29B9     		cbnz	r1, .L116
1322:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
 1349              		.loc 1 1322 0
 1350 005a D870     		strb	r0, [r3, #3]
1323:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1351              		.loc 1 1323 0
 1352 005c 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1353 005e 41F01001 		orr	r1, r1, #16
 1354 0062 1170     		strb	r1, [r2]
 1355 0064 01E0     		b	.L117
 1356              	.L116:
1327:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
 1357              		.loc 1 1327 0
 1358 0066 0122     		movs	r2, #1
 1359 0068 DA70     		strb	r2, [r3, #3]
 1360              	.L117:
 1361              	.LBB12:
 1362              	.LBB13:
1769:.\Generated_Source\PSoC5/cyPm.c ****     }
1770:.\Generated_Source\PSoC5/cyPm.c **** }
1771:.\Generated_Source\PSoC5/cyPm.c **** 
1772:.\Generated_Source\PSoC5/cyPm.c **** 
1773:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1774:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1775:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1776:.\Generated_Source\PSoC5/cyPm.c **** *
1777:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1778:.\Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1779:.\Generated_Source\PSoC5/cyPm.c **** *
1780:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1781:.\Generated_Source\PSoC5/cyPm.c **** *  None
1782:.\Generated_Source\PSoC5/cyPm.c **** *
1783:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1784:.\Generated_Source\PSoC5/cyPm.c **** *  None
1785:.\Generated_Source\PSoC5/cyPm.c **** *
1786:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1787:.\Generated_Source\PSoC5/cyPm.c **** *  No
1788:.\Generated_Source\PSoC5/cyPm.c **** *
1789:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1790:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1791:.\Generated_Source\PSoC5/cyPm.c **** {
1792:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 1363              		.loc 1 1792 0
 1364 006a 6F4F     		ldr	r7, .L143+20
 1365 006c 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 1366 006e 12F00102 		ands	r2, r2, #1
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 61


 1367 0072 11D0     		beq	.L118
1793:.\Generated_Source\PSoC5/cyPm.c ****     {
1794:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 1368              		.loc 1 1794 0
 1369 0074 0122     		movs	r2, #1
 1370 0076 86F82520 		strb	r2, [r6, #37]
1795:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 1371              		.loc 1 1795 0
 1372 007a 6C4A     		ldr	r2, .L143+24
 1373 007c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1374 007e 02F00F02 		and	r2, r2, #15
 1375 0082 86F82620 		strb	r2, [r6, #38]
1796:.\Generated_Source\PSoC5/cyPm.c **** 
1797:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1798:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 1376              		.loc 1 1798 0
 1377 0086 6A4A     		ldr	r2, .L143+28
 1378 0088 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1799:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 1379              		.loc 1 1799 0
 1380 008a C2F38012 		ubfx	r2, r2, #6, #1
1798:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 1381              		.loc 1 1798 0
 1382 008e 86F82A20 		strb	r2, [r6, #42]
1800:.\Generated_Source\PSoC5/cyPm.c **** 
1801:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 1383              		.loc 1 1801 0
 1384 0092 FFF7FEFF 		bl	CyVdLvDigitDisable
 1385              	.LVL59:
 1386 0096 01E0     		b	.L119
 1387              	.L118:
1802:.\Generated_Source\PSoC5/cyPm.c ****     }
1803:.\Generated_Source\PSoC5/cyPm.c ****     else
1804:.\Generated_Source\PSoC5/cyPm.c ****     {
1805:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 1388              		.loc 1 1805 0
 1389 0098 86F82520 		strb	r2, [r6, #37]
 1390              	.L119:
1806:.\Generated_Source\PSoC5/cyPm.c ****     }
1807:.\Generated_Source\PSoC5/cyPm.c **** 
1808:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 1391              		.loc 1 1808 0
 1392 009c 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 1393 009e 02F00202 		and	r2, r2, #2
 1394 00a2 02F0FF01 		and	r1, r2, #255
 1395 00a6 7AB1     		cbz	r2, .L120
1809:.\Generated_Source\PSoC5/cyPm.c ****     {
1810:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 1396              		.loc 1 1810 0
 1397 00a8 0122     		movs	r2, #1
 1398 00aa 86F82720 		strb	r2, [r6, #39]
1811:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 1399              		.loc 1 1811 0
 1400 00ae 5F4A     		ldr	r2, .L143+24
 1401 00b0 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1402 00b2 1209     		lsrs	r2, r2, #4
 1403 00b4 86F82820 		strb	r2, [r6, #40]
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 62


1812:.\Generated_Source\PSoC5/cyPm.c **** 
1813:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1814:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 1404              		.loc 1 1814 0
 1405 00b8 5D4A     		ldr	r2, .L143+28
 1406 00ba 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1815:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 1407              		.loc 1 1815 0
 1408 00bc D209     		lsrs	r2, r2, #7
1814:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 1409              		.loc 1 1814 0
 1410 00be 86F82B20 		strb	r2, [r6, #43]
1816:.\Generated_Source\PSoC5/cyPm.c **** 
1817:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 1411              		.loc 1 1817 0
 1412 00c2 FFF7FEFF 		bl	CyVdLvAnalogDisable
 1413              	.LVL60:
 1414 00c6 01E0     		b	.L121
 1415              	.L120:
1818:.\Generated_Source\PSoC5/cyPm.c ****     }
1819:.\Generated_Source\PSoC5/cyPm.c ****     else
1820:.\Generated_Source\PSoC5/cyPm.c ****     {
1821:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 1416              		.loc 1 1821 0
 1417 00c8 86F82710 		strb	r1, [r6, #39]
 1418              	.L121:
1822:.\Generated_Source\PSoC5/cyPm.c ****     }
1823:.\Generated_Source\PSoC5/cyPm.c **** 
1824:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 1419              		.loc 1 1824 0
 1420 00cc 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 1421 00ce 02F00402 		and	r2, r2, #4
 1422 00d2 02F0FF01 		and	r1, r2, #255
 1423 00d6 2AB1     		cbz	r2, .L122
1825:.\Generated_Source\PSoC5/cyPm.c ****     {
1826:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 1424              		.loc 1 1826 0
 1425 00d8 0122     		movs	r2, #1
 1426 00da 86F82920 		strb	r2, [r6, #41]
1827:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 1427              		.loc 1 1827 0
 1428 00de FFF7FEFF 		bl	CyVdHvAnalogDisable
 1429              	.LVL61:
 1430 00e2 01E0     		b	.L123
 1431              	.L122:
1828:.\Generated_Source\PSoC5/cyPm.c ****     }
1829:.\Generated_Source\PSoC5/cyPm.c ****     else
1830:.\Generated_Source\PSoC5/cyPm.c ****     {
1831:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 1432              		.loc 1 1831 0
 1433 00e4 86F82910 		strb	r1, [r6, #41]
 1434              	.L123:
 1435              	.LBE13:
 1436              	.LBE12:
1348:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1437              		.loc 1 1348 0
 1438 00e8 DFF854B1 		ldr	fp, .L143+44
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 63


1342:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1439              		.loc 1 1342 0
 1440 00ec FFF7FEFF 		bl	CyPmHibSlpSaveSet
 1441              	.LVL62:
1348:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1442              		.loc 1 1348 0
 1443 00f0 9BF80020 		ldrb	r2, [fp]	@ zero_extendqisi2
1349:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1444              		.loc 1 1349 0
 1445 00f4 DFF84CA1 		ldr	r10, .L143+48
1348:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1446              		.loc 1 1348 0
 1447 00f8 F271     		strb	r2, [r6, #7]
1349:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1448              		.loc 1 1349 0
 1449 00fa 9AF80020 		ldrb	r2, [r10]	@ zero_extendqisi2
 1450              	.LBE11:
 1451              	.LBE10:
1145:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1452              		.loc 1 1145 0
 1453 00fe DFF84891 		ldr	r9, .L143+52
 1454              	.LBB16:
 1455              	.LBB14:
1349:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1456              		.loc 1 1349 0
 1457 0102 3272     		strb	r2, [r6, #8]
1351:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
 1458              		.loc 1 1351 0
 1459 0104 FF22     		movs	r2, #255
 1460 0106 8BF80020 		strb	r2, [fp]
1352:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1461              		.loc 1 1352 0
 1462 010a B022     		movs	r2, #176
 1463 010c 8AF80020 		strb	r2, [r10]
 1464              	.LBE14:
 1465              	.LBE16:
1145:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1466              		.loc 1 1145 0
 1467 0110 99F80020 		ldrb	r2, [r9]	@ zero_extendqisi2
1148:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1468              		.loc 1 1148 0
 1469 0114 474B     		ldr	r3, .L143+32
1145:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1470              		.loc 1 1145 0
 1471 0116 3271     		strb	r2, [r6, #4]
1146:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = CY_PM_WAKEUP_PICU;
 1472              		.loc 1 1146 0
 1473 0118 0422     		movs	r2, #4
 1474 011a 89F80020 		strb	r2, [r9]
1148:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1475              		.loc 1 1148 0
 1476 011e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
1149:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = 0x00u;
 1477              		.loc 1 1149 0
 1478 0120 0020     		movs	r0, #0
1151:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1479              		.loc 1 1151 0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 64


 1480 0122 454F     		ldr	r7, .L143+36
1148:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1481              		.loc 1 1148 0
 1482 0124 7271     		strb	r2, [r6, #5]
1149:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = 0x00u;
 1483              		.loc 1 1149 0
 1484 0126 1870     		strb	r0, [r3]
1151:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1485              		.loc 1 1151 0
 1486 0128 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 1487              	.LBB17:
 1488              	.LBB15:
1348:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1489              		.loc 1 1348 0
 1490 012a 3D49     		ldr	r1, .L143+12
 1491              	.LBE15:
 1492              	.LBE17:
1151:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1493              		.loc 1 1151 0
 1494 012c B271     		strb	r2, [r6, #6]
1156:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1495              		.loc 1 1156 0
 1496 012e 434A     		ldr	r2, .L143+40
1152:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1497              		.loc 1 1152 0
 1498 0130 3870     		strb	r0, [r7]
1156:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1499              		.loc 1 1156 0
 1500 0132 92F800E0 		ldrb	lr, [r2]	@ zero_extendqisi2
 1501 0136 9846     		mov	r8, r3
 1502 0138 1EF0070F 		tst	lr, #7
 1503 013c 03D1     		bne	.L142
1159:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1504              		.loc 1 1159 0
 1505 013e 0122     		movs	r2, #1
 1506 0140 81F82D20 		strb	r2, [r1, #45]
 1507 0144 0AE0     		b	.L126
 1508              	.L142:
1164:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1509              		.loc 1 1164 0
 1510 0146 81F82D00 		strb	r0, [r1, #45]
1167:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1511              		.loc 1 1167 0
 1512 014a 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
 1513 014c 00F00700 		and	r0, r0, #7
 1514 0150 81F82C00 		strb	r0, [r1, #44]
1170:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1515              		.loc 1 1170 0
 1516 0154 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1517 0156 01F0F801 		and	r1, r1, #248
 1518 015a 1170     		strb	r1, [r2]
 1519              	.L126:
1175:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
 1520              		.loc 1 1175 0
 1521 015c 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 1522 015e 02F0F802 		and	r2, r2, #248
 1523 0162 42F00402 		orr	r2, r2, #4
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 65


 1524 0166 2A70     		strb	r2, [r5]
1178:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1525              		.loc 1 1178 0
 1526 0168 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
1181:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1527              		.loc 1 1181 0
 1528              	@ 1181 ".\Generated_Source\PSoC5\cyPm.c" 1
 1529 016a 00BF     		NOP
 1530              	
 1531              	@ 0 "" 2
1182:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1532              		.loc 1 1182 0
 1533              	@ 1182 ".\Generated_Source\PSoC5\cyPm.c" 1
 1534 016c 00BF     		NOP
 1535              	
 1536              	@ 0 "" 2
1185:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1537              		.loc 1 1185 0
 1538              	@ 1185 ".\Generated_Source\PSoC5\cyPm.c" 1
 1539 016e 30BF     		WFI 
 1540              	
 1541              	@ 0 "" 2
1192:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1542              		.loc 1 1192 0
 1543              		.thumb
 1544 0170 96F82D20 		ldrb	r2, [r6, #45]	@ zero_extendqisi2
 1545 0174 012A     		cmp	r2, #1
 1546 0176 08D0     		beq	.L127
1194:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1547              		.loc 1 1194 0
 1548 0178 304A     		ldr	r2, .L143+40
 1549 017a 2948     		ldr	r0, .L143+12
 1550 017c 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1551 017e 90F82C00 		ldrb	r0, [r0, #44]	@ zero_extendqisi2
 1552 0182 01F0F801 		and	r1, r1, #248
 1553 0186 0143     		orrs	r1, r1, r0
 1554 0188 1170     		strb	r1, [r2]
 1555              	.L127:
 1556              	.LBB18:
 1557              	.LBB19:
 1558              	.LBB20:
 1559              	.LBB21:
1832:.\Generated_Source\PSoC5/cyPm.c ****     }
1833:.\Generated_Source\PSoC5/cyPm.c **** }
1834:.\Generated_Source\PSoC5/cyPm.c **** 
1835:.\Generated_Source\PSoC5/cyPm.c **** 
1836:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1837:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1838:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1839:.\Generated_Source\PSoC5/cyPm.c **** *
1840:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1841:.\Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1842:.\Generated_Source\PSoC5/cyPm.c **** *
1843:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1844:.\Generated_Source\PSoC5/cyPm.c **** *  None
1845:.\Generated_Source\PSoC5/cyPm.c **** *
1846:.\Generated_Source\PSoC5/cyPm.c **** * Return:
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 66


1847:.\Generated_Source\PSoC5/cyPm.c **** *  None
1848:.\Generated_Source\PSoC5/cyPm.c **** *
1849:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1850:.\Generated_Source\PSoC5/cyPm.c **** *  No
1851:.\Generated_Source\PSoC5/cyPm.c **** *
1852:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1853:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1854:.\Generated_Source\PSoC5/cyPm.c **** {
1855:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1856:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 1560              		.loc 1 1856 0
 1561 018a 96F82510 		ldrb	r1, [r6, #37]	@ zero_extendqisi2
 1562 018e 244A     		ldr	r2, .L143+12
 1563 0190 0129     		cmp	r1, #1
 1564 0192 05D1     		bne	.L128
1857:.\Generated_Source\PSoC5/cyPm.c ****     {
1858:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 1565              		.loc 1 1858 0
 1566 0194 92F82A00 		ldrb	r0, [r2, #42]	@ zero_extendqisi2
 1567 0198 92F82610 		ldrb	r1, [r2, #38]	@ zero_extendqisi2
 1568 019c FFF7FEFF 		bl	CyVdLvDigitEnable
 1569              	.LVL63:
 1570              	.L128:
1859:.\Generated_Source\PSoC5/cyPm.c ****     }
1860:.\Generated_Source\PSoC5/cyPm.c **** 
1861:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 1571              		.loc 1 1861 0
 1572 01a0 96F82710 		ldrb	r1, [r6, #39]	@ zero_extendqisi2
 1573 01a4 1E4A     		ldr	r2, .L143+12
 1574 01a6 0129     		cmp	r1, #1
 1575 01a8 05D1     		bne	.L129
1862:.\Generated_Source\PSoC5/cyPm.c ****     {
1863:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 1576              		.loc 1 1863 0
 1577 01aa 92F82B00 		ldrb	r0, [r2, #43]	@ zero_extendqisi2
 1578 01ae 92F82810 		ldrb	r1, [r2, #40]	@ zero_extendqisi2
 1579 01b2 FFF7FEFF 		bl	CyVdLvAnalogEnable
 1580              	.LVL64:
 1581              	.L129:
1864:.\Generated_Source\PSoC5/cyPm.c ****     }
1865:.\Generated_Source\PSoC5/cyPm.c **** 
1866:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 1582              		.loc 1 1866 0
 1583 01b6 96F82920 		ldrb	r2, [r6, #41]	@ zero_extendqisi2
 1584 01ba 012A     		cmp	r2, #1
 1585 01bc 01D1     		bne	.L130
1867:.\Generated_Source\PSoC5/cyPm.c ****     {
1868:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 1586              		.loc 1 1868 0
 1587 01be FFF7FEFF 		bl	CyVdHvAnalogEnable
 1588              	.LVL65:
 1589              	.L130:
 1590              	.LBE21:
 1591              	.LBE20:
1381:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1592              		.loc 1 1381 0
 1593 01c2 FFF7FEFF 		bl	CyPmHibSlpRestore
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 67


 1594              	.LVL66:
1384:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
 1595              		.loc 1 1384 0
 1596 01c6 7278     		ldrb	r2, [r6, #1]	@ zero_extendqisi2
 1597 01c8 012A     		cmp	r2, #1
 1598 01ca 01D1     		bne	.L131
1387:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
 1599              		.loc 1 1387 0
 1600 01cc FFF7FEFF 		bl	CyILO_Start1K
 1601              	.LVL67:
 1602              	.L131:
1391:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
 1603              		.loc 1 1391 0
 1604 01d0 B278     		ldrb	r2, [r6, #2]	@ zero_extendqisi2
 1605 01d2 012A     		cmp	r2, #1
 1606 01d4 01D1     		bne	.L132
1394:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
 1607              		.loc 1 1394 0
 1608 01d6 FFF7FEFF 		bl	CyILO_Start100K
 1609              	.LVL68:
 1610              	.L132:
1398:.\Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
 1611              		.loc 1 1398 0
 1612 01da 3078     		ldrb	r0, [r6]	@ zero_extendqisi2
 1613 01dc FFF7FEFF 		bl	CyILO_SetPowerMode
 1614              	.LVL69:
1401:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
 1615              		.loc 1 1401 0
 1616 01e0 F278     		ldrb	r2, [r6, #3]	@ zero_extendqisi2
 1617 01e2 1AB9     		cbnz	r2, .L133
1404:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
 1618              		.loc 1 1404 0
 1619 01e4 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1620 01e6 02F0EF02 		and	r2, r2, #239
 1621 01ea 2270     		strb	r2, [r4]
 1622              	.L133:
1411:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
 1623              		.loc 1 1411 0
 1624 01ec F279     		ldrb	r2, [r6, #7]	@ zero_extendqisi2
 1625 01ee 8BF80020 		strb	r2, [fp]
1412:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1626              		.loc 1 1412 0
 1627 01f2 327A     		ldrb	r2, [r6, #8]	@ zero_extendqisi2
 1628 01f4 8AF80020 		strb	r2, [r10]
 1629              	.LBE19:
 1630              	.LBE18:
1203:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1631              		.loc 1 1203 0
 1632 01f8 3279     		ldrb	r2, [r6, #4]	@ zero_extendqisi2
 1633 01fa 89F80020 		strb	r2, [r9]
1204:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1634              		.loc 1 1204 0
 1635 01fe 7279     		ldrb	r2, [r6, #5]	@ zero_extendqisi2
 1636 0200 88F80020 		strb	r2, [r8]
1205:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1637              		.loc 1 1205 0
 1638 0204 B379     		ldrb	r3, [r6, #6]	@ zero_extendqisi2
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 68


 1639 0206 3B70     		strb	r3, [r7]
1208:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1640              		.loc 1 1208 0
 1641 0208 0198     		ldr	r0, [sp, #4]
 1642              	.L141:
1209:.\Generated_Source\PSoC5/cyPm.c **** }
 1643              		.loc 1 1209 0
 1644 020a 03B0     		add	sp, sp, #12
 1645              		@ sp needed
 1646 020c BDE8F04F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
1208:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1647              		.loc 1 1208 0
 1648 0210 FFF7FEBF 		b	CyExitCriticalSection
 1649              	.LVL70:
 1650              	.L144:
 1651              		.align	2
 1652              	.L143:
 1653 0214 93430040 		.word	1073759123
 1654 0218 83460040 		.word	1073759875
 1655 021c 31430040 		.word	1073759025
 1656 0220 00000000 		.word	.LANCHOR0
 1657 0224 00430040 		.word	1073758976
 1658 0228 F5460040 		.word	1073759989
 1659 022c F4460040 		.word	1073759988
 1660 0230 F7460040 		.word	1073759991
 1661 0234 99430040 		.word	1073759129
 1662 0238 9A430040 		.word	1073759130
 1663 023c 00420040 		.word	1073758720
 1664 0240 85460040 		.word	1073759877
 1665 0244 86460040 		.word	1073759878
 1666 0248 98430040 		.word	1073759128
 1667              		.cfi_endproc
 1668              	.LFE4:
 1669              		.size	CyPmHibernate, .-CyPmHibernate
 1670              		.section	.text.CyPmReadStatus,"ax",%progbits
 1671              		.align	1
 1672              		.global	CyPmReadStatus
 1673              		.thumb
 1674              		.thumb_func
 1675              		.type	CyPmReadStatus, %function
 1676              	CyPmReadStatus:
 1677              	.LFB5:
1242:.\Generated_Source\PSoC5/cyPm.c **** {
 1678              		.loc 1 1242 0
 1679              		.cfi_startproc
 1680              		@ args = 0, pretend = 0, frame = 0
 1681              		@ frame_needed = 0, uses_anonymous_args = 0
 1682              	.LVL71:
 1683 0000 38B5     		push	{r3, r4, r5, lr}
 1684              		.cfi_def_cfa_offset 16
 1685              		.cfi_offset 3, -16
 1686              		.cfi_offset 4, -12
 1687              		.cfi_offset 5, -8
 1688              		.cfi_offset 14, -4
1242:.\Generated_Source\PSoC5/cyPm.c **** {
 1689              		.loc 1 1242 0
 1690 0002 0546     		mov	r5, r0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 69


1248:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1691              		.loc 1 1248 0
 1692 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1693              	.LVL72:
1251:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
 1694              		.loc 1 1251 0
 1695 0008 064B     		ldr	r3, .L146
 1696 000a 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 1697 000c 064B     		ldr	r3, .L146+4
 1698 000e 93F84220 		ldrb	r2, [r3, #66]	@ zero_extendqisi2
 1699 0012 1443     		orrs	r4, r4, r2
 1700              	.LVL73:
1253:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1701              		.loc 1 1253 0
 1702 0014 24EA0505 		bic	r5, r4, r5
 1703 0018 83F84250 		strb	r5, [r3, #66]
1256:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1704              		.loc 1 1256 0
 1705 001c FFF7FEFF 		bl	CyExitCriticalSection
 1706              	.LVL74:
1259:.\Generated_Source\PSoC5/cyPm.c **** }
 1707              		.loc 1 1259 0
 1708 0020 2046     		mov	r0, r4
 1709 0022 38BD     		pop	{r3, r4, r5, pc}
 1710              	.LVL75:
 1711              	.L147:
 1712              		.align	2
 1713              	.L146:
 1714 0024 90430040 		.word	1073759120
 1715 0028 00000000 		.word	.LANCHOR0
 1716              		.cfi_endproc
 1717              	.LFE5:
 1718              		.size	CyPmReadStatus, .-CyPmReadStatus
 1719              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1720              		.align	1
 1721              		.global	CyPmCtwSetInterval
 1722              		.thumb
 1723              		.thumb_func
 1724              		.type	CyPmCtwSetInterval, %function
 1725              	CyPmCtwSetInterval:
 1726              	.LFB8:
1437:.\Generated_Source\PSoC5/cyPm.c **** {
 1727              		.loc 1 1437 0
 1728              		.cfi_startproc
 1729              		@ args = 0, pretend = 0, frame = 0
 1730              		@ frame_needed = 0, uses_anonymous_args = 0
 1731              	.LVL76:
 1732 0000 38B5     		push	{r3, r4, r5, lr}
 1733              		.cfi_def_cfa_offset 16
 1734              		.cfi_offset 3, -16
 1735              		.cfi_offset 4, -12
 1736              		.cfi_offset 5, -8
 1737              		.cfi_offset 14, -4
1439:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1738              		.loc 1 1439 0
 1739 0002 114C     		ldr	r4, .L152
1437:.\Generated_Source\PSoC5/cyPm.c **** {
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 70


 1740              		.loc 1 1437 0
 1741 0004 0546     		mov	r5, r0
1439:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1742              		.loc 1 1439 0
 1743 0006 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1744 0008 03F0F703 		and	r3, r3, #247
 1745 000c 2370     		strb	r3, [r4]
1442:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
 1746              		.loc 1 1442 0
 1747 000e FFF7FEFF 		bl	CyILO_Start1K
 1748              	.LVL77:
1445:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
 1749              		.loc 1 1445 0
 1750 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1751 0014 13F0040F 		tst	r3, #4
 1752 0018 0C4B     		ldr	r3, .L152+4
 1753 001a 0CD0     		beq	.L149
1448:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1754              		.loc 1 1448 0
 1755 001c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1756 001e AA42     		cmp	r2, r5
 1757 0020 11D0     		beq	.L148
1451:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
 1758              		.loc 1 1451 0
 1759 0022 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1760 0024 02F0FB02 		and	r2, r2, #251
 1761 0028 2270     		strb	r2, [r4]
1452:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1762              		.loc 1 1452 0
 1763 002a 1D70     		strb	r5, [r3]
1453:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1764              		.loc 1 1453 0
 1765 002c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1766 002e 43F00403 		orr	r3, r3, #4
 1767 0032 2370     		strb	r3, [r4]
 1768 0034 38BD     		pop	{r3, r4, r5, pc}
 1769              	.L149:
1459:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1770              		.loc 1 1459 0
 1771 0036 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1772 0038 A942     		cmp	r1, r5
1462:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1773              		.loc 1 1462 0
 1774 003a 18BF     		it	ne
 1775 003c 1D70     		strbne	r5, [r3]
1466:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1776              		.loc 1 1466 0
 1777 003e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1778 0040 43F00403 		orr	r3, r3, #4
 1779 0044 2370     		strb	r3, [r4]
 1780              	.L148:
 1781 0046 38BD     		pop	{r3, r4, r5, pc}
 1782              	.L153:
 1783              		.align	2
 1784              	.L152:
 1785 0048 82430040 		.word	1073759106
 1786 004c 81430040 		.word	1073759105
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 71


 1787              		.cfi_endproc
 1788              	.LFE8:
 1789              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1790              		.section	.text.CyPmOppsSet,"ax",%progbits
 1791              		.align	1
 1792              		.global	CyPmOppsSet
 1793              		.thumb
 1794              		.thumb_func
 1795              		.type	CyPmOppsSet, %function
 1796              	CyPmOppsSet:
 1797              	.LFB9:
1489:.\Generated_Source\PSoC5/cyPm.c **** {
 1798              		.loc 1 1489 0
 1799              		.cfi_startproc
 1800              		@ args = 0, pretend = 0, frame = 0
 1801              		@ frame_needed = 0, uses_anonymous_args = 0
 1802 0000 08B5     		push	{r3, lr}
 1803              		.cfi_def_cfa_offset 8
 1804              		.cfi_offset 3, -8
 1805              		.cfi_offset 14, -4
1491:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
 1806              		.loc 1 1491 0
 1807 0002 084B     		ldr	r3, .L156
 1808 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1809 0006 DB07     		lsls	r3, r3, #31
 1810 0008 01D4     		bmi	.L155
1494:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
 1811              		.loc 1 1494 0
 1812 000a FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1813              	.LVL78:
 1814              	.L155:
1498:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
 1815              		.loc 1 1498 0
 1816 000e 064B     		ldr	r3, .L156+4
 1817 0010 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1818 0012 02F0DF02 		and	r2, r2, #223
 1819 0016 1A70     		strb	r2, [r3]
1501:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
 1820              		.loc 1 1501 0
 1821 0018 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1822 001a 42F01002 		orr	r2, r2, #16
 1823 001e 1A70     		strb	r2, [r3]
 1824 0020 08BD     		pop	{r3, pc}
 1825              	.L157:
 1826 0022 00BF     		.align	2
 1827              	.L156:
 1828 0024 08430040 		.word	1073758984
 1829 0028 82430040 		.word	1073759106
 1830              		.cfi_endproc
 1831              	.LFE9:
 1832              		.size	CyPmOppsSet, .-CyPmOppsSet
 1833              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1834              		.align	1
 1835              		.global	CyPmFtwSetInterval
 1836              		.thumb
 1837              		.thumb_func
 1838              		.type	CyPmFtwSetInterval, %function
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 72


 1839              	CyPmFtwSetInterval:
 1840              	.LFB10:
1526:.\Generated_Source\PSoC5/cyPm.c **** {
 1841              		.loc 1 1526 0
 1842              		.cfi_startproc
 1843              		@ args = 0, pretend = 0, frame = 0
 1844              		@ frame_needed = 0, uses_anonymous_args = 0
 1845              	.LVL79:
 1846 0000 38B5     		push	{r3, r4, r5, lr}
 1847              		.cfi_def_cfa_offset 16
 1848              		.cfi_offset 3, -16
 1849              		.cfi_offset 4, -12
 1850              		.cfi_offset 5, -8
 1851              		.cfi_offset 14, -4
1528:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1852              		.loc 1 1528 0
 1853 0002 114C     		ldr	r4, .L162
1526:.\Generated_Source\PSoC5/cyPm.c **** {
 1854              		.loc 1 1526 0
 1855 0004 0546     		mov	r5, r0
1528:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1856              		.loc 1 1528 0
 1857 0006 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1858 0008 03F0FD03 		and	r3, r3, #253
 1859 000c 2370     		strb	r3, [r4]
1531:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
 1860              		.loc 1 1531 0
 1861 000e FFF7FEFF 		bl	CyILO_Start100K
 1862              	.LVL80:
1534:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
 1863              		.loc 1 1534 0
 1864 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1865 0014 13F0010F 		tst	r3, #1
 1866 0018 0C4B     		ldr	r3, .L162+4
 1867 001a 0CD0     		beq	.L159
1537:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1868              		.loc 1 1537 0
 1869 001c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1870 001e AA42     		cmp	r2, r5
 1871 0020 11D0     		beq	.L158
1540:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
 1872              		.loc 1 1540 0
 1873 0022 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1874 0024 02F0FE02 		and	r2, r2, #254
 1875 0028 2270     		strb	r2, [r4]
1541:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1876              		.loc 1 1541 0
 1877 002a 1D70     		strb	r5, [r3]
1542:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1878              		.loc 1 1542 0
 1879 002c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1880 002e 43F00103 		orr	r3, r3, #1
 1881 0032 2370     		strb	r3, [r4]
 1882 0034 38BD     		pop	{r3, r4, r5, pc}
 1883              	.L159:
1548:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1884              		.loc 1 1548 0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 73


 1885 0036 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1886 0038 A942     		cmp	r1, r5
1551:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1887              		.loc 1 1551 0
 1888 003a 18BF     		it	ne
 1889 003c 1D70     		strbne	r5, [r3]
1555:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1890              		.loc 1 1555 0
 1891 003e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1892 0040 43F00103 		orr	r3, r3, #1
 1893 0044 2370     		strb	r3, [r4]
 1894              	.L158:
 1895 0046 38BD     		pop	{r3, r4, r5, pc}
 1896              	.L163:
 1897              		.align	2
 1898              	.L162:
 1899 0048 82430040 		.word	1073759106
 1900 004c 80430040 		.word	1073759104
 1901              		.cfi_endproc
 1902              	.LFE10:
 1903              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 1904              		.section	.rodata
 1905              		.set	.LANCHOR1,. + 0
 1906              		.type	cyPmImoFreqReg2Mhz, %object
 1907              		.size	cyPmImoFreqReg2Mhz, 7
 1908              	cyPmImoFreqReg2Mhz:
 1909 0000 0C       		.byte	12
 1910 0001 06       		.byte	6
 1911 0002 18       		.byte	24
 1912 0003 03       		.byte	3
 1913 0004 30       		.byte	48
 1914 0005 3E       		.byte	62
 1915 0006 4A       		.byte	74
 1916              	.LC0:
 1917 0007 02       		.byte	2
 1918 0008 01       		.byte	1
 1919 0009 03       		.byte	3
 1920 000a 00       		.byte	0
 1921 000b 04       		.byte	4
 1922 000c 05       		.byte	5
 1923 000d 06       		.byte	6
 1924              		.bss
 1925              		.align	1
 1926              		.set	.LANCHOR0,. + 0
 1927              		.type	cyPmBackup, %object
 1928              		.size	cyPmBackup, 47
 1929              	cyPmBackup:
 1930 0000 00000000 		.space	47
 1930      00000000 
 1930      00000000 
 1930      00000000 
 1930      00000000 
 1931 002f 00       		.space	1
 1932              		.type	cyPmClockBackup, %object
 1933              		.size	cyPmClockBackup, 18
 1934              	cyPmClockBackup:
 1935 0030 00000000 		.space	18
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 74


 1935      00000000 
 1935      00000000 
 1935      00000000 
 1935      0000
 1936              		.type	interruptStatus.4848, %object
 1937              		.size	interruptStatus.4848, 1
 1938              	interruptStatus.4848:
 1939 0042 00       		.space	1
 1940 0043 00       		.text
 1941              	.Letext0:
 1942              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 1943              		.file 3 ".\\Generated_Source\\PSoC5\\cyPm.h"
 1944              		.file 4 ".\\Generated_Source\\PSoC5\\CyFlash.h"
 1945              		.file 5 ".\\Generated_Source\\PSoC5\\CyLib.h"
 1946              		.section	.debug_info,"",%progbits
 1947              	.Ldebug_info0:
 1948 0000 60090000 		.4byte	0x960
 1949 0004 0400     		.2byte	0x4
 1950 0006 00000000 		.4byte	.Ldebug_abbrev0
 1951 000a 04       		.byte	0x4
 1952 000b 01       		.uleb128 0x1
 1953 000c E2040000 		.4byte	.LASF112
 1954 0010 01       		.byte	0x1
 1955 0011 AE010000 		.4byte	.LASF113
 1956 0015 BD030000 		.4byte	.LASF114
 1957 0019 20000000 		.4byte	.Ldebug_ranges0+0x20
 1958 001d 00000000 		.4byte	0
 1959 0021 00000000 		.4byte	.Ldebug_line0
 1960 0025 02       		.uleb128 0x2
 1961 0026 01       		.byte	0x1
 1962 0027 06       		.byte	0x6
 1963 0028 33010000 		.4byte	.LASF0
 1964 002c 02       		.uleb128 0x2
 1965 002d 01       		.byte	0x1
 1966 002e 08       		.byte	0x8
 1967 002f 7F040000 		.4byte	.LASF1
 1968 0033 02       		.uleb128 0x2
 1969 0034 02       		.byte	0x2
 1970 0035 05       		.byte	0x5
 1971 0036 B8040000 		.4byte	.LASF2
 1972 003a 02       		.uleb128 0x2
 1973 003b 02       		.byte	0x2
 1974 003c 07       		.byte	0x7
 1975 003d C1020000 		.4byte	.LASF3
 1976 0041 02       		.uleb128 0x2
 1977 0042 04       		.byte	0x4
 1978 0043 05       		.byte	0x5
 1979 0044 6C010000 		.4byte	.LASF4
 1980 0048 02       		.uleb128 0x2
 1981 0049 04       		.byte	0x4
 1982 004a 07       		.byte	0x7
 1983 004b 32020000 		.4byte	.LASF5
 1984 004f 02       		.uleb128 0x2
 1985 0050 08       		.byte	0x8
 1986 0051 05       		.byte	0x5
 1987 0052 25010000 		.4byte	.LASF6
 1988 0056 02       		.uleb128 0x2
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 75


 1989 0057 08       		.byte	0x8
 1990 0058 07       		.byte	0x7
 1991 0059 A2000000 		.4byte	.LASF7
 1992 005d 03       		.uleb128 0x3
 1993 005e 04       		.byte	0x4
 1994 005f 05       		.byte	0x5
 1995 0060 696E7400 		.ascii	"int\000"
 1996 0064 02       		.uleb128 0x2
 1997 0065 04       		.byte	0x4
 1998 0066 07       		.byte	0x7
 1999 0067 04020000 		.4byte	.LASF8
 2000 006b 04       		.uleb128 0x4
 2001 006c 87010000 		.4byte	.LASF9
 2002 0070 02       		.byte	0x2
 2003 0071 A1       		.byte	0xa1
 2004 0072 2C000000 		.4byte	0x2c
 2005 0076 04       		.uleb128 0x4
 2006 0077 14000000 		.4byte	.LASF10
 2007 007b 02       		.byte	0x2
 2008 007c A2       		.byte	0xa2
 2009 007d 3A000000 		.4byte	0x3a
 2010 0081 04       		.uleb128 0x4
 2011 0082 CE010000 		.4byte	.LASF11
 2012 0086 02       		.byte	0x2
 2013 0087 A3       		.byte	0xa3
 2014 0088 48000000 		.4byte	0x48
 2015 008c 02       		.uleb128 0x2
 2016 008d 04       		.byte	0x4
 2017 008e 04       		.byte	0x4
 2018 008f 27040000 		.4byte	.LASF12
 2019 0093 02       		.uleb128 0x2
 2020 0094 08       		.byte	0x8
 2021 0095 04       		.byte	0x4
 2022 0096 A7010000 		.4byte	.LASF13
 2023 009a 02       		.uleb128 0x2
 2024 009b 01       		.byte	0x1
 2025 009c 08       		.byte	0x8
 2026 009d 5E050000 		.4byte	.LASF14
 2027 00a1 05       		.uleb128 0x5
 2028 00a2 7E060000 		.4byte	.LASF15
 2029 00a6 02       		.byte	0x2
 2030 00a7 4301     		.2byte	0x143
 2031 00a9 48000000 		.4byte	0x48
 2032 00ad 05       		.uleb128 0x5
 2033 00ae 6E040000 		.4byte	.LASF16
 2034 00b2 02       		.byte	0x2
 2035 00b3 4B01     		.2byte	0x14b
 2036 00b5 B9000000 		.4byte	0xb9
 2037 00b9 06       		.uleb128 0x6
 2038 00ba 6B000000 		.4byte	0x6b
 2039 00be 02       		.uleb128 0x2
 2040 00bf 04       		.byte	0x4
 2041 00c0 07       		.byte	0x7
 2042 00c1 76030000 		.4byte	.LASF17
 2043 00c5 07       		.uleb128 0x7
 2044 00c6 4B020000 		.4byte	.LASF34
 2045 00ca 12       		.byte	0x12
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 76


 2046 00cb 03       		.byte	0x3
 2047 00cc F1       		.byte	0xf1
 2048 00cd 89010000 		.4byte	0x189
 2049 00d1 08       		.uleb128 0x8
 2050 00d2 92030000 		.4byte	.LASF18
 2051 00d6 03       		.byte	0x3
 2052 00d7 F4       		.byte	0xf4
 2053 00d8 6B000000 		.4byte	0x6b
 2054 00dc 00       		.byte	0
 2055 00dd 08       		.uleb128 0x8
 2056 00de 99030000 		.4byte	.LASF19
 2057 00e2 03       		.byte	0x3
 2058 00e3 F5       		.byte	0xf5
 2059 00e4 6B000000 		.4byte	0x6b
 2060 00e8 01       		.byte	0x1
 2061 00e9 08       		.uleb128 0x8
 2062 00ea 51000000 		.4byte	.LASF20
 2063 00ee 03       		.byte	0x3
 2064 00ef F6       		.byte	0xf6
 2065 00f0 6B000000 		.4byte	0x6b
 2066 00f4 02       		.byte	0x2
 2067 00f5 08       		.uleb128 0x8
 2068 00f6 2A020000 		.4byte	.LASF21
 2069 00fa 03       		.byte	0x3
 2070 00fb F7       		.byte	0xf7
 2071 00fc 6B000000 		.4byte	0x6b
 2072 0100 03       		.byte	0x3
 2073 0101 08       		.uleb128 0x8
 2074 0102 E2000000 		.4byte	.LASF22
 2075 0106 03       		.byte	0x3
 2076 0107 F8       		.byte	0xf8
 2077 0108 6B000000 		.4byte	0x6b
 2078 010c 04       		.byte	0x4
 2079 010d 08       		.uleb128 0x8
 2080 010e 87060000 		.4byte	.LASF23
 2081 0112 03       		.byte	0x3
 2082 0113 F9       		.byte	0xf9
 2083 0114 6B000000 		.4byte	0x6b
 2084 0118 05       		.byte	0x5
 2085 0119 08       		.uleb128 0x8
 2086 011a D2060000 		.4byte	.LASF24
 2087 011e 03       		.byte	0x3
 2088 011f FA       		.byte	0xfa
 2089 0120 6B000000 		.4byte	0x6b
 2090 0124 06       		.byte	0x6
 2091 0125 08       		.uleb128 0x8
 2092 0126 1D040000 		.4byte	.LASF25
 2093 012a 03       		.byte	0x3
 2094 012b FB       		.byte	0xfb
 2095 012c 6B000000 		.4byte	0x6b
 2096 0130 07       		.byte	0x7
 2097 0131 08       		.uleb128 0x8
 2098 0132 44030000 		.4byte	.LASF26
 2099 0136 03       		.byte	0x3
 2100 0137 FC       		.byte	0xfc
 2101 0138 6B000000 		.4byte	0x6b
 2102 013c 08       		.byte	0x8
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 77


 2103 013d 08       		.uleb128 0x8
 2104 013e 66010000 		.4byte	.LASF27
 2105 0142 03       		.byte	0x3
 2106 0143 FD       		.byte	0xfd
 2107 0144 6B000000 		.4byte	0x6b
 2108 0148 09       		.byte	0x9
 2109 0149 08       		.uleb128 0x8
 2110 014a 85000000 		.4byte	.LASF28
 2111 014e 03       		.byte	0x3
 2112 014f FE       		.byte	0xfe
 2113 0150 6B000000 		.4byte	0x6b
 2114 0154 0A       		.byte	0xa
 2115 0155 08       		.uleb128 0x8
 2116 0156 3F010000 		.4byte	.LASF29
 2117 015a 03       		.byte	0x3
 2118 015b FF       		.byte	0xff
 2119 015c 76000000 		.4byte	0x76
 2120 0160 0C       		.byte	0xc
 2121 0161 09       		.uleb128 0x9
 2122 0162 9D040000 		.4byte	.LASF30
 2123 0166 03       		.byte	0x3
 2124 0167 0001     		.2byte	0x100
 2125 0169 6B000000 		.4byte	0x6b
 2126 016d 0E       		.byte	0xe
 2127 016e 09       		.uleb128 0x9
 2128 016f D5010000 		.4byte	.LASF31
 2129 0173 03       		.byte	0x3
 2130 0174 0101     		.2byte	0x101
 2131 0176 6B000000 		.4byte	0x6b
 2132 017a 0F       		.byte	0xf
 2133 017b 09       		.uleb128 0x9
 2134 017c 01060000 		.4byte	.LASF32
 2135 0180 03       		.byte	0x3
 2136 0181 0201     		.2byte	0x102
 2137 0183 6B000000 		.4byte	0x6b
 2138 0187 10       		.byte	0x10
 2139 0188 00       		.byte	0
 2140 0189 05       		.uleb128 0x5
 2141 018a A7020000 		.4byte	.LASF33
 2142 018e 03       		.byte	0x3
 2143 018f 0401     		.2byte	0x104
 2144 0191 C5000000 		.4byte	0xc5
 2145 0195 0A       		.uleb128 0xa
 2146 0196 78020000 		.4byte	.LASF35
 2147 019a 2F       		.byte	0x2f
 2148 019b 03       		.byte	0x3
 2149 019c 0701     		.2byte	0x107
 2150 019e A7020000 		.4byte	0x2a7
 2151 01a2 09       		.uleb128 0x9
 2152 01a3 18010000 		.4byte	.LASF36
 2153 01a7 03       		.byte	0x3
 2154 01a8 0901     		.2byte	0x109
 2155 01aa 6B000000 		.4byte	0x6b
 2156 01ae 00       		.byte	0
 2157 01af 09       		.uleb128 0x9
 2158 01b0 AC040000 		.4byte	.LASF37
 2159 01b4 03       		.byte	0x3
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 78


 2160 01b5 0A01     		.2byte	0x10a
 2161 01b7 6B000000 		.4byte	0x6b
 2162 01bb 01       		.byte	0x1
 2163 01bc 09       		.uleb128 0x9
 2164 01bd D4040000 		.4byte	.LASF38
 2165 01c1 03       		.byte	0x3
 2166 01c2 0B01     		.2byte	0x10b
 2167 01c4 6B000000 		.4byte	0x6b
 2168 01c8 02       		.byte	0x2
 2169 01c9 09       		.uleb128 0x9
 2170 01ca 6A030000 		.4byte	.LASF39
 2171 01ce 03       		.byte	0x3
 2172 01cf 0D01     		.2byte	0x10d
 2173 01d1 6B000000 		.4byte	0x6b
 2174 01d5 03       		.byte	0x3
 2175 01d6 09       		.uleb128 0x9
 2176 01d7 0A030000 		.4byte	.LASF40
 2177 01db 03       		.byte	0x3
 2178 01dc 1701     		.2byte	0x117
 2179 01de 6B000000 		.4byte	0x6b
 2180 01e2 04       		.byte	0x4
 2181 01e3 09       		.uleb128 0x9
 2182 01e4 15030000 		.4byte	.LASF41
 2183 01e8 03       		.byte	0x3
 2184 01e9 1801     		.2byte	0x118
 2185 01eb 6B000000 		.4byte	0x6b
 2186 01ef 05       		.byte	0x5
 2187 01f0 09       		.uleb128 0x9
 2188 01f1 20030000 		.4byte	.LASF42
 2189 01f5 03       		.byte	0x3
 2190 01f6 1901     		.2byte	0x119
 2191 01f8 6B000000 		.4byte	0x6b
 2192 01fc 06       		.byte	0x6
 2193 01fd 09       		.uleb128 0x9
 2194 01fe 39000000 		.4byte	.LASF43
 2195 0202 03       		.byte	0x3
 2196 0203 1B01     		.2byte	0x11b
 2197 0205 6B000000 		.4byte	0x6b
 2198 0209 07       		.byte	0x7
 2199 020a 09       		.uleb128 0x9
 2200 020b 45000000 		.4byte	.LASF44
 2201 020f 03       		.byte	0x3
 2202 0210 1C01     		.2byte	0x11c
 2203 0212 6B000000 		.4byte	0x6b
 2204 0216 08       		.byte	0x8
 2205 0217 09       		.uleb128 0x9
 2206 0218 11020000 		.4byte	.LASF45
 2207 021c 03       		.byte	0x3
 2208 021d 1E01     		.2byte	0x11e
 2209 021f A7020000 		.4byte	0x2a7
 2210 0223 09       		.byte	0x9
 2211 0224 09       		.uleb128 0x9
 2212 0225 44020000 		.4byte	.LASF46
 2213 0229 03       		.byte	0x3
 2214 022a 2101     		.2byte	0x121
 2215 022c 6B000000 		.4byte	0x6b
 2216 0230 25       		.byte	0x25
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 79


 2217 0231 09       		.uleb128 0x9
 2218 0232 C9060000 		.4byte	.LASF47
 2219 0236 03       		.byte	0x3
 2220 0237 2201     		.2byte	0x122
 2221 0239 6B000000 		.4byte	0x6b
 2222 023d 26       		.byte	0x26
 2223 023e 09       		.uleb128 0x9
 2224 023f 28060000 		.4byte	.LASF48
 2225 0243 03       		.byte	0x3
 2226 0244 2301     		.2byte	0x123
 2227 0246 6B000000 		.4byte	0x6b
 2228 024a 27       		.byte	0x27
 2229 024b 09       		.uleb128 0x9
 2230 024c D9000000 		.4byte	.LASF49
 2231 0250 03       		.byte	0x3
 2232 0251 2401     		.2byte	0x124
 2233 0253 6B000000 		.4byte	0x6b
 2234 0257 28       		.byte	0x28
 2235 0258 09       		.uleb128 0x9
 2236 0259 FF000000 		.4byte	.LASF50
 2237 025d 03       		.byte	0x3
 2238 025e 2501     		.2byte	0x125
 2239 0260 6B000000 		.4byte	0x6b
 2240 0264 29       		.byte	0x29
 2241 0265 09       		.uleb128 0x9
 2242 0266 4D040000 		.4byte	.LASF51
 2243 026a 03       		.byte	0x3
 2244 026b 2601     		.2byte	0x126
 2245 026d 6B000000 		.4byte	0x6b
 2246 0271 2A       		.byte	0x2a
 2247 0272 09       		.uleb128 0x9
 2248 0273 97060000 		.4byte	.LASF52
 2249 0277 03       		.byte	0x3
 2250 0278 2701     		.2byte	0x127
 2251 027a 6B000000 		.4byte	0x6b
 2252 027e 2B       		.byte	0x2b
 2253 027f 09       		.uleb128 0x9
 2254 0280 F9010000 		.4byte	.LASF53
 2255 0284 03       		.byte	0x3
 2256 0285 2901     		.2byte	0x129
 2257 0287 6B000000 		.4byte	0x6b
 2258 028b 2C       		.byte	0x2c
 2259 028c 09       		.uleb128 0x9
 2260 028d 8B050000 		.4byte	.LASF54
 2261 0291 03       		.byte	0x3
 2262 0292 2A01     		.2byte	0x12a
 2263 0294 6B000000 		.4byte	0x6b
 2264 0298 2D       		.byte	0x2d
 2265 0299 09       		.uleb128 0x9
 2266 029a 38030000 		.4byte	.LASF55
 2267 029e 03       		.byte	0x3
 2268 029f 2C01     		.2byte	0x12c
 2269 02a1 6B000000 		.4byte	0x6b
 2270 02a5 2E       		.byte	0x2e
 2271 02a6 00       		.byte	0
 2272 02a7 0B       		.uleb128 0xb
 2273 02a8 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 80


 2274 02ac B7020000 		.4byte	0x2b7
 2275 02b0 0C       		.uleb128 0xc
 2276 02b1 BE000000 		.4byte	0xbe
 2277 02b5 1B       		.byte	0x1b
 2278 02b6 00       		.byte	0
 2279 02b7 05       		.uleb128 0x5
 2280 02b8 5E000000 		.4byte	.LASF56
 2281 02bc 03       		.byte	0x3
 2282 02bd 2E01     		.2byte	0x12e
 2283 02bf 95010000 		.4byte	0x195
 2284 02c3 0D       		.uleb128 0xd
 2285 02c4 C2040000 		.4byte	.LASF57
 2286 02c8 01       		.byte	0x1
 2287 02c9 2E06     		.2byte	0x62e
 2288 02cb 00000000 		.4byte	.LFB11
 2289 02cf 60010000 		.4byte	.LFE11-.LFB11
 2290 02d3 01       		.uleb128 0x1
 2291 02d4 9C       		.byte	0x9c
 2292 02d5 0D       		.uleb128 0xd
 2293 02d6 27000000 		.4byte	.LASF58
 2294 02da 01       		.byte	0x1
 2295 02db B106     		.2byte	0x6b1
 2296 02dd 00000000 		.4byte	.LFB12
 2297 02e1 BC000000 		.4byte	.LFE12-.LFB12
 2298 02e5 01       		.uleb128 0x1
 2299 02e6 9C       		.byte	0x9c
 2300 02e7 0E       		.uleb128 0xe
 2301 02e8 4E030000 		.4byte	.LASF59
 2302 02ec 01       		.byte	0x1
 2303 02ed 50       		.byte	0x50
 2304 02ee 00000000 		.4byte	.LFB0
 2305 02f2 E0010000 		.4byte	.LFE0-.LFB0
 2306 02f6 01       		.uleb128 0x1
 2307 02f7 9C       		.byte	0x9c
 2308 02f8 B9030000 		.4byte	0x3b9
 2309 02fc 0F       		.uleb128 0xf
 2310 02fd 3A000000 		.4byte	.LVL0
 2311 0301 EF070000 		.4byte	0x7ef
 2312 0305 10030000 		.4byte	0x310
 2313 0309 10       		.uleb128 0x10
 2314 030a 01       		.uleb128 0x1
 2315 030b 50       		.byte	0x50
 2316 030c 02       		.uleb128 0x2
 2317 030d 08       		.byte	0x8
 2318 030e 37       		.byte	0x37
 2319 030f 00       		.byte	0
 2320 0310 11       		.uleb128 0x11
 2321 0311 9A000000 		.4byte	.LVL1
 2322 0315 00080000 		.4byte	0x800
 2323 0319 11       		.uleb128 0x11
 2324 031a AE000000 		.4byte	.LVL2
 2325 031e 11080000 		.4byte	0x811
 2326 0322 0F       		.uleb128 0xf
 2327 0323 BA000000 		.4byte	.LVL3
 2328 0327 18080000 		.4byte	0x818
 2329 032b 35030000 		.4byte	0x335
 2330 032f 10       		.uleb128 0x10
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 81


 2331 0330 01       		.uleb128 0x1
 2332 0331 50       		.byte	0x50
 2333 0332 01       		.uleb128 0x1
 2334 0333 34       		.byte	0x34
 2335 0334 00       		.byte	0
 2336 0335 11       		.uleb128 0x11
 2337 0336 D8000000 		.4byte	.LVL4
 2338 033a 29080000 		.4byte	0x829
 2339 033e 0F       		.uleb128 0xf
 2340 033f DE000000 		.4byte	.LVL5
 2341 0343 3A080000 		.4byte	0x83a
 2342 0347 51030000 		.4byte	0x351
 2343 034b 10       		.uleb128 0x10
 2344 034c 01       		.uleb128 0x1
 2345 034d 50       		.byte	0x50
 2346 034e 01       		.uleb128 0x1
 2347 034f 36       		.byte	0x36
 2348 0350 00       		.byte	0
 2349 0351 0F       		.uleb128 0xf
 2350 0352 06010000 		.4byte	.LVL6
 2351 0356 4B080000 		.4byte	0x84b
 2352 035a 64030000 		.4byte	0x364
 2353 035e 10       		.uleb128 0x10
 2354 035f 01       		.uleb128 0x1
 2355 0360 50       		.byte	0x50
 2356 0361 01       		.uleb128 0x1
 2357 0362 30       		.byte	0x30
 2358 0363 00       		.byte	0
 2359 0364 11       		.uleb128 0x11
 2360 0365 30010000 		.4byte	.LVL7
 2361 0369 5C080000 		.4byte	0x85c
 2362 036d 0F       		.uleb128 0xf
 2363 036e 42010000 		.4byte	.LVL8
 2364 0372 63080000 		.4byte	0x863
 2365 0376 80030000 		.4byte	0x380
 2366 037a 10       		.uleb128 0x10
 2367 037b 01       		.uleb128 0x1
 2368 037c 50       		.byte	0x50
 2369 037d 01       		.uleb128 0x1
 2370 037e 30       		.byte	0x30
 2371 037f 00       		.byte	0
 2372 0380 0F       		.uleb128 0xf
 2373 0381 4E010000 		.4byte	.LVL9
 2374 0385 00080000 		.4byte	0x800
 2375 0389 93030000 		.4byte	0x393
 2376 038d 10       		.uleb128 0x10
 2377 038e 01       		.uleb128 0x1
 2378 038f 50       		.byte	0x50
 2379 0390 01       		.uleb128 0x1
 2380 0391 30       		.byte	0x30
 2381 0392 00       		.byte	0
 2382 0393 0F       		.uleb128 0xf
 2383 0394 66010000 		.4byte	.LVL10
 2384 0398 74080000 		.4byte	0x874
 2385 039c A6030000 		.4byte	0x3a6
 2386 03a0 10       		.uleb128 0x10
 2387 03a1 01       		.uleb128 0x1
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 82


 2388 03a2 50       		.byte	0x50
 2389 03a3 01       		.uleb128 0x1
 2390 03a4 30       		.byte	0x30
 2391 03a5 00       		.byte	0
 2392 03a6 11       		.uleb128 0x11
 2393 03a7 76010000 		.4byte	.LVL11
 2394 03ab EF070000 		.4byte	0x7ef
 2395 03af 11       		.uleb128 0x11
 2396 03b0 8A010000 		.4byte	.LVL12
 2397 03b4 85080000 		.4byte	0x885
 2398 03b8 00       		.byte	0
 2399 03b9 12       		.uleb128 0x12
 2400 03ba 90000000 		.4byte	.LASF60
 2401 03be 01       		.byte	0x1
 2402 03bf 1A01     		.2byte	0x11a
 2403 03c1 00000000 		.4byte	.LFB1
 2404 03c5 0C020000 		.4byte	.LFE1-.LFB1
 2405 03c9 01       		.uleb128 0x1
 2406 03ca 9C       		.byte	0x9c
 2407 03cb EA040000 		.4byte	0x4ea
 2408 03cf 13       		.uleb128 0x13
 2409 03d0 21060000 		.4byte	.LASF61
 2410 03d4 01       		.byte	0x1
 2411 03d5 1C01     		.2byte	0x11c
 2412 03d7 A1000000 		.4byte	0xa1
 2413 03db 10       		.byte	0x10
 2414 03dc 14       		.uleb128 0x14
 2415 03dd 6900     		.ascii	"i\000"
 2416 03df 01       		.byte	0x1
 2417 03e0 1D01     		.2byte	0x11d
 2418 03e2 76000000 		.4byte	0x76
 2419 03e6 00000000 		.4byte	.LLST0
 2420 03ea 15       		.uleb128 0x15
 2421 03eb 2B030000 		.4byte	.LASF62
 2422 03ef 01       		.byte	0x1
 2423 03f0 1E01     		.2byte	0x11e
 2424 03f2 76000000 		.4byte	0x76
 2425 03f6 6B000000 		.4byte	.LLST1
 2426 03fa 16       		.uleb128 0x16
 2427 03fb 7F030000 		.4byte	.LASF63
 2428 03ff 01       		.byte	0x1
 2429 0400 2201     		.2byte	0x122
 2430 0402 FA040000 		.4byte	0x4fa
 2431 0406 02       		.uleb128 0x2
 2432 0407 91       		.byte	0x91
 2433 0408 60       		.sleb128 -32
 2434 0409 11       		.uleb128 0x11
 2435 040a 34000000 		.4byte	.LVL14
 2436 040e 8C080000 		.4byte	0x88c
 2437 0412 0F       		.uleb128 0xf
 2438 0413 4C000000 		.4byte	.LVL15
 2439 0417 EF070000 		.4byte	0x7ef
 2440 041b 26040000 		.4byte	0x426
 2441 041f 10       		.uleb128 0x10
 2442 0420 01       		.uleb128 0x1
 2443 0421 50       		.byte	0x50
 2444 0422 02       		.uleb128 0x2
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 83


 2445 0423 08       		.byte	0x8
 2446 0424 37       		.byte	0x37
 2447 0425 00       		.byte	0
 2448 0426 0F       		.uleb128 0xf
 2449 0427 5E000000 		.4byte	.LVL16
 2450 042b 9D080000 		.4byte	0x89d
 2451 042f 39040000 		.4byte	0x439
 2452 0433 10       		.uleb128 0x10
 2453 0434 01       		.uleb128 0x1
 2454 0435 50       		.byte	0x50
 2455 0436 01       		.uleb128 0x1
 2456 0437 30       		.byte	0x30
 2457 0438 00       		.byte	0
 2458 0439 11       		.uleb128 0x11
 2459 043a 78000000 		.4byte	.LVL19
 2460 043e 8C080000 		.4byte	0x88c
 2461 0442 11       		.uleb128 0x11
 2462 0443 9A000000 		.4byte	.LVL23
 2463 0447 63080000 		.4byte	0x863
 2464 044b 11       		.uleb128 0x11
 2465 044c A2000000 		.4byte	.LVL24
 2466 0450 00080000 		.4byte	0x800
 2467 0454 0F       		.uleb128 0xf
 2468 0455 C2000000 		.4byte	.LVL25
 2469 0459 18080000 		.4byte	0x818
 2470 045d 67040000 		.4byte	0x467
 2471 0461 10       		.uleb128 0x10
 2472 0462 01       		.uleb128 0x1
 2473 0463 50       		.byte	0x50
 2474 0464 01       		.uleb128 0x1
 2475 0465 38       		.byte	0x38
 2476 0466 00       		.byte	0
 2477 0467 11       		.uleb128 0x11
 2478 0468 D4000000 		.4byte	.LVL26
 2479 046c 18080000 		.4byte	0x818
 2480 0470 11       		.uleb128 0x11
 2481 0471 06010000 		.4byte	.LVL27
 2482 0475 29080000 		.4byte	0x829
 2483 0479 11       		.uleb128 0x11
 2484 047a 0E010000 		.4byte	.LVL28
 2485 047e 4B080000 		.4byte	0x84b
 2486 0482 11       		.uleb128 0x11
 2487 0483 1A010000 		.4byte	.LVL29
 2488 0487 B2080000 		.4byte	0x8b2
 2489 048b 0F       		.uleb128 0xf
 2490 048c 4E010000 		.4byte	.LVL30
 2491 0490 B9080000 		.4byte	0x8b9
 2492 0494 9E040000 		.4byte	0x49e
 2493 0498 10       		.uleb128 0x10
 2494 0499 01       		.uleb128 0x1
 2495 049a 50       		.byte	0x50
 2496 049b 01       		.uleb128 0x1
 2497 049c 30       		.byte	0x30
 2498 049d 00       		.byte	0
 2499 049e 0F       		.uleb128 0xf
 2500 049f 54010000 		.4byte	.LVL31
 2501 04a3 3A080000 		.4byte	0x83a
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 84


 2502 04a7 B2040000 		.4byte	0x4b2
 2503 04ab 10       		.uleb128 0x10
 2504 04ac 01       		.uleb128 0x1
 2505 04ad 50       		.byte	0x50
 2506 04ae 02       		.uleb128 0x2
 2507 04af 08       		.byte	0x8
 2508 04b0 50       		.byte	0x50
 2509 04b1 00       		.byte	0
 2510 04b2 0F       		.uleb128 0xf
 2511 04b3 62010000 		.4byte	.LVL34
 2512 04b7 3A080000 		.4byte	0x83a
 2513 04bb C5040000 		.4byte	0x4c5
 2514 04bf 10       		.uleb128 0x10
 2515 04c0 01       		.uleb128 0x1
 2516 04c1 50       		.byte	0x50
 2517 04c2 01       		.uleb128 0x1
 2518 04c3 31       		.byte	0x31
 2519 04c4 00       		.byte	0
 2520 04c5 11       		.uleb128 0x11
 2521 04c6 8C010000 		.4byte	.LVL38
 2522 04ca 63080000 		.4byte	0x863
 2523 04ce 11       		.uleb128 0x11
 2524 04cf 94010000 		.4byte	.LVL39
 2525 04d3 00080000 		.4byte	0x800
 2526 04d7 11       		.uleb128 0x11
 2527 04d8 A6010000 		.4byte	.LVL40
 2528 04dc CE080000 		.4byte	0x8ce
 2529 04e0 11       		.uleb128 0x11
 2530 04e1 BC010000 		.4byte	.LVL44
 2531 04e5 74080000 		.4byte	0x874
 2532 04e9 00       		.byte	0
 2533 04ea 0B       		.uleb128 0xb
 2534 04eb 6B000000 		.4byte	0x6b
 2535 04ef FA040000 		.4byte	0x4fa
 2536 04f3 0C       		.uleb128 0xc
 2537 04f4 BE000000 		.4byte	0xbe
 2538 04f8 06       		.byte	0x6
 2539 04f9 00       		.byte	0
 2540 04fa 17       		.uleb128 0x17
 2541 04fb EA040000 		.4byte	0x4ea
 2542 04ff 12       		.uleb128 0x12
 2543 0500 55040000 		.4byte	.LASF64
 2544 0504 01       		.byte	0x1
 2545 0505 7C02     		.2byte	0x27c
 2546 0507 00000000 		.4byte	.LFB2
 2547 050b 60000000 		.4byte	.LFE2-.LFB2
 2548 050f 01       		.uleb128 0x1
 2549 0510 9C       		.byte	0x9c
 2550 0511 36050000 		.4byte	0x536
 2551 0515 18       		.uleb128 0x18
 2552 0516 60060000 		.4byte	.LASF65
 2553 051a 01       		.byte	0x1
 2554 051b 7C02     		.2byte	0x27c
 2555 051d 76000000 		.4byte	0x76
 2556 0521 97000000 		.4byte	.LLST2
 2557 0525 18       		.uleb128 0x18
 2558 0526 B0030000 		.4byte	.LASF66
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 85


 2559 052a 01       		.byte	0x1
 2560 052b 7C02     		.2byte	0x27c
 2561 052d 76000000 		.4byte	0x76
 2562 0531 B8000000 		.4byte	.LLST3
 2563 0535 00       		.byte	0
 2564 0536 12       		.uleb128 0x12
 2565 0537 43040000 		.4byte	.LASF67
 2566 053b 01       		.byte	0x1
 2567 053c 4803     		.2byte	0x348
 2568 053e 00000000 		.4byte	.LFB3
 2569 0542 E8000000 		.4byte	.LFE3-.LFB3
 2570 0546 01       		.uleb128 0x1
 2571 0547 9C       		.byte	0x9c
 2572 0548 A1050000 		.4byte	0x5a1
 2573 054c 18       		.uleb128 0x18
 2574 054d 60060000 		.4byte	.LASF65
 2575 0551 01       		.byte	0x1
 2576 0552 4803     		.2byte	0x348
 2577 0554 6B000000 		.4byte	0x6b
 2578 0558 D9000000 		.4byte	.LLST4
 2579 055c 18       		.uleb128 0x18
 2580 055d B0030000 		.4byte	.LASF66
 2581 0561 01       		.byte	0x1
 2582 0562 4803     		.2byte	0x348
 2583 0564 76000000 		.4byte	0x76
 2584 0568 FA000000 		.4byte	.LLST5
 2585 056c 15       		.uleb128 0x15
 2586 056d 49010000 		.4byte	.LASF68
 2587 0571 01       		.byte	0x1
 2588 0572 4A03     		.2byte	0x34a
 2589 0574 6B000000 		.4byte	0x6b
 2590 0578 1B010000 		.4byte	.LLST6
 2591 057c 11       		.uleb128 0x11
 2592 057d 0A000000 		.4byte	.LVL49
 2593 0581 D5080000 		.4byte	0x8d5
 2594 0585 11       		.uleb128 0x11
 2595 0586 2C000000 		.4byte	.LVL51
 2596 058a C3020000 		.4byte	0x2c3
 2597 058e 11       		.uleb128 0x11
 2598 058f B0000000 		.4byte	.LVL52
 2599 0593 D5020000 		.4byte	0x2d5
 2600 0597 19       		.uleb128 0x19
 2601 0598 CA000000 		.4byte	.LVL54
 2602 059c E0080000 		.4byte	0x8e0
 2603 05a0 00       		.byte	0
 2604 05a1 1A       		.uleb128 0x1a
 2605 05a2 51060000 		.4byte	.LASF69
 2606 05a6 01       		.byte	0x1
 2607 05a7 0505     		.2byte	0x505
 2608 05a9 01       		.byte	0x1
 2609 05aa 1A       		.uleb128 0x1a
 2610 05ab B9000000 		.4byte	.LASF70
 2611 05af 01       		.byte	0x1
 2612 05b0 FE06     		.2byte	0x6fe
 2613 05b2 01       		.byte	0x1
 2614 05b3 1A       		.uleb128 0x1a
 2615 05b4 E5010000 		.4byte	.LASF71
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 86


 2616 05b8 01       		.byte	0x1
 2617 05b9 5F05     		.2byte	0x55f
 2618 05bb 01       		.byte	0x1
 2619 05bc 1A       		.uleb128 0x1a
 2620 05bd 75010000 		.4byte	.LASF72
 2621 05c1 01       		.byte	0x1
 2622 05c2 3D07     		.2byte	0x73d
 2623 05c4 01       		.byte	0x1
 2624 05c5 12       		.uleb128 0x12
 2625 05c6 9B050000 		.4byte	.LASF73
 2626 05ca 01       		.byte	0x1
 2627 05cb 5904     		.2byte	0x459
 2628 05cd 00000000 		.4byte	.LFB4
 2629 05d1 4C020000 		.4byte	.LFE4-.LFB4
 2630 05d5 01       		.uleb128 0x1
 2631 05d6 9C       		.byte	0x9c
 2632 05d7 C8060000 		.4byte	0x6c8
 2633 05db 15       		.uleb128 0x15
 2634 05dc 49010000 		.4byte	.LASF68
 2635 05e0 01       		.byte	0x1
 2636 05e1 5B04     		.2byte	0x45b
 2637 05e3 6B000000 		.4byte	0x6b
 2638 05e7 44010000 		.4byte	.LLST7
 2639 05eb 1B       		.uleb128 0x1b
 2640 05ec A1050000 		.4byte	0x5a1
 2641 05f0 1E000000 		.4byte	.LBB10
 2642 05f4 00000000 		.4byte	.Ldebug_ranges0+0
 2643 05f8 01       		.byte	0x1
 2644 05f9 7504     		.2byte	0x475
 2645 05fb 4C060000 		.4byte	0x64c
 2646 05ff 1C       		.uleb128 0x1c
 2647 0600 AA050000 		.4byte	0x5aa
 2648 0604 6A000000 		.4byte	.LBB12
 2649 0608 7E000000 		.4byte	.LBE12-.LBB12
 2650 060c 01       		.byte	0x1
 2651 060d 3A05     		.2byte	0x53a
 2652 060f 2F060000 		.4byte	0x62f
 2653 0613 11       		.uleb128 0x11
 2654 0614 96000000 		.4byte	.LVL59
 2655 0618 F1080000 		.4byte	0x8f1
 2656 061c 11       		.uleb128 0x11
 2657 061d C6000000 		.4byte	.LVL60
 2658 0621 F8080000 		.4byte	0x8f8
 2659 0625 11       		.uleb128 0x11
 2660 0626 E2000000 		.4byte	.LVL61
 2661 062a FF080000 		.4byte	0x8ff
 2662 062e 00       		.byte	0
 2663 062f 0F       		.uleb128 0xf
 2664 0630 34000000 		.4byte	.LVL58
 2665 0634 06090000 		.4byte	0x906
 2666 0638 42060000 		.4byte	0x642
 2667 063c 10       		.uleb128 0x10
 2668 063d 01       		.uleb128 0x1
 2669 063e 50       		.byte	0x50
 2670 063f 01       		.uleb128 0x1
 2671 0640 31       		.byte	0x31
 2672 0641 00       		.byte	0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 87


 2673 0642 11       		.uleb128 0x11
 2674 0643 F0000000 		.4byte	.LVL62
 2675 0647 C3020000 		.4byte	0x2c3
 2676 064b 00       		.byte	0
 2677 064c 1C       		.uleb128 0x1c
 2678 064d B3050000 		.4byte	0x5b3
 2679 0651 8A010000 		.4byte	.LBB18
 2680 0655 6E000000 		.4byte	.LBE18-.LBB18
 2681 0659 01       		.byte	0x1
 2682 065a B004     		.2byte	0x4b0
 2683 065c B5060000 		.4byte	0x6b5
 2684 0660 1C       		.uleb128 0x1c
 2685 0661 BC050000 		.4byte	0x5bc
 2686 0665 8A010000 		.4byte	.LBB20
 2687 0669 38000000 		.4byte	.LBE20-.LBB20
 2688 066d 01       		.byte	0x1
 2689 066e 6205     		.2byte	0x562
 2690 0670 90060000 		.4byte	0x690
 2691 0674 11       		.uleb128 0x11
 2692 0675 A0010000 		.4byte	.LVL63
 2693 0679 1B090000 		.4byte	0x91b
 2694 067d 11       		.uleb128 0x11
 2695 067e B6010000 		.4byte	.LVL64
 2696 0682 31090000 		.4byte	0x931
 2697 0686 11       		.uleb128 0x11
 2698 0687 C2010000 		.4byte	.LVL65
 2699 068b 47090000 		.4byte	0x947
 2700 068f 00       		.byte	0
 2701 0690 11       		.uleb128 0x11
 2702 0691 C6010000 		.4byte	.LVL66
 2703 0695 D5020000 		.4byte	0x2d5
 2704 0699 11       		.uleb128 0x11
 2705 069a D0010000 		.4byte	.LVL67
 2706 069e 4E090000 		.4byte	0x94e
 2707 06a2 11       		.uleb128 0x11
 2708 06a3 DA010000 		.4byte	.LVL68
 2709 06a7 55090000 		.4byte	0x955
 2710 06ab 11       		.uleb128 0x11
 2711 06ac E0010000 		.4byte	.LVL69
 2712 06b0 06090000 		.4byte	0x906
 2713 06b4 00       		.byte	0
 2714 06b5 11       		.uleb128 0x11
 2715 06b6 08000000 		.4byte	.LVL55
 2716 06ba D5080000 		.4byte	0x8d5
 2717 06be 19       		.uleb128 0x19
 2718 06bf 14020000 		.4byte	.LVL70
 2719 06c3 E0080000 		.4byte	0x8e0
 2720 06c7 00       		.byte	0
 2721 06c8 1D       		.uleb128 0x1d
 2722 06c9 DE050000 		.4byte	.LASF115
 2723 06cd 01       		.byte	0x1
 2724 06ce D904     		.2byte	0x4d9
 2725 06d0 6B000000 		.4byte	0x6b
 2726 06d4 00000000 		.4byte	.LFB5
 2727 06d8 2C000000 		.4byte	.LFE5-.LFB5
 2728 06dc 01       		.uleb128 0x1
 2729 06dd 9C       		.byte	0x9c
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 88


 2730 06de 37070000 		.4byte	0x737
 2731 06e2 18       		.uleb128 0x18
 2732 06e3 F4010000 		.4byte	.LASF74
 2733 06e7 01       		.byte	0x1
 2734 06e8 D904     		.2byte	0x4d9
 2735 06ea 6B000000 		.4byte	0x6b
 2736 06ee 58010000 		.4byte	.LLST8
 2737 06f2 16       		.uleb128 0x16
 2738 06f3 DC060000 		.4byte	.LASF75
 2739 06f7 01       		.byte	0x1
 2740 06f8 DB04     		.2byte	0x4db
 2741 06fa 6B000000 		.4byte	0x6b
 2742 06fe 05       		.uleb128 0x5
 2743 06ff 03       		.byte	0x3
 2744 0700 42000000 		.4byte	interruptStatus.4848
 2745 0704 15       		.uleb128 0x15
 2746 0705 49010000 		.4byte	.LASF68
 2747 0709 01       		.byte	0x1
 2748 070a DC04     		.2byte	0x4dc
 2749 070c 6B000000 		.4byte	0x6b
 2750 0710 79010000 		.4byte	.LLST9
 2751 0714 15       		.uleb128 0x15
 2752 0715 CF000000 		.4byte	.LASF76
 2753 0719 01       		.byte	0x1
 2754 071a DD04     		.2byte	0x4dd
 2755 071c 6B000000 		.4byte	0x6b
 2756 0720 8C010000 		.4byte	.LLST10
 2757 0724 11       		.uleb128 0x11
 2758 0725 08000000 		.4byte	.LVL72
 2759 0729 D5080000 		.4byte	0x8d5
 2760 072d 11       		.uleb128 0x11
 2761 072e 20000000 		.4byte	.LVL74
 2762 0732 E0080000 		.4byte	0x8e0
 2763 0736 00       		.byte	0
 2764 0737 12       		.uleb128 0x12
 2765 0738 0E060000 		.4byte	.LASF77
 2766 073c 01       		.byte	0x1
 2767 073d 9C05     		.2byte	0x59c
 2768 073f 00000000 		.4byte	.LFB8
 2769 0743 50000000 		.4byte	.LFE8-.LFB8
 2770 0747 01       		.uleb128 0x1
 2771 0748 9C       		.byte	0x9c
 2772 0749 67070000 		.4byte	0x767
 2773 074d 18       		.uleb128 0x18
 2774 074e D4020000 		.4byte	.LASF78
 2775 0752 01       		.byte	0x1
 2776 0753 9C05     		.2byte	0x59c
 2777 0755 6B000000 		.4byte	0x6b
 2778 0759 AA010000 		.4byte	.LLST11
 2779 075d 11       		.uleb128 0x11
 2780 075e 12000000 		.4byte	.LVL77
 2781 0762 4E090000 		.4byte	0x94e
 2782 0766 00       		.byte	0
 2783 0767 12       		.uleb128 0x12
 2784 0768 73040000 		.4byte	.LASF79
 2785 076c 01       		.byte	0x1
 2786 076d D005     		.2byte	0x5d0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 89


 2787 076f 00000000 		.4byte	.LFB9
 2788 0773 2C000000 		.4byte	.LFE9-.LFB9
 2789 0777 01       		.uleb128 0x1
 2790 0778 9C       		.byte	0x9c
 2791 0779 87070000 		.4byte	0x787
 2792 077d 11       		.uleb128 0x11
 2793 077e 0E000000 		.4byte	.LVL78
 2794 0782 5C090000 		.4byte	0x95c
 2795 0786 00       		.byte	0
 2796 0787 12       		.uleb128 0x12
 2797 0788 EC000000 		.4byte	.LASF80
 2798 078c 01       		.byte	0x1
 2799 078d F505     		.2byte	0x5f5
 2800 078f 00000000 		.4byte	.LFB10
 2801 0793 50000000 		.4byte	.LFE10-.LFB10
 2802 0797 01       		.uleb128 0x1
 2803 0798 9C       		.byte	0x9c
 2804 0799 B7070000 		.4byte	0x7b7
 2805 079d 18       		.uleb128 0x18
 2806 079e BF050000 		.4byte	.LASF81
 2807 07a2 01       		.byte	0x1
 2808 07a3 F505     		.2byte	0x5f5
 2809 07a5 6B000000 		.4byte	0x6b
 2810 07a9 CB010000 		.4byte	.LLST12
 2811 07ad 11       		.uleb128 0x11
 2812 07ae 12000000 		.4byte	.LVL80
 2813 07b2 55090000 		.4byte	0x955
 2814 07b6 00       		.byte	0
 2815 07b7 1E       		.uleb128 0x1e
 2816 07b8 BE060000 		.4byte	.LASF82
 2817 07bc 01       		.byte	0x1
 2818 07bd 1F       		.byte	0x1f
 2819 07be B7020000 		.4byte	0x2b7
 2820 07c2 05       		.uleb128 0x5
 2821 07c3 03       		.byte	0x3
 2822 07c4 00000000 		.4byte	cyPmBackup
 2823 07c8 1E       		.uleb128 0x1e
 2824 07c9 8D040000 		.4byte	.LASF83
 2825 07cd 01       		.byte	0x1
 2826 07ce 20       		.byte	0x20
 2827 07cf 89010000 		.4byte	0x189
 2828 07d3 05       		.uleb128 0x5
 2829 07d4 03       		.byte	0x3
 2830 07d5 30000000 		.4byte	cyPmClockBackup
 2831 07d9 1E       		.uleb128 0x1e
 2832 07da CB050000 		.4byte	.LASF84
 2833 07de 01       		.byte	0x1
 2834 07df 23       		.byte	0x23
 2835 07e0 EA070000 		.4byte	0x7ea
 2836 07e4 05       		.uleb128 0x5
 2837 07e5 03       		.byte	0x3
 2838 07e6 00000000 		.4byte	cyPmImoFreqReg2Mhz
 2839 07ea 17       		.uleb128 0x17
 2840 07eb EA040000 		.4byte	0x4ea
 2841 07ef 1F       		.uleb128 0x1f
 2842 07f0 A9050000 		.4byte	.LASF85
 2843 07f4 04       		.byte	0x4
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 90


 2844 07f5 51       		.byte	0x51
 2845 07f6 00080000 		.4byte	0x800
 2846 07fa 20       		.uleb128 0x20
 2847 07fb 6B000000 		.4byte	0x6b
 2848 07ff 00       		.byte	0
 2849 0800 1F       		.uleb128 0x1f
 2850 0801 F4020000 		.4byte	.LASF86
 2851 0805 05       		.byte	0x5
 2852 0806 4E       		.byte	0x4e
 2853 0807 11080000 		.4byte	0x811
 2854 080b 20       		.uleb128 0x20
 2855 080c 6B000000 		.4byte	0x6b
 2856 0810 00       		.byte	0
 2857 0811 21       		.uleb128 0x21
 2858 0812 F7030000 		.4byte	.LASF91
 2859 0816 05       		.byte	0x5
 2860 0817 43       		.byte	0x43
 2861 0818 1F       		.uleb128 0x1f
 2862 0819 2F060000 		.4byte	.LASF87
 2863 081d 05       		.byte	0x5
 2864 081e 49       		.byte	0x49
 2865 081f 29080000 		.4byte	0x829
 2866 0823 20       		.uleb128 0x20
 2867 0824 6B000000 		.4byte	0x6b
 2868 0828 00       		.byte	0
 2869 0829 1F       		.uleb128 0x1f
 2870 082a 1B000000 		.4byte	.LASF88
 2871 082e 05       		.byte	0x5
 2872 082f 47       		.byte	0x47
 2873 0830 3A080000 		.4byte	0x83a
 2874 0834 20       		.uleb128 0x20
 2875 0835 6B000000 		.4byte	0x6b
 2876 0839 00       		.byte	0
 2877 083a 1F       		.uleb128 0x1f
 2878 083b 9D010000 		.4byte	.LASF89
 2879 083f 05       		.byte	0x5
 2880 0840 78       		.byte	0x78
 2881 0841 4B080000 		.4byte	0x84b
 2882 0845 20       		.uleb128 0x20
 2883 0846 76000000 		.4byte	0x76
 2884 084a 00       		.byte	0
 2885 084b 1F       		.uleb128 0x1f
 2886 084c 1A020000 		.4byte	.LASF90
 2887 0850 05       		.byte	0x5
 2888 0851 4A       		.byte	0x4a
 2889 0852 5C080000 		.4byte	0x85c
 2890 0856 20       		.uleb128 0x20
 2891 0857 6B000000 		.4byte	0x6b
 2892 085b 00       		.byte	0
 2893 085c 21       		.uleb128 0x21
 2894 085d 63050000 		.4byte	.LASF92
 2895 0861 05       		.byte	0x5
 2896 0862 4C       		.byte	0x4c
 2897 0863 1F       		.uleb128 0x1f
 2898 0864 06040000 		.4byte	.LASF93
 2899 0868 05       		.byte	0x5
 2900 0869 4F       		.byte	0x4f
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 91


 2901 086a 74080000 		.4byte	0x874
 2902 086e 20       		.uleb128 0x20
 2903 086f 6B000000 		.4byte	0x6b
 2904 0873 00       		.byte	0
 2905 0874 1F       		.uleb128 0x1f
 2906 0875 ED050000 		.4byte	.LASF94
 2907 0879 05       		.byte	0x5
 2908 087a 50       		.byte	0x50
 2909 087b 85080000 		.4byte	0x885
 2910 087f 20       		.uleb128 0x20
 2911 0880 76000000 		.4byte	0x76
 2912 0884 00       		.byte	0
 2913 0885 21       		.uleb128 0x21
 2914 0886 B2060000 		.4byte	.LASF95
 2915 088a 05       		.byte	0x5
 2916 088b 67       		.byte	0x67
 2917 088c 1F       		.uleb128 0x1f
 2918 088d 60040000 		.4byte	.LASF96
 2919 0891 05       		.byte	0x5
 2920 0892 7A       		.byte	0x7a
 2921 0893 9D080000 		.4byte	0x89d
 2922 0897 20       		.uleb128 0x20
 2923 0898 81000000 		.4byte	0x81
 2924 089c 00       		.byte	0
 2925 089d 22       		.uleb128 0x22
 2926 089e 5D030000 		.4byte	.LASF98
 2927 08a2 05       		.byte	0x5
 2928 08a3 66       		.byte	0x66
 2929 08a4 A1000000 		.4byte	0xa1
 2930 08a8 B2080000 		.4byte	0x8b2
 2931 08ac 20       		.uleb128 0x20
 2932 08ad 6B000000 		.4byte	0x6b
 2933 08b1 00       		.byte	0
 2934 08b2 21       		.uleb128 0x21
 2935 08b3 3D060000 		.4byte	.LASF97
 2936 08b7 05       		.byte	0x5
 2937 08b8 4B       		.byte	0x4b
 2938 08b9 22       		.uleb128 0x22
 2939 08ba 8D010000 		.4byte	.LASF99
 2940 08be 05       		.byte	0x5
 2941 08bf 42       		.byte	0x42
 2942 08c0 A1000000 		.4byte	0xa1
 2943 08c4 CE080000 		.4byte	0x8ce
 2944 08c8 20       		.uleb128 0x20
 2945 08c9 6B000000 		.4byte	0x6b
 2946 08cd 00       		.byte	0
 2947 08ce 21       		.uleb128 0x21
 2948 08cf 9C020000 		.4byte	.LASF100
 2949 08d3 05       		.byte	0x5
 2950 08d4 48       		.byte	0x48
 2951 08d5 23       		.uleb128 0x23
 2952 08d6 61020000 		.4byte	.LASF116
 2953 08da 05       		.byte	0x5
 2954 08db 7E       		.byte	0x7e
 2955 08dc 6B000000 		.4byte	0x6b
 2956 08e0 1F       		.uleb128 0x1f
 2957 08e1 2D040000 		.4byte	.LASF101
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 92


 2958 08e5 05       		.byte	0x5
 2959 08e6 7F       		.byte	0x7f
 2960 08e7 F1080000 		.4byte	0x8f1
 2961 08eb 20       		.uleb128 0x20
 2962 08ec 6B000000 		.4byte	0x6b
 2963 08f0 00       		.byte	0
 2964 08f1 21       		.uleb128 0x21
 2965 08f2 78050000 		.4byte	.LASF102
 2966 08f6 05       		.byte	0x5
 2967 08f7 9D       		.byte	0x9d
 2968 08f8 21       		.uleb128 0x21
 2969 08f9 00000000 		.4byte	.LASF103
 2970 08fd 05       		.byte	0x5
 2971 08fe 9E       		.byte	0x9e
 2972 08ff 21       		.uleb128 0x21
 2973 0900 E0020000 		.4byte	.LASF104
 2974 0904 05       		.byte	0x5
 2975 0905 A0       		.byte	0xa0
 2976 0906 22       		.uleb128 0x22
 2977 0907 89020000 		.4byte	.LASF105
 2978 090b 05       		.byte	0x5
 2979 090c 5F       		.byte	0x5f
 2980 090d 6B000000 		.4byte	0x6b
 2981 0911 1B090000 		.4byte	0x91b
 2982 0915 20       		.uleb128 0x20
 2983 0916 6B000000 		.4byte	0x6b
 2984 091a 00       		.byte	0
 2985 091b 1F       		.uleb128 0x1f
 2986 091c 06010000 		.4byte	.LASF106
 2987 0920 05       		.byte	0x5
 2988 0921 9B       		.byte	0x9b
 2989 0922 31090000 		.4byte	0x931
 2990 0926 20       		.uleb128 0x20
 2991 0927 6B000000 		.4byte	0x6b
 2992 092b 20       		.uleb128 0x20
 2993 092c 6B000000 		.4byte	0x6b
 2994 0930 00       		.byte	0
 2995 0931 1F       		.uleb128 0x1f
 2996 0932 6B060000 		.4byte	.LASF107
 2997 0936 05       		.byte	0x5
 2998 0937 9C       		.byte	0x9c
 2999 0938 47090000 		.4byte	0x947
 3000 093c 20       		.uleb128 0x20
 3001 093d 6B000000 		.4byte	0x6b
 3002 0941 20       		.uleb128 0x20
 3003 0942 6B000000 		.4byte	0x6b
 3004 0946 00       		.byte	0
 3005 0947 21       		.uleb128 0x21
 3006 0948 9F060000 		.4byte	.LASF108
 3007 094c 05       		.byte	0x5
 3008 094d 9F       		.byte	0x9f
 3009 094e 21       		.uleb128 0x21
 3010 094f 58010000 		.4byte	.LASF109
 3011 0953 05       		.byte	0x5
 3012 0954 58       		.byte	0x58
 3013 0955 21       		.uleb128 0x21
 3014 0956 A0030000 		.4byte	.LASF110
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 93


 3015 095a 05       		.byte	0x5
 3016 095b 5A       		.byte	0x5a
 3017 095c 21       		.uleb128 0x21
 3018 095d 72000000 		.4byte	.LASF111
 3019 0961 05       		.byte	0x5
 3020 0962 63       		.byte	0x63
 3021 0963 00       		.byte	0
 3022              		.section	.debug_abbrev,"",%progbits
 3023              	.Ldebug_abbrev0:
 3024 0000 01       		.uleb128 0x1
 3025 0001 11       		.uleb128 0x11
 3026 0002 01       		.byte	0x1
 3027 0003 25       		.uleb128 0x25
 3028 0004 0E       		.uleb128 0xe
 3029 0005 13       		.uleb128 0x13
 3030 0006 0B       		.uleb128 0xb
 3031 0007 03       		.uleb128 0x3
 3032 0008 0E       		.uleb128 0xe
 3033 0009 1B       		.uleb128 0x1b
 3034 000a 0E       		.uleb128 0xe
 3035 000b 55       		.uleb128 0x55
 3036 000c 17       		.uleb128 0x17
 3037 000d 11       		.uleb128 0x11
 3038 000e 01       		.uleb128 0x1
 3039 000f 10       		.uleb128 0x10
 3040 0010 17       		.uleb128 0x17
 3041 0011 00       		.byte	0
 3042 0012 00       		.byte	0
 3043 0013 02       		.uleb128 0x2
 3044 0014 24       		.uleb128 0x24
 3045 0015 00       		.byte	0
 3046 0016 0B       		.uleb128 0xb
 3047 0017 0B       		.uleb128 0xb
 3048 0018 3E       		.uleb128 0x3e
 3049 0019 0B       		.uleb128 0xb
 3050 001a 03       		.uleb128 0x3
 3051 001b 0E       		.uleb128 0xe
 3052 001c 00       		.byte	0
 3053 001d 00       		.byte	0
 3054 001e 03       		.uleb128 0x3
 3055 001f 24       		.uleb128 0x24
 3056 0020 00       		.byte	0
 3057 0021 0B       		.uleb128 0xb
 3058 0022 0B       		.uleb128 0xb
 3059 0023 3E       		.uleb128 0x3e
 3060 0024 0B       		.uleb128 0xb
 3061 0025 03       		.uleb128 0x3
 3062 0026 08       		.uleb128 0x8
 3063 0027 00       		.byte	0
 3064 0028 00       		.byte	0
 3065 0029 04       		.uleb128 0x4
 3066 002a 16       		.uleb128 0x16
 3067 002b 00       		.byte	0
 3068 002c 03       		.uleb128 0x3
 3069 002d 0E       		.uleb128 0xe
 3070 002e 3A       		.uleb128 0x3a
 3071 002f 0B       		.uleb128 0xb
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 94


 3072 0030 3B       		.uleb128 0x3b
 3073 0031 0B       		.uleb128 0xb
 3074 0032 49       		.uleb128 0x49
 3075 0033 13       		.uleb128 0x13
 3076 0034 00       		.byte	0
 3077 0035 00       		.byte	0
 3078 0036 05       		.uleb128 0x5
 3079 0037 16       		.uleb128 0x16
 3080 0038 00       		.byte	0
 3081 0039 03       		.uleb128 0x3
 3082 003a 0E       		.uleb128 0xe
 3083 003b 3A       		.uleb128 0x3a
 3084 003c 0B       		.uleb128 0xb
 3085 003d 3B       		.uleb128 0x3b
 3086 003e 05       		.uleb128 0x5
 3087 003f 49       		.uleb128 0x49
 3088 0040 13       		.uleb128 0x13
 3089 0041 00       		.byte	0
 3090 0042 00       		.byte	0
 3091 0043 06       		.uleb128 0x6
 3092 0044 35       		.uleb128 0x35
 3093 0045 00       		.byte	0
 3094 0046 49       		.uleb128 0x49
 3095 0047 13       		.uleb128 0x13
 3096 0048 00       		.byte	0
 3097 0049 00       		.byte	0
 3098 004a 07       		.uleb128 0x7
 3099 004b 13       		.uleb128 0x13
 3100 004c 01       		.byte	0x1
 3101 004d 03       		.uleb128 0x3
 3102 004e 0E       		.uleb128 0xe
 3103 004f 0B       		.uleb128 0xb
 3104 0050 0B       		.uleb128 0xb
 3105 0051 3A       		.uleb128 0x3a
 3106 0052 0B       		.uleb128 0xb
 3107 0053 3B       		.uleb128 0x3b
 3108 0054 0B       		.uleb128 0xb
 3109 0055 01       		.uleb128 0x1
 3110 0056 13       		.uleb128 0x13
 3111 0057 00       		.byte	0
 3112 0058 00       		.byte	0
 3113 0059 08       		.uleb128 0x8
 3114 005a 0D       		.uleb128 0xd
 3115 005b 00       		.byte	0
 3116 005c 03       		.uleb128 0x3
 3117 005d 0E       		.uleb128 0xe
 3118 005e 3A       		.uleb128 0x3a
 3119 005f 0B       		.uleb128 0xb
 3120 0060 3B       		.uleb128 0x3b
 3121 0061 0B       		.uleb128 0xb
 3122 0062 49       		.uleb128 0x49
 3123 0063 13       		.uleb128 0x13
 3124 0064 38       		.uleb128 0x38
 3125 0065 0B       		.uleb128 0xb
 3126 0066 00       		.byte	0
 3127 0067 00       		.byte	0
 3128 0068 09       		.uleb128 0x9
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 95


 3129 0069 0D       		.uleb128 0xd
 3130 006a 00       		.byte	0
 3131 006b 03       		.uleb128 0x3
 3132 006c 0E       		.uleb128 0xe
 3133 006d 3A       		.uleb128 0x3a
 3134 006e 0B       		.uleb128 0xb
 3135 006f 3B       		.uleb128 0x3b
 3136 0070 05       		.uleb128 0x5
 3137 0071 49       		.uleb128 0x49
 3138 0072 13       		.uleb128 0x13
 3139 0073 38       		.uleb128 0x38
 3140 0074 0B       		.uleb128 0xb
 3141 0075 00       		.byte	0
 3142 0076 00       		.byte	0
 3143 0077 0A       		.uleb128 0xa
 3144 0078 13       		.uleb128 0x13
 3145 0079 01       		.byte	0x1
 3146 007a 03       		.uleb128 0x3
 3147 007b 0E       		.uleb128 0xe
 3148 007c 0B       		.uleb128 0xb
 3149 007d 0B       		.uleb128 0xb
 3150 007e 3A       		.uleb128 0x3a
 3151 007f 0B       		.uleb128 0xb
 3152 0080 3B       		.uleb128 0x3b
 3153 0081 05       		.uleb128 0x5
 3154 0082 01       		.uleb128 0x1
 3155 0083 13       		.uleb128 0x13
 3156 0084 00       		.byte	0
 3157 0085 00       		.byte	0
 3158 0086 0B       		.uleb128 0xb
 3159 0087 01       		.uleb128 0x1
 3160 0088 01       		.byte	0x1
 3161 0089 49       		.uleb128 0x49
 3162 008a 13       		.uleb128 0x13
 3163 008b 01       		.uleb128 0x1
 3164 008c 13       		.uleb128 0x13
 3165 008d 00       		.byte	0
 3166 008e 00       		.byte	0
 3167 008f 0C       		.uleb128 0xc
 3168 0090 21       		.uleb128 0x21
 3169 0091 00       		.byte	0
 3170 0092 49       		.uleb128 0x49
 3171 0093 13       		.uleb128 0x13
 3172 0094 2F       		.uleb128 0x2f
 3173 0095 0B       		.uleb128 0xb
 3174 0096 00       		.byte	0
 3175 0097 00       		.byte	0
 3176 0098 0D       		.uleb128 0xd
 3177 0099 2E       		.uleb128 0x2e
 3178 009a 00       		.byte	0
 3179 009b 03       		.uleb128 0x3
 3180 009c 0E       		.uleb128 0xe
 3181 009d 3A       		.uleb128 0x3a
 3182 009e 0B       		.uleb128 0xb
 3183 009f 3B       		.uleb128 0x3b
 3184 00a0 05       		.uleb128 0x5
 3185 00a1 27       		.uleb128 0x27
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 96


 3186 00a2 19       		.uleb128 0x19
 3187 00a3 11       		.uleb128 0x11
 3188 00a4 01       		.uleb128 0x1
 3189 00a5 12       		.uleb128 0x12
 3190 00a6 06       		.uleb128 0x6
 3191 00a7 40       		.uleb128 0x40
 3192 00a8 18       		.uleb128 0x18
 3193 00a9 9742     		.uleb128 0x2117
 3194 00ab 19       		.uleb128 0x19
 3195 00ac 00       		.byte	0
 3196 00ad 00       		.byte	0
 3197 00ae 0E       		.uleb128 0xe
 3198 00af 2E       		.uleb128 0x2e
 3199 00b0 01       		.byte	0x1
 3200 00b1 3F       		.uleb128 0x3f
 3201 00b2 19       		.uleb128 0x19
 3202 00b3 03       		.uleb128 0x3
 3203 00b4 0E       		.uleb128 0xe
 3204 00b5 3A       		.uleb128 0x3a
 3205 00b6 0B       		.uleb128 0xb
 3206 00b7 3B       		.uleb128 0x3b
 3207 00b8 0B       		.uleb128 0xb
 3208 00b9 27       		.uleb128 0x27
 3209 00ba 19       		.uleb128 0x19
 3210 00bb 11       		.uleb128 0x11
 3211 00bc 01       		.uleb128 0x1
 3212 00bd 12       		.uleb128 0x12
 3213 00be 06       		.uleb128 0x6
 3214 00bf 40       		.uleb128 0x40
 3215 00c0 18       		.uleb128 0x18
 3216 00c1 9742     		.uleb128 0x2117
 3217 00c3 19       		.uleb128 0x19
 3218 00c4 01       		.uleb128 0x1
 3219 00c5 13       		.uleb128 0x13
 3220 00c6 00       		.byte	0
 3221 00c7 00       		.byte	0
 3222 00c8 0F       		.uleb128 0xf
 3223 00c9 898201   		.uleb128 0x4109
 3224 00cc 01       		.byte	0x1
 3225 00cd 11       		.uleb128 0x11
 3226 00ce 01       		.uleb128 0x1
 3227 00cf 31       		.uleb128 0x31
 3228 00d0 13       		.uleb128 0x13
 3229 00d1 01       		.uleb128 0x1
 3230 00d2 13       		.uleb128 0x13
 3231 00d3 00       		.byte	0
 3232 00d4 00       		.byte	0
 3233 00d5 10       		.uleb128 0x10
 3234 00d6 8A8201   		.uleb128 0x410a
 3235 00d9 00       		.byte	0
 3236 00da 02       		.uleb128 0x2
 3237 00db 18       		.uleb128 0x18
 3238 00dc 9142     		.uleb128 0x2111
 3239 00de 18       		.uleb128 0x18
 3240 00df 00       		.byte	0
 3241 00e0 00       		.byte	0
 3242 00e1 11       		.uleb128 0x11
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 97


 3243 00e2 898201   		.uleb128 0x4109
 3244 00e5 00       		.byte	0
 3245 00e6 11       		.uleb128 0x11
 3246 00e7 01       		.uleb128 0x1
 3247 00e8 31       		.uleb128 0x31
 3248 00e9 13       		.uleb128 0x13
 3249 00ea 00       		.byte	0
 3250 00eb 00       		.byte	0
 3251 00ec 12       		.uleb128 0x12
 3252 00ed 2E       		.uleb128 0x2e
 3253 00ee 01       		.byte	0x1
 3254 00ef 3F       		.uleb128 0x3f
 3255 00f0 19       		.uleb128 0x19
 3256 00f1 03       		.uleb128 0x3
 3257 00f2 0E       		.uleb128 0xe
 3258 00f3 3A       		.uleb128 0x3a
 3259 00f4 0B       		.uleb128 0xb
 3260 00f5 3B       		.uleb128 0x3b
 3261 00f6 05       		.uleb128 0x5
 3262 00f7 27       		.uleb128 0x27
 3263 00f8 19       		.uleb128 0x19
 3264 00f9 11       		.uleb128 0x11
 3265 00fa 01       		.uleb128 0x1
 3266 00fb 12       		.uleb128 0x12
 3267 00fc 06       		.uleb128 0x6
 3268 00fd 40       		.uleb128 0x40
 3269 00fe 18       		.uleb128 0x18
 3270 00ff 9742     		.uleb128 0x2117
 3271 0101 19       		.uleb128 0x19
 3272 0102 01       		.uleb128 0x1
 3273 0103 13       		.uleb128 0x13
 3274 0104 00       		.byte	0
 3275 0105 00       		.byte	0
 3276 0106 13       		.uleb128 0x13
 3277 0107 34       		.uleb128 0x34
 3278 0108 00       		.byte	0
 3279 0109 03       		.uleb128 0x3
 3280 010a 0E       		.uleb128 0xe
 3281 010b 3A       		.uleb128 0x3a
 3282 010c 0B       		.uleb128 0xb
 3283 010d 3B       		.uleb128 0x3b
 3284 010e 05       		.uleb128 0x5
 3285 010f 49       		.uleb128 0x49
 3286 0110 13       		.uleb128 0x13
 3287 0111 1C       		.uleb128 0x1c
 3288 0112 0B       		.uleb128 0xb
 3289 0113 00       		.byte	0
 3290 0114 00       		.byte	0
 3291 0115 14       		.uleb128 0x14
 3292 0116 34       		.uleb128 0x34
 3293 0117 00       		.byte	0
 3294 0118 03       		.uleb128 0x3
 3295 0119 08       		.uleb128 0x8
 3296 011a 3A       		.uleb128 0x3a
 3297 011b 0B       		.uleb128 0xb
 3298 011c 3B       		.uleb128 0x3b
 3299 011d 05       		.uleb128 0x5
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 98


 3300 011e 49       		.uleb128 0x49
 3301 011f 13       		.uleb128 0x13
 3302 0120 02       		.uleb128 0x2
 3303 0121 17       		.uleb128 0x17
 3304 0122 00       		.byte	0
 3305 0123 00       		.byte	0
 3306 0124 15       		.uleb128 0x15
 3307 0125 34       		.uleb128 0x34
 3308 0126 00       		.byte	0
 3309 0127 03       		.uleb128 0x3
 3310 0128 0E       		.uleb128 0xe
 3311 0129 3A       		.uleb128 0x3a
 3312 012a 0B       		.uleb128 0xb
 3313 012b 3B       		.uleb128 0x3b
 3314 012c 05       		.uleb128 0x5
 3315 012d 49       		.uleb128 0x49
 3316 012e 13       		.uleb128 0x13
 3317 012f 02       		.uleb128 0x2
 3318 0130 17       		.uleb128 0x17
 3319 0131 00       		.byte	0
 3320 0132 00       		.byte	0
 3321 0133 16       		.uleb128 0x16
 3322 0134 34       		.uleb128 0x34
 3323 0135 00       		.byte	0
 3324 0136 03       		.uleb128 0x3
 3325 0137 0E       		.uleb128 0xe
 3326 0138 3A       		.uleb128 0x3a
 3327 0139 0B       		.uleb128 0xb
 3328 013a 3B       		.uleb128 0x3b
 3329 013b 05       		.uleb128 0x5
 3330 013c 49       		.uleb128 0x49
 3331 013d 13       		.uleb128 0x13
 3332 013e 02       		.uleb128 0x2
 3333 013f 18       		.uleb128 0x18
 3334 0140 00       		.byte	0
 3335 0141 00       		.byte	0
 3336 0142 17       		.uleb128 0x17
 3337 0143 26       		.uleb128 0x26
 3338 0144 00       		.byte	0
 3339 0145 49       		.uleb128 0x49
 3340 0146 13       		.uleb128 0x13
 3341 0147 00       		.byte	0
 3342 0148 00       		.byte	0
 3343 0149 18       		.uleb128 0x18
 3344 014a 05       		.uleb128 0x5
 3345 014b 00       		.byte	0
 3346 014c 03       		.uleb128 0x3
 3347 014d 0E       		.uleb128 0xe
 3348 014e 3A       		.uleb128 0x3a
 3349 014f 0B       		.uleb128 0xb
 3350 0150 3B       		.uleb128 0x3b
 3351 0151 05       		.uleb128 0x5
 3352 0152 49       		.uleb128 0x49
 3353 0153 13       		.uleb128 0x13
 3354 0154 02       		.uleb128 0x2
 3355 0155 17       		.uleb128 0x17
 3356 0156 00       		.byte	0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 99


 3357 0157 00       		.byte	0
 3358 0158 19       		.uleb128 0x19
 3359 0159 898201   		.uleb128 0x4109
 3360 015c 00       		.byte	0
 3361 015d 11       		.uleb128 0x11
 3362 015e 01       		.uleb128 0x1
 3363 015f 9542     		.uleb128 0x2115
 3364 0161 19       		.uleb128 0x19
 3365 0162 31       		.uleb128 0x31
 3366 0163 13       		.uleb128 0x13
 3367 0164 00       		.byte	0
 3368 0165 00       		.byte	0
 3369 0166 1A       		.uleb128 0x1a
 3370 0167 2E       		.uleb128 0x2e
 3371 0168 00       		.byte	0
 3372 0169 03       		.uleb128 0x3
 3373 016a 0E       		.uleb128 0xe
 3374 016b 3A       		.uleb128 0x3a
 3375 016c 0B       		.uleb128 0xb
 3376 016d 3B       		.uleb128 0x3b
 3377 016e 05       		.uleb128 0x5
 3378 016f 27       		.uleb128 0x27
 3379 0170 19       		.uleb128 0x19
 3380 0171 20       		.uleb128 0x20
 3381 0172 0B       		.uleb128 0xb
 3382 0173 00       		.byte	0
 3383 0174 00       		.byte	0
 3384 0175 1B       		.uleb128 0x1b
 3385 0176 1D       		.uleb128 0x1d
 3386 0177 01       		.byte	0x1
 3387 0178 31       		.uleb128 0x31
 3388 0179 13       		.uleb128 0x13
 3389 017a 52       		.uleb128 0x52
 3390 017b 01       		.uleb128 0x1
 3391 017c 55       		.uleb128 0x55
 3392 017d 17       		.uleb128 0x17
 3393 017e 58       		.uleb128 0x58
 3394 017f 0B       		.uleb128 0xb
 3395 0180 59       		.uleb128 0x59
 3396 0181 05       		.uleb128 0x5
 3397 0182 01       		.uleb128 0x1
 3398 0183 13       		.uleb128 0x13
 3399 0184 00       		.byte	0
 3400 0185 00       		.byte	0
 3401 0186 1C       		.uleb128 0x1c
 3402 0187 1D       		.uleb128 0x1d
 3403 0188 01       		.byte	0x1
 3404 0189 31       		.uleb128 0x31
 3405 018a 13       		.uleb128 0x13
 3406 018b 11       		.uleb128 0x11
 3407 018c 01       		.uleb128 0x1
 3408 018d 12       		.uleb128 0x12
 3409 018e 06       		.uleb128 0x6
 3410 018f 58       		.uleb128 0x58
 3411 0190 0B       		.uleb128 0xb
 3412 0191 59       		.uleb128 0x59
 3413 0192 05       		.uleb128 0x5
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 100


 3414 0193 01       		.uleb128 0x1
 3415 0194 13       		.uleb128 0x13
 3416 0195 00       		.byte	0
 3417 0196 00       		.byte	0
 3418 0197 1D       		.uleb128 0x1d
 3419 0198 2E       		.uleb128 0x2e
 3420 0199 01       		.byte	0x1
 3421 019a 3F       		.uleb128 0x3f
 3422 019b 19       		.uleb128 0x19
 3423 019c 03       		.uleb128 0x3
 3424 019d 0E       		.uleb128 0xe
 3425 019e 3A       		.uleb128 0x3a
 3426 019f 0B       		.uleb128 0xb
 3427 01a0 3B       		.uleb128 0x3b
 3428 01a1 05       		.uleb128 0x5
 3429 01a2 27       		.uleb128 0x27
 3430 01a3 19       		.uleb128 0x19
 3431 01a4 49       		.uleb128 0x49
 3432 01a5 13       		.uleb128 0x13
 3433 01a6 11       		.uleb128 0x11
 3434 01a7 01       		.uleb128 0x1
 3435 01a8 12       		.uleb128 0x12
 3436 01a9 06       		.uleb128 0x6
 3437 01aa 40       		.uleb128 0x40
 3438 01ab 18       		.uleb128 0x18
 3439 01ac 9742     		.uleb128 0x2117
 3440 01ae 19       		.uleb128 0x19
 3441 01af 01       		.uleb128 0x1
 3442 01b0 13       		.uleb128 0x13
 3443 01b1 00       		.byte	0
 3444 01b2 00       		.byte	0
 3445 01b3 1E       		.uleb128 0x1e
 3446 01b4 34       		.uleb128 0x34
 3447 01b5 00       		.byte	0
 3448 01b6 03       		.uleb128 0x3
 3449 01b7 0E       		.uleb128 0xe
 3450 01b8 3A       		.uleb128 0x3a
 3451 01b9 0B       		.uleb128 0xb
 3452 01ba 3B       		.uleb128 0x3b
 3453 01bb 0B       		.uleb128 0xb
 3454 01bc 49       		.uleb128 0x49
 3455 01bd 13       		.uleb128 0x13
 3456 01be 02       		.uleb128 0x2
 3457 01bf 18       		.uleb128 0x18
 3458 01c0 00       		.byte	0
 3459 01c1 00       		.byte	0
 3460 01c2 1F       		.uleb128 0x1f
 3461 01c3 2E       		.uleb128 0x2e
 3462 01c4 01       		.byte	0x1
 3463 01c5 3F       		.uleb128 0x3f
 3464 01c6 19       		.uleb128 0x19
 3465 01c7 03       		.uleb128 0x3
 3466 01c8 0E       		.uleb128 0xe
 3467 01c9 3A       		.uleb128 0x3a
 3468 01ca 0B       		.uleb128 0xb
 3469 01cb 3B       		.uleb128 0x3b
 3470 01cc 0B       		.uleb128 0xb
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 101


 3471 01cd 27       		.uleb128 0x27
 3472 01ce 19       		.uleb128 0x19
 3473 01cf 3C       		.uleb128 0x3c
 3474 01d0 19       		.uleb128 0x19
 3475 01d1 01       		.uleb128 0x1
 3476 01d2 13       		.uleb128 0x13
 3477 01d3 00       		.byte	0
 3478 01d4 00       		.byte	0
 3479 01d5 20       		.uleb128 0x20
 3480 01d6 05       		.uleb128 0x5
 3481 01d7 00       		.byte	0
 3482 01d8 49       		.uleb128 0x49
 3483 01d9 13       		.uleb128 0x13
 3484 01da 00       		.byte	0
 3485 01db 00       		.byte	0
 3486 01dc 21       		.uleb128 0x21
 3487 01dd 2E       		.uleb128 0x2e
 3488 01de 00       		.byte	0
 3489 01df 3F       		.uleb128 0x3f
 3490 01e0 19       		.uleb128 0x19
 3491 01e1 03       		.uleb128 0x3
 3492 01e2 0E       		.uleb128 0xe
 3493 01e3 3A       		.uleb128 0x3a
 3494 01e4 0B       		.uleb128 0xb
 3495 01e5 3B       		.uleb128 0x3b
 3496 01e6 0B       		.uleb128 0xb
 3497 01e7 27       		.uleb128 0x27
 3498 01e8 19       		.uleb128 0x19
 3499 01e9 3C       		.uleb128 0x3c
 3500 01ea 19       		.uleb128 0x19
 3501 01eb 00       		.byte	0
 3502 01ec 00       		.byte	0
 3503 01ed 22       		.uleb128 0x22
 3504 01ee 2E       		.uleb128 0x2e
 3505 01ef 01       		.byte	0x1
 3506 01f0 3F       		.uleb128 0x3f
 3507 01f1 19       		.uleb128 0x19
 3508 01f2 03       		.uleb128 0x3
 3509 01f3 0E       		.uleb128 0xe
 3510 01f4 3A       		.uleb128 0x3a
 3511 01f5 0B       		.uleb128 0xb
 3512 01f6 3B       		.uleb128 0x3b
 3513 01f7 0B       		.uleb128 0xb
 3514 01f8 27       		.uleb128 0x27
 3515 01f9 19       		.uleb128 0x19
 3516 01fa 49       		.uleb128 0x49
 3517 01fb 13       		.uleb128 0x13
 3518 01fc 3C       		.uleb128 0x3c
 3519 01fd 19       		.uleb128 0x19
 3520 01fe 01       		.uleb128 0x1
 3521 01ff 13       		.uleb128 0x13
 3522 0200 00       		.byte	0
 3523 0201 00       		.byte	0
 3524 0202 23       		.uleb128 0x23
 3525 0203 2E       		.uleb128 0x2e
 3526 0204 00       		.byte	0
 3527 0205 3F       		.uleb128 0x3f
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 102


 3528 0206 19       		.uleb128 0x19
 3529 0207 03       		.uleb128 0x3
 3530 0208 0E       		.uleb128 0xe
 3531 0209 3A       		.uleb128 0x3a
 3532 020a 0B       		.uleb128 0xb
 3533 020b 3B       		.uleb128 0x3b
 3534 020c 0B       		.uleb128 0xb
 3535 020d 27       		.uleb128 0x27
 3536 020e 19       		.uleb128 0x19
 3537 020f 49       		.uleb128 0x49
 3538 0210 13       		.uleb128 0x13
 3539 0211 3C       		.uleb128 0x3c
 3540 0212 19       		.uleb128 0x19
 3541 0213 00       		.byte	0
 3542 0214 00       		.byte	0
 3543 0215 00       		.byte	0
 3544              		.section	.debug_loc,"",%progbits
 3545              	.Ldebug_loc0:
 3546              	.LLST0:
 3547 0000 64000000 		.4byte	.LVL17
 3548 0004 66000000 		.4byte	.LVL18
 3549 0008 0200     		.2byte	0x2
 3550 000a 35       		.byte	0x35
 3551 000b 9F       		.byte	0x9f
 3552 000c 66000000 		.4byte	.LVL18
 3553 0010 7E000000 		.4byte	.LVL20
 3554 0014 0100     		.2byte	0x1
 3555 0016 55       		.byte	0x55
 3556 0017 7E000000 		.4byte	.LVL20
 3557 001b 80000000 		.4byte	.LVL21
 3558 001f 0300     		.2byte	0x3
 3559 0021 75       		.byte	0x75
 3560 0022 7F       		.sleb128 -1
 3561 0023 9F       		.byte	0x9f
 3562 0024 80000000 		.4byte	.LVL21
 3563 0028 82000000 		.4byte	.LVL22
 3564 002c 0300     		.2byte	0x3
 3565 002e 75       		.byte	0x75
 3566 002f 00       		.sleb128 0
 3567 0030 9F       		.byte	0x9f
 3568 0031 5A010000 		.4byte	.LVL32
 3569 0035 5C010000 		.4byte	.LVL33
 3570 0039 0300     		.2byte	0x3
 3571 003b 08       		.byte	0x8
 3572 003c AB       		.byte	0xab
 3573 003d 9F       		.byte	0x9f
 3574 003e 5C010000 		.4byte	.LVL33
 3575 0042 70010000 		.4byte	.LVL35
 3576 0046 0100     		.2byte	0x1
 3577 0048 55       		.byte	0x55
 3578 0049 70010000 		.4byte	.LVL35
 3579 004d 72010000 		.4byte	.LVL36
 3580 0051 0300     		.2byte	0x3
 3581 0053 75       		.byte	0x75
 3582 0054 7F       		.sleb128 -1
 3583 0055 9F       		.byte	0x9f
 3584 0056 72010000 		.4byte	.LVL36
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 103


 3585 005a 74010000 		.4byte	.LVL37
 3586 005e 0300     		.2byte	0x3
 3587 0060 75       		.byte	0x75
 3588 0061 00       		.sleb128 0
 3589 0062 9F       		.byte	0x9f
 3590 0063 00000000 		.4byte	0
 3591 0067 00000000 		.4byte	0
 3592              	.LLST1:
 3593 006b AC010000 		.4byte	.LVL41
 3594 006f B0010000 		.4byte	.LVL42
 3595 0073 0500     		.2byte	0x5
 3596 0075 72       		.byte	0x72
 3597 0076 00       		.sleb128 0
 3598 0077 38       		.byte	0x38
 3599 0078 24       		.byte	0x24
 3600 0079 9F       		.byte	0x9f
 3601 007a B0010000 		.4byte	.LVL42
 3602 007e B4010000 		.4byte	.LVL43
 3603 0082 0B00     		.2byte	0xb
 3604 0084 72       		.byte	0x72
 3605 0085 00       		.sleb128 0
 3606 0086 38       		.byte	0x38
 3607 0087 24       		.byte	0x24
 3608 0088 73       		.byte	0x73
 3609 0089 00       		.sleb128 0
 3610 008a 08       		.byte	0x8
 3611 008b FF       		.byte	0xff
 3612 008c 1A       		.byte	0x1a
 3613 008d 21       		.byte	0x21
 3614 008e 9F       		.byte	0x9f
 3615 008f 00000000 		.4byte	0
 3616 0093 00000000 		.4byte	0
 3617              	.LLST2:
 3618 0097 00000000 		.4byte	.LVL45
 3619 009b 0A000000 		.4byte	.LVL46
 3620 009f 0100     		.2byte	0x1
 3621 00a1 50       		.byte	0x50
 3622 00a2 0A000000 		.4byte	.LVL46
 3623 00a6 60000000 		.4byte	.LFE2
 3624 00aa 0400     		.2byte	0x4
 3625 00ac F3       		.byte	0xf3
 3626 00ad 01       		.uleb128 0x1
 3627 00ae 50       		.byte	0x50
 3628 00af 9F       		.byte	0x9f
 3629 00b0 00000000 		.4byte	0
 3630 00b4 00000000 		.4byte	0
 3631              	.LLST3:
 3632 00b8 00000000 		.4byte	.LVL45
 3633 00bc 22000000 		.4byte	.LVL47
 3634 00c0 0100     		.2byte	0x1
 3635 00c2 51       		.byte	0x51
 3636 00c3 22000000 		.4byte	.LVL47
 3637 00c7 60000000 		.4byte	.LFE2
 3638 00cb 0400     		.2byte	0x4
 3639 00cd F3       		.byte	0xf3
 3640 00ce 01       		.uleb128 0x1
 3641 00cf 51       		.byte	0x51
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 104


 3642 00d0 9F       		.byte	0x9f
 3643 00d1 00000000 		.4byte	0
 3644 00d5 00000000 		.4byte	0
 3645              	.LLST4:
 3646 00d9 00000000 		.4byte	.LVL48
 3647 00dd 09000000 		.4byte	.LVL49-1
 3648 00e1 0100     		.2byte	0x1
 3649 00e3 50       		.byte	0x50
 3650 00e4 09000000 		.4byte	.LVL49-1
 3651 00e8 E8000000 		.4byte	.LFE3
 3652 00ec 0400     		.2byte	0x4
 3653 00ee F3       		.byte	0xf3
 3654 00ef 01       		.uleb128 0x1
 3655 00f0 50       		.byte	0x50
 3656 00f1 9F       		.byte	0x9f
 3657 00f2 00000000 		.4byte	0
 3658 00f6 00000000 		.4byte	0
 3659              	.LLST5:
 3660 00fa 00000000 		.4byte	.LVL48
 3661 00fe 09000000 		.4byte	.LVL49-1
 3662 0102 0100     		.2byte	0x1
 3663 0104 51       		.byte	0x51
 3664 0105 09000000 		.4byte	.LVL49-1
 3665 0109 E8000000 		.4byte	.LFE3
 3666 010d 0400     		.2byte	0x4
 3667 010f F3       		.byte	0xf3
 3668 0110 01       		.uleb128 0x1
 3669 0111 51       		.byte	0x51
 3670 0112 9F       		.byte	0x9f
 3671 0113 00000000 		.4byte	0
 3672 0117 00000000 		.4byte	0
 3673              	.LLST6:
 3674 011b 0E000000 		.4byte	.LVL50
 3675 011f 2B000000 		.4byte	.LVL51-1
 3676 0123 0100     		.2byte	0x1
 3677 0125 50       		.byte	0x50
 3678 0126 2B000000 		.4byte	.LVL51-1
 3679 012a C2000000 		.4byte	.LVL53
 3680 012e 0100     		.2byte	0x1
 3681 0130 57       		.byte	0x57
 3682 0131 C2000000 		.4byte	.LVL53
 3683 0135 C9000000 		.4byte	.LVL54-1
 3684 0139 0100     		.2byte	0x1
 3685 013b 50       		.byte	0x50
 3686 013c 00000000 		.4byte	0
 3687 0140 00000000 		.4byte	0
 3688              	.LLST7:
 3689 0144 0C000000 		.4byte	.LVL56
 3690 0148 1E000000 		.4byte	.LVL57
 3691 014c 0200     		.2byte	0x2
 3692 014e 7D       		.byte	0x7d
 3693 014f 04       		.sleb128 4
 3694 0150 00000000 		.4byte	0
 3695 0154 00000000 		.4byte	0
 3696              	.LLST8:
 3697 0158 00000000 		.4byte	.LVL71
 3698 015c 07000000 		.4byte	.LVL72-1
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 105


 3699 0160 0100     		.2byte	0x1
 3700 0162 50       		.byte	0x50
 3701 0163 07000000 		.4byte	.LVL72-1
 3702 0167 2C000000 		.4byte	.LFE5
 3703 016b 0400     		.2byte	0x4
 3704 016d F3       		.byte	0xf3
 3705 016e 01       		.uleb128 0x1
 3706 016f 50       		.byte	0x50
 3707 0170 9F       		.byte	0x9f
 3708 0171 00000000 		.4byte	0
 3709 0175 00000000 		.4byte	0
 3710              	.LLST9:
 3711 0179 08000000 		.4byte	.LVL72
 3712 017d 1F000000 		.4byte	.LVL74-1
 3713 0181 0100     		.2byte	0x1
 3714 0183 50       		.byte	0x50
 3715 0184 00000000 		.4byte	0
 3716 0188 00000000 		.4byte	0
 3717              	.LLST10:
 3718 018c 14000000 		.4byte	.LVL73
 3719 0190 24000000 		.4byte	.LVL75
 3720 0194 0100     		.2byte	0x1
 3721 0196 54       		.byte	0x54
 3722 0197 24000000 		.4byte	.LVL75
 3723 019b 2C000000 		.4byte	.LFE5
 3724 019f 0100     		.2byte	0x1
 3725 01a1 50       		.byte	0x50
 3726 01a2 00000000 		.4byte	0
 3727 01a6 00000000 		.4byte	0
 3728              	.LLST11:
 3729 01aa 00000000 		.4byte	.LVL76
 3730 01ae 11000000 		.4byte	.LVL77-1
 3731 01b2 0100     		.2byte	0x1
 3732 01b4 50       		.byte	0x50
 3733 01b5 11000000 		.4byte	.LVL77-1
 3734 01b9 50000000 		.4byte	.LFE8
 3735 01bd 0400     		.2byte	0x4
 3736 01bf F3       		.byte	0xf3
 3737 01c0 01       		.uleb128 0x1
 3738 01c1 50       		.byte	0x50
 3739 01c2 9F       		.byte	0x9f
 3740 01c3 00000000 		.4byte	0
 3741 01c7 00000000 		.4byte	0
 3742              	.LLST12:
 3743 01cb 00000000 		.4byte	.LVL79
 3744 01cf 11000000 		.4byte	.LVL80-1
 3745 01d3 0100     		.2byte	0x1
 3746 01d5 50       		.byte	0x50
 3747 01d6 11000000 		.4byte	.LVL80-1
 3748 01da 50000000 		.4byte	.LFE10
 3749 01de 0400     		.2byte	0x4
 3750 01e0 F3       		.byte	0xf3
 3751 01e1 01       		.uleb128 0x1
 3752 01e2 50       		.byte	0x50
 3753 01e3 9F       		.byte	0x9f
 3754 01e4 00000000 		.4byte	0
 3755 01e8 00000000 		.4byte	0
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 106


 3756              		.section	.debug_aranges,"",%progbits
 3757 0000 6C000000 		.4byte	0x6c
 3758 0004 0200     		.2byte	0x2
 3759 0006 00000000 		.4byte	.Ldebug_info0
 3760 000a 04       		.byte	0x4
 3761 000b 00       		.byte	0
 3762 000c 0000     		.2byte	0
 3763 000e 0000     		.2byte	0
 3764 0010 00000000 		.4byte	.LFB11
 3765 0014 60010000 		.4byte	.LFE11-.LFB11
 3766 0018 00000000 		.4byte	.LFB12
 3767 001c BC000000 		.4byte	.LFE12-.LFB12
 3768 0020 00000000 		.4byte	.LFB0
 3769 0024 E0010000 		.4byte	.LFE0-.LFB0
 3770 0028 00000000 		.4byte	.LFB1
 3771 002c 0C020000 		.4byte	.LFE1-.LFB1
 3772 0030 00000000 		.4byte	.LFB2
 3773 0034 60000000 		.4byte	.LFE2-.LFB2
 3774 0038 00000000 		.4byte	.LFB3
 3775 003c E8000000 		.4byte	.LFE3-.LFB3
 3776 0040 00000000 		.4byte	.LFB4
 3777 0044 4C020000 		.4byte	.LFE4-.LFB4
 3778 0048 00000000 		.4byte	.LFB5
 3779 004c 2C000000 		.4byte	.LFE5-.LFB5
 3780 0050 00000000 		.4byte	.LFB8
 3781 0054 50000000 		.4byte	.LFE8-.LFB8
 3782 0058 00000000 		.4byte	.LFB9
 3783 005c 2C000000 		.4byte	.LFE9-.LFB9
 3784 0060 00000000 		.4byte	.LFB10
 3785 0064 50000000 		.4byte	.LFE10-.LFB10
 3786 0068 00000000 		.4byte	0
 3787 006c 00000000 		.4byte	0
 3788              		.section	.debug_ranges,"",%progbits
 3789              	.Ldebug_ranges0:
 3790 0000 1E000000 		.4byte	.LBB10
 3791 0004 FE000000 		.4byte	.LBE10
 3792 0008 02010000 		.4byte	.LBB16
 3793 000c 10010000 		.4byte	.LBE16
 3794 0010 2A010000 		.4byte	.LBB17
 3795 0014 2C010000 		.4byte	.LBE17
 3796 0018 00000000 		.4byte	0
 3797 001c 00000000 		.4byte	0
 3798 0020 00000000 		.4byte	.LFB11
 3799 0024 60010000 		.4byte	.LFE11
 3800 0028 00000000 		.4byte	.LFB12
 3801 002c BC000000 		.4byte	.LFE12
 3802 0030 00000000 		.4byte	.LFB0
 3803 0034 E0010000 		.4byte	.LFE0
 3804 0038 00000000 		.4byte	.LFB1
 3805 003c 0C020000 		.4byte	.LFE1
 3806 0040 00000000 		.4byte	.LFB2
 3807 0044 60000000 		.4byte	.LFE2
 3808 0048 00000000 		.4byte	.LFB3
 3809 004c E8000000 		.4byte	.LFE3
 3810 0050 00000000 		.4byte	.LFB4
 3811 0054 4C020000 		.4byte	.LFE4
 3812 0058 00000000 		.4byte	.LFB5
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 107


 3813 005c 2C000000 		.4byte	.LFE5
 3814 0060 00000000 		.4byte	.LFB8
 3815 0064 50000000 		.4byte	.LFE8
 3816 0068 00000000 		.4byte	.LFB9
 3817 006c 2C000000 		.4byte	.LFE9
 3818 0070 00000000 		.4byte	.LFB10
 3819 0074 50000000 		.4byte	.LFE10
 3820 0078 00000000 		.4byte	0
 3821 007c 00000000 		.4byte	0
 3822              		.section	.debug_line,"",%progbits
 3823              	.Ldebug_line0:
 3824 0000 76030000 		.section	.debug_str,"MS",%progbits,1
 3824      02006500 
 3824      00000201 
 3824      FB0E0D00 
 3824      01010101 
 3825              	.LASF103:
 3826 0000 43795664 		.ascii	"CyVdLvAnalogDisable\000"
 3826      4C76416E 
 3826      616C6F67 
 3826      44697361 
 3826      626C6500 
 3827              	.LASF10:
 3828 0014 75696E74 		.ascii	"uint16\000"
 3828      313600
 3829              	.LASF88:
 3830 001b 4379494D 		.ascii	"CyIMO_Start\000"
 3830      4F5F5374 
 3830      61727400 
 3831              	.LASF58:
 3832 0027 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 3832      48696253 
 3832      6C705265 
 3832      73746F72 
 3832      6500
 3833              	.LASF43:
 3834 0039 77616B65 		.ascii	"wakeupTrim0\000"
 3834      75705472 
 3834      696D3000 
 3835              	.LASF44:
 3836 0045 77616B65 		.ascii	"wakeupTrim1\000"
 3836      75705472 
 3836      696D3100 
 3837              	.LASF20:
 3838 0051 6D617374 		.ascii	"masterClkSrc\000"
 3838      6572436C 
 3838      6B537263 
 3838      00
 3839              	.LASF56:
 3840 005e 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3840      4D5F4241 
 3840      434B5550 
 3840      5F535452 
 3840      55435400 
 3841              	.LASF111:
 3842 0072 43795854 		.ascii	"CyXTAL_32KHZ_Start\000"
 3842      414C5F33 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 108


 3842      324B485A 
 3842      5F537461 
 3842      727400
 3843              	.LASF28:
 3844 0085 636C6B53 		.ascii	"clkSyncDiv\000"
 3844      796E6344 
 3844      697600
 3845              	.LASF60:
 3846 0090 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3846      52657374 
 3846      6F726543 
 3846      6C6F636B 
 3846      7300
 3847              	.LASF7:
 3848 00a2 6C6F6E67 		.ascii	"long long unsigned int\000"
 3848      206C6F6E 
 3848      6720756E 
 3848      7369676E 
 3848      65642069 
 3849              	.LASF70:
 3850 00b9 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3850      4876694C 
 3850      76695361 
 3850      76654469 
 3850      7361626C 
 3851              	.LASF76:
 3852 00cf 746D7053 		.ascii	"tmpStatus\000"
 3852      74617475 
 3852      7300
 3853              	.LASF49:
 3854 00d9 6C766961 		.ascii	"lviaTrip\000"
 3854      54726970 
 3854      00
 3855              	.LASF22:
 3856 00e2 696D6F55 		.ascii	"imoUsbClk\000"
 3856      7362436C 
 3856      6B00
 3857              	.LASF80:
 3858 00ec 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3858      46747753 
 3858      6574496E 
 3858      74657276 
 3858      616C00
 3859              	.LASF50:
 3860 00ff 68766961 		.ascii	"hviaEn\000"
 3860      456E00
 3861              	.LASF106:
 3862 0106 43795664 		.ascii	"CyVdLvDigitEnable\000"
 3862      4C764469 
 3862      67697445 
 3862      6E61626C 
 3862      6500
 3863              	.LASF36:
 3864 0118 696C6F50 		.ascii	"iloPowerMode\000"
 3864      6F776572 
 3864      4D6F6465 
 3864      00
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 109


 3865              	.LASF6:
 3866 0125 6C6F6E67 		.ascii	"long long int\000"
 3866      206C6F6E 
 3866      6720696E 
 3866      7400
 3867              	.LASF0:
 3868 0133 7369676E 		.ascii	"signed char\000"
 3868      65642063 
 3868      68617200 
 3869              	.LASF29:
 3870 013f 636C6B42 		.ascii	"clkBusDiv\000"
 3870      75734469 
 3870      7600
 3871              	.LASF68:
 3872 0149 696E7465 		.ascii	"interruptState\000"
 3872      72727570 
 3872      74537461 
 3872      746500
 3873              	.LASF109:
 3874 0158 4379494C 		.ascii	"CyILO_Start1K\000"
 3874      4F5F5374 
 3874      61727431 
 3874      4B00
 3875              	.LASF27:
 3876 0166 696D6F32 		.ascii	"imo2x\000"
 3876      7800
 3877              	.LASF4:
 3878 016c 6C6F6E67 		.ascii	"long int\000"
 3878      20696E74 
 3878      00
 3879              	.LASF72:
 3880 0175 4379506D 		.ascii	"CyPmHviLviRestore\000"
 3880      4876694C 
 3880      76695265 
 3880      73746F72 
 3880      6500
 3881              	.LASF9:
 3882 0187 75696E74 		.ascii	"uint8\000"
 3882      3800
 3883              	.LASF99:
 3884 018d 4379504C 		.ascii	"CyPLL_OUT_Start\000"
 3884      4C5F4F55 
 3884      545F5374 
 3884      61727400 
 3885              	.LASF89:
 3886 019d 43794465 		.ascii	"CyDelayUs\000"
 3886      6C617955 
 3886      7300
 3887              	.LASF13:
 3888 01a7 646F7562 		.ascii	"double\000"
 3888      6C6500
 3889              	.LASF113:
 3890 01ae 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\cyPm.c\000"
 3890      6E657261 
 3890      7465645F 
 3890      536F7572 
 3890      63655C50 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 110


 3891              	.LASF11:
 3892 01ce 75696E74 		.ascii	"uint32\000"
 3892      333200
 3893              	.LASF31:
 3894 01d5 786D687A 		.ascii	"xmhzEnableState\000"
 3894      456E6162 
 3894      6C655374 
 3894      61746500 
 3895              	.LASF71:
 3896 01e5 4379506D 		.ascii	"CyPmHibRestore\000"
 3896      48696252 
 3896      6573746F 
 3896      726500
 3897              	.LASF74:
 3898 01f4 6D61736B 		.ascii	"mask\000"
 3898      00
 3899              	.LASF53:
 3900 01f9 696D6F41 		.ascii	"imoActFreq\000"
 3900      63744672 
 3900      657100
 3901              	.LASF8:
 3902 0204 756E7369 		.ascii	"unsigned int\000"
 3902      676E6564 
 3902      20696E74 
 3902      00
 3903              	.LASF45:
 3904 0211 73636374 		.ascii	"scctData\000"
 3904      44617461 
 3904      00
 3905              	.LASF90:
 3906 021a 4379494D 		.ascii	"CyIMO_SetSource\000"
 3906      4F5F5365 
 3906      74536F75 
 3906      72636500 
 3907              	.LASF21:
 3908 022a 696D6F46 		.ascii	"imoFreq\000"
 3908      72657100 
 3909              	.LASF5:
 3910 0232 6C6F6E67 		.ascii	"long unsigned int\000"
 3910      20756E73 
 3910      69676E65 
 3910      6420696E 
 3910      7400
 3911              	.LASF46:
 3912 0244 6C766964 		.ascii	"lvidEn\000"
 3912      456E00
 3913              	.LASF34:
 3914 024b 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 3914      436C6F63 
 3914      6B426163 
 3914      6B757053 
 3914      74727563 
 3915              	.LASF116:
 3916 0261 4379456E 		.ascii	"CyEnterCriticalSection\000"
 3916      74657243 
 3916      72697469 
 3916      63616C53 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 111


 3916      65637469 
 3917              	.LASF35:
 3918 0278 6379506D 		.ascii	"cyPmBackupStruct\000"
 3918      4261636B 
 3918      75705374 
 3918      72756374 
 3918      00
 3919              	.LASF105:
 3920 0289 4379494C 		.ascii	"CyILO_SetPowerMode\000"
 3920      4F5F5365 
 3920      74506F77 
 3920      65724D6F 
 3920      646500
 3921              	.LASF100:
 3922 029c 4379494D 		.ascii	"CyIMO_Stop\000"
 3922      4F5F5374 
 3922      6F7000
 3923              	.LASF33:
 3924 02a7 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 3924      4D5F434C 
 3924      4F434B5F 
 3924      4241434B 
 3924      55505F53 
 3925              	.LASF3:
 3926 02c1 73686F72 		.ascii	"short unsigned int\000"
 3926      7420756E 
 3926      7369676E 
 3926      65642069 
 3926      6E7400
 3927              	.LASF78:
 3928 02d4 63747749 		.ascii	"ctwInterval\000"
 3928      6E746572 
 3928      76616C00 
 3929              	.LASF104:
 3930 02e0 43795664 		.ascii	"CyVdHvAnalogDisable\000"
 3930      4876416E 
 3930      616C6F67 
 3930      44697361 
 3930      626C6500 
 3931              	.LASF86:
 3932 02f4 43794D61 		.ascii	"CyMasterClk_SetSource\000"
 3932      73746572 
 3932      436C6B5F 
 3932      53657453 
 3932      6F757263 
 3933              	.LASF40:
 3934 030a 77616B65 		.ascii	"wakeupCfg0\000"
 3934      75704366 
 3934      673000
 3935              	.LASF41:
 3936 0315 77616B65 		.ascii	"wakeupCfg1\000"
 3936      75704366 
 3936      673100
 3937              	.LASF42:
 3938 0320 77616B65 		.ascii	"wakeupCfg2\000"
 3938      75704366 
 3938      673200
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 112


 3939              	.LASF62:
 3940 032b 636C6B42 		.ascii	"clkBusDivTmp\000"
 3940      75734469 
 3940      76546D70 
 3940      00
 3941              	.LASF55:
 3942 0338 626F6F73 		.ascii	"boostRefExt\000"
 3942      74526566 
 3942      45787400 
 3943              	.LASF26:
 3944 0344 636C6B49 		.ascii	"clkImoSrc\000"
 3944      6D6F5372 
 3944      6300
 3945              	.LASF59:
 3946 034e 4379506D 		.ascii	"CyPmSaveClocks\000"
 3946      53617665 
 3946      436C6F63 
 3946      6B7300
 3947              	.LASF98:
 3948 035d 43795854 		.ascii	"CyXTAL_Start\000"
 3948      414C5F53 
 3948      74617274 
 3948      00
 3949              	.LASF39:
 3950 036a 736C7054 		.ascii	"slpTrBypass\000"
 3950      72427970 
 3950      61737300 
 3951              	.LASF17:
 3952 0376 73697A65 		.ascii	"sizetype\000"
 3952      74797065 
 3952      00
 3953              	.LASF63:
 3954 037f 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 3954      496D6F46 
 3954      7265714D 
 3954      687A3252 
 3954      656700
 3955              	.LASF18:
 3956 0392 656E436C 		.ascii	"enClkA\000"
 3956      6B4100
 3957              	.LASF19:
 3958 0399 656E436C 		.ascii	"enClkD\000"
 3958      6B4400
 3959              	.LASF110:
 3960 03a0 4379494C 		.ascii	"CyILO_Start100K\000"
 3960      4F5F5374 
 3960      61727431 
 3960      30304B00 
 3961              	.LASF66:
 3962 03b0 77616B65 		.ascii	"wakeupSource\000"
 3962      7570536F 
 3962      75726365 
 3962      00
 3963              	.LASF114:
 3964 03bd 443A5C45 		.ascii	"D:\\Eih3Cloud\\Projet Programme\\Module HF\\5\\Modu"
 3964      69683343 
 3964      6C6F7564 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 113


 3964      5C50726F 
 3964      6A657420 
 3965 03eb 6C652048 		.ascii	"le HF.cydsn\000"
 3965      462E6379 
 3965      64736E00 
 3966              	.LASF91:
 3967 03f7 4379504C 		.ascii	"CyPLL_OUT_Stop\000"
 3967      4C5F4F55 
 3967      545F5374 
 3967      6F7000
 3968              	.LASF93:
 3969 0406 43794D61 		.ascii	"CyMasterClk_SetDivider\000"
 3969      73746572 
 3969      436C6B5F 
 3969      53657444 
 3969      69766964 
 3970              	.LASF25:
 3971 041d 696D6F43 		.ascii	"imoClkSrc\000"
 3971      6C6B5372 
 3971      6300
 3972              	.LASF12:
 3973 0427 666C6F61 		.ascii	"float\000"
 3973      7400
 3974              	.LASF101:
 3975 042d 43794578 		.ascii	"CyExitCriticalSection\000"
 3975      69744372 
 3975      69746963 
 3975      616C5365 
 3975      6374696F 
 3976              	.LASF67:
 3977 0443 4379506D 		.ascii	"CyPmSleep\000"
 3977      536C6565 
 3977      7000
 3978              	.LASF51:
 3979 044d 6C766964 		.ascii	"lvidRst\000"
 3979      52737400 
 3980              	.LASF64:
 3981 0455 4379506D 		.ascii	"CyPmAltAct\000"
 3981      416C7441 
 3981      637400
 3982              	.LASF96:
 3983 0460 43794465 		.ascii	"CyDelayCycles\000"
 3983      6C617943 
 3983      79636C65 
 3983      7300
 3984              	.LASF16:
 3985 046e 72656738 		.ascii	"reg8\000"
 3985      00
 3986              	.LASF79:
 3987 0473 4379506D 		.ascii	"CyPmOppsSet\000"
 3987      4F707073 
 3987      53657400 
 3988              	.LASF1:
 3989 047f 756E7369 		.ascii	"unsigned char\000"
 3989      676E6564 
 3989      20636861 
 3989      7200
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 114


 3990              	.LASF83:
 3991 048d 6379506D 		.ascii	"cyPmClockBackup\000"
 3991      436C6F63 
 3991      6B426163 
 3991      6B757000 
 3992              	.LASF30:
 3993 049d 706C6C45 		.ascii	"pllEnableState\000"
 3993      6E61626C 
 3993      65537461 
 3993      746500
 3994              	.LASF37:
 3995 04ac 696C6F31 		.ascii	"ilo1kEnable\000"
 3995      6B456E61 
 3995      626C6500 
 3996              	.LASF2:
 3997 04b8 73686F72 		.ascii	"short int\000"
 3997      7420696E 
 3997      7400
 3998              	.LASF57:
 3999 04c2 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 3999      48696253 
 3999      6C705361 
 3999      76655365 
 3999      7400
 4000              	.LASF38:
 4001 04d4 696C6F31 		.ascii	"ilo100kEnable\000"
 4001      30306B45 
 4001      6E61626C 
 4001      6500
 4002              	.LASF112:
 4003 04e2 474E5520 		.ascii	"GNU C 4.8.4 20140526 (release) [ARM/embedded-4_8-br"
 4003      4320342E 
 4003      382E3420 
 4003      32303134 
 4003      30353236 
 4004 0515 616E6368 		.ascii	"anch revision 211358] -mcpu=cortex-m3 -mthumb -g -O"
 4004      20726576 
 4004      6973696F 
 4004      6E203231 
 4004      31333538 
 4005 0548 73202D66 		.ascii	"s -ffunction-sections\000"
 4005      66756E63 
 4005      74696F6E 
 4005      2D736563 
 4005      74696F6E 
 4006              	.LASF14:
 4007 055e 63686172 		.ascii	"char\000"
 4007      00
 4008              	.LASF92:
 4009 0563 4379494D 		.ascii	"CyIMO_DisableDoubler\000"
 4009      4F5F4469 
 4009      7361626C 
 4009      65446F75 
 4009      626C6572 
 4010              	.LASF102:
 4011 0578 43795664 		.ascii	"CyVdLvDigitDisable\000"
 4011      4C764469 
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 115


 4011      67697444 
 4011      69736162 
 4011      6C6500
 4012              	.LASF54:
 4013 058b 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4013      63744672 
 4013      65713132 
 4013      4D687A00 
 4014              	.LASF73:
 4015 059b 4379506D 		.ascii	"CyPmHibernate\000"
 4015      48696265 
 4015      726E6174 
 4015      6500
 4016              	.LASF85:
 4017 05a9 4379466C 		.ascii	"CyFlash_SetWaitCycles\000"
 4017      6173685F 
 4017      53657457 
 4017      61697443 
 4017      79636C65 
 4018              	.LASF81:
 4019 05bf 66747749 		.ascii	"ftwInterval\000"
 4019      6E746572 
 4019      76616C00 
 4020              	.LASF84:
 4021 05cb 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4021      496D6F46 
 4021      72657152 
 4021      6567324D 
 4021      687A00
 4022              	.LASF115:
 4023 05de 4379506D 		.ascii	"CyPmReadStatus\000"
 4023      52656164 
 4023      53746174 
 4023      757300
 4024              	.LASF94:
 4025 05ed 43794275 		.ascii	"CyBusClk_SetDivider\000"
 4025      73436C6B 
 4025      5F536574 
 4025      44697669 
 4025      64657200 
 4026              	.LASF32:
 4027 0601 636C6B44 		.ascii	"clkDistDelay\000"
 4027      69737444 
 4027      656C6179 
 4027      00
 4028              	.LASF77:
 4029 060e 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4029      43747753 
 4029      6574496E 
 4029      74657276 
 4029      616C00
 4030              	.LASF61:
 4031 0621 73746174 		.ascii	"status\000"
 4031      757300
 4032              	.LASF48:
 4033 0628 6C766961 		.ascii	"lviaEn\000"
 4033      456E00
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 116


 4034              	.LASF87:
 4035 062f 4379494D 		.ascii	"CyIMO_SetFreq\000"
 4035      4F5F5365 
 4035      74467265 
 4035      7100
 4036              	.LASF97:
 4037 063d 4379494D 		.ascii	"CyIMO_EnableDoubler\000"
 4037      4F5F456E 
 4037      61626C65 
 4037      446F7562 
 4037      6C657200 
 4038              	.LASF69:
 4039 0651 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4039      48696253 
 4039      61766553 
 4039      657400
 4040              	.LASF65:
 4041 0660 77616B65 		.ascii	"wakeupTime\000"
 4041      75705469 
 4041      6D6500
 4042              	.LASF107:
 4043 066b 43795664 		.ascii	"CyVdLvAnalogEnable\000"
 4043      4C76416E 
 4043      616C6F67 
 4043      456E6162 
 4043      6C6500
 4044              	.LASF15:
 4045 067e 63797374 		.ascii	"cystatus\000"
 4045      61747573 
 4045      00
 4046              	.LASF23:
 4047 0687 666C6173 		.ascii	"flashWaitCycles\000"
 4047      68576169 
 4047      74437963 
 4047      6C657300 
 4048              	.LASF52:
 4049 0697 6C766961 		.ascii	"lviaRst\000"
 4049      52737400 
 4050              	.LASF108:
 4051 069f 43795664 		.ascii	"CyVdHvAnalogEnable\000"
 4051      4876416E 
 4051      616C6F67 
 4051      456E6162 
 4051      6C6500
 4052              	.LASF95:
 4053 06b2 43795854 		.ascii	"CyXTAL_Stop\000"
 4053      414C5F53 
 4053      746F7000 
 4054              	.LASF82:
 4055 06be 6379506D 		.ascii	"cyPmBackup\000"
 4055      4261636B 
 4055      757000
 4056              	.LASF47:
 4057 06c9 6C766964 		.ascii	"lvidTrip\000"
 4057      54726970 
 4057      00
 4058              	.LASF24:
ARM GAS  C:\Users\Eih3\AppData\Local\Temp\cc0gOK21.s 			page 117


 4059 06d2 696D6F45 		.ascii	"imoEnable\000"
 4059      6E61626C 
 4059      6500
 4060              	.LASF75:
 4061 06dc 696E7465 		.ascii	"interruptStatus\000"
 4061      72727570 
 4061      74537461 
 4061      74757300 
 4062              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.4 20140526 (release) [ARM/embedded-4_8-br
