git clone --depth 1 --no-tags https://github.com/itoooo/TD4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224805627
git clone --depth 1 --no-tags https://github.com/toms74209200/systemverilog_package_sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232740357
git clone --depth 1 --no-tags https://github.com/snagiri/CSE240D_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225731857
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225086979
git clone --depth 1 --no-tags https://github.com/ohares0/Final-Project-Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229322633
git clone --depth 1 --no-tags https://github.com/pestalella/MyLittleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230432392
git clone --depth 1 --no-tags https://github.com/gilad29/Otter_cpe_333.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235867129
git clone --depth 1 --no-tags https://github.com/ndevrio/isc_micarray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222741135
git clone --depth 1 --no-tags https://github.com/r8prasad/InterviewTasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221033254
git clone --depth 1 --no-tags https://github.com/ahmed-dardery/MIPS_Micro-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239377489
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/SoC-OR1K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239662908
git clone --depth 1 --no-tags https://github.com/jryebread/testReal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214567914
git clone --depth 1 --no-tags https://github.com/Lenv12138/FPGA_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212721017
git clone --depth 1 --no-tags https://github.com/KelvinVale/Ral_Candy_Lovers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217068772
git clone --depth 1 --no-tags https://github.com/pvlkhm/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212903548
git clone --depth 1 --no-tags https://github.com/nyakuo/risc-v_nyakuo-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215333432
git clone --depth 1 --no-tags https://github.com/xinyug2/FPGA_Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223291533
git clone --depth 1 --no-tags https://github.com/nekiicheb/fpga_solution_of_test_assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232370587
git clone --depth 1 --no-tags https://github.com/Kartikaeya/Verilog-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217687990
git clone --depth 1 --no-tags https://github.com/gsaied/gp2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217485942
git clone --depth 1 --no-tags https://github.com/concavegit/elements.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233587165
git clone --depth 1 --no-tags https://github.com/umityigitbsrn/cs223-cellular-automata-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234983884
git clone --depth 1 --no-tags https://github.com/Chlorophytus/leopard-psg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229151498
git clone --depth 1 --no-tags https://github.com/XunZhiyang/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225016424
git clone --depth 1 --no-tags https://github.com/hjeong13/ECE411_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227747510
git clone --depth 1 --no-tags https://github.com/davidchen6/uvm_apb_sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227812581
git clone --depth 1 --no-tags https://github.com/Scrawach/Day-of-year-calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236219932
git clone --depth 1 --no-tags https://github.com/OmarSha3rawy/ALU-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239672450
git clone --depth 1 --no-tags https://github.com/adelmeleka/mips_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238906935
git clone --depth 1 --no-tags https://github.com/alfredangeline/Project-GS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237717184
git clone --depth 1 --no-tags https://github.com/anepom3/ece385git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239433385
git clone --depth 1 --no-tags https://github.com/AnnaDarda/Integrated-Circuits-3rd-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222305286
git clone --depth 1 --no-tags https://github.com/talhasen123/Pipeline-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220417880
git clone --depth 1 --no-tags https://github.com/107321021/final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232979236
git clone --depth 1 --no-tags https://github.com/IsaiahGrace/TIS-100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233111862
git clone --depth 1 --no-tags https://github.com/mhamurcu/Basic-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237743176
git clone --depth 1 --no-tags https://github.com/AlfonsoUSM/Alarm_clk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216032129
git clone --depth 1 --no-tags https://github.com/sethrohrbach/ece571_hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233120627
git clone --depth 1 --no-tags https://github.com/bitglitcher/d16i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234071650
git clone --depth 1 --no-tags https://github.com/deanwhyone/18500-Capstone-S20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234219943
git clone --depth 1 --no-tags https://github.com/ahmed-dardery/ALU-in-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223498961
git clone --depth 1 --no-tags https://github.com/jackwma/Bresenham-s-line-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228975860
git clone --depth 1 --no-tags https://github.com/tazimmadre/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229523348
git clone --depth 1 --no-tags https://github.com/ethanahlquist/MyMCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239235761
git clone --depth 1 --no-tags https://github.com/JuniorMelndes/UVM_ambiente_registradores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217086050
git clone --depth 1 --no-tags https://github.com/Pedenite/Calculadora-Digital-com-Banco-de-Registradores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227168915
git clone --depth 1 --no-tags https://github.com/michmart98/arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225655431
git clone --depth 1 --no-tags https://github.com/Vincentzhang-dv/sv-add32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231048310
git clone --depth 1 --no-tags https://github.com/Szpila123/DigitalLogic_exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221444912
git clone --depth 1 --no-tags https://github.com/whkkkkkkc/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221851533
git clone --depth 1 --no-tags https://github.com/xiewenzhao/STP_DLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213124355
git clone --depth 1 --no-tags https://github.com/Alexz1008/CSE141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218431862
git clone --depth 1 --no-tags https://github.com/germancq/hdl_cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225864859
git clone --depth 1 --no-tags https://github.com/seymbra/help.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226452923
git clone --depth 1 --no-tags https://github.com/Fater66/AHD_final-Projecg_yf1334.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221767286
git clone --depth 1 --no-tags https://github.com/Thiagoct/uvm_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226728666
git clone --depth 1 --no-tags https://github.com/skudari/CSE141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223655764
git clone --depth 1 --no-tags https://github.com/EmiSancho/PS2-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222823445
git clone --depth 1 --no-tags https://github.com/sdanthinne/OTTER_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223013457
git clone --depth 1 --no-tags https://github.com/liutongxue123/ubuntu_git_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231405998
git clone --depth 1 --no-tags https://github.com/alirezabayatmk/Simple_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230586469
git clone --depth 1 --no-tags https://github.com/liutongxue123/RISCV_SCA_NXP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232032974
git clone --depth 1 --no-tags https://github.com/transfer-learning/uart_ihex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233876029
git clone --depth 1 --no-tags https://github.com/Sean548/ece385FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223804691
git clone --depth 1 --no-tags https://github.com/michmart98/counter-ex5-integrated-circuit-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221422514
git clone --depth 1 --no-tags https://github.com/anushahkandula/ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238772343
git clone --depth 1 --no-tags https://github.com/hope0414/ECE745_FINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240170945
git clone --depth 1 --no-tags https://github.com/hope0414/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240170267
git clone --depth 1 --no-tags https://github.com/shouyuOC/ThxProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223232049
git clone --depth 1 --no-tags https://github.com/NosherwanA/UVM-Design-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217885553
git clone --depth 1 --no-tags https://github.com/Dezzmeister/vector-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213287360
git clone --depth 1 --no-tags https://github.com/santigr17/VectorProcessor-Arqui2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216854707
git clone --depth 1 --no-tags https://github.com/liubryan4/eecs498-sw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224126434
git clone --depth 1 --no-tags https://github.com/GiovanniBru/ADDAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224526980
git clone --depth 1 --no-tags https://github.com/twentworth2/ECE551FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226366282
git clone --depth 1 --no-tags https://github.com/zhengruohuang/revolve.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230039381
git clone --depth 1 --no-tags https://github.com/grant4001/Fibonacci_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234265476
git clone --depth 1 --no-tags https://github.com/RomanSablin/verilog-hex2dec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239539658
git clone --depth 1 --no-tags https://github.com/tamannarupani/ALUModule-UVMVerification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227901963
git clone --depth 1 --no-tags https://github.com/sthachils/sine_function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225473733
git clone --depth 1 --no-tags https://github.com/thomaslenzi/cern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236011588
git clone --depth 1 --no-tags https://github.com/Scott30603/Guessing-Game1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236453038
git clone --depth 1 --no-tags https://github.com/imphil/verilator-case.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212658213
git clone --depth 1 --no-tags https://github.com/arpanpalsingh3/Microsoft-Internship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215235207
git clone --depth 1 --no-tags https://github.com/amiralimi/mips_multicycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230643139
git clone --depth 1 --no-tags https://github.com/carlosdon123/AD9250_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229060468
git clone --depth 1 --no-tags https://github.com/adhammamdouh/Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229658960
git clone --depth 1 --no-tags https://github.com/Sara-Samer/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230528106
git clone --depth 1 --no-tags https://github.com/marlls1989/hdl_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230534825
git clone --depth 1 --no-tags https://github.com/wofanqiang/Tiger_Balm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231011385
git clone --depth 1 --no-tags https://github.com/george-hcc/uvm_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216692765
git clone --depth 1 --no-tags https://github.com/kquiros96/TicTacToe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215419428
git clone --depth 1 --no-tags https://github.com/jfoster19767/Random-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217625728
git clone --depth 1 --no-tags https://github.com/Viniciusfn/Ambiente-UVM-para-ULA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216869737
git clone --depth 1 --no-tags https://github.com/PrzemyslawDrwal/SoC_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217098462
git clone --depth 1 --no-tags https://github.com/NeM-T/hdl_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216583282
git clone --depth 1 --no-tags https://github.com/RobsonOlv/CPUMips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216468924
git clone --depth 1 --no-tags https://github.com/EvgenyMuryshkin/Quokka.FloatCast.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219967388
git clone --depth 1 --no-tags https://github.com/wofanqiang/hardware_libs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228792790
