m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/modelsim
Epredecode
Z1 w1701793193
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z6 8/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd
Z7 F/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd
l0
L6 1
VTZ6_^EEVSIi=E>fE]5QJ70
!s100 aFU2IHWE9>W2QKQKm@gW_0
Z8 OV;C;2020.1;71
31
Z9 !s110 1702384864
!i10b 1
Z10 !s108 1702384863.000000
Z11 !s90 -reportprogress|300|-93|-work|work|/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd|
Z12 !s107 /media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
Z15 DEx4 work 9 predecode 0 22 TZ6_^EEVSIi=E>fE]5QJ70
!i122 0
l29
L17 275
VAOIIQ6QAlc^h2U@bRDHk41
!s100 7a[@zJDn9kU:JAS?RK;`D0
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Etb_predecode
Z16 w1702385865
R2
R3
R4
R5
!i122 4
R0
Z17 8/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd
Z18 F/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd
l0
L8 1
VBC[=0kda8VI6U^E]ILcPJ3
!s100 G6^NNVelHcAWHQ9@b2Q5_2
R8
31
Z19 !s110 1702385863
!i10b 1
Z20 !s108 1702385862.000000
Z21 !s90 -reportprogress|300|-93|-work|work|/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd|
Z22 !s107 /media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd|
!i113 1
R13
R14
Abehavioral
R15
R2
R3
R4
R5
Z23 DEx4 work 12 tb_predecode 0 22 BC[=0kda8VI6U^E]ILcPJ3
!i122 4
l21
L11 55
VHW[cJ6?Ibn4bQU=Zm;`eB0
!s100 f_4PY5FB^oN6dEUgN:eR02
R8
31
R19
!i10b 1
R20
R21
R22
!i113 1
R13
R14
