0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Marko/521_BP/final_project.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sim_1/imports/sim/clock_tb.sv,1686081520,systemVerilog,,,,clock_tb,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/ArithLogicUnit.sv,1686081520,systemVerilog,C:/Users/Marko/521_BP/final_project.srcs/sim_1/imports/sim/clock_tb.sv;C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/BCD.sv;C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/CU_Decoder.sv;C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/CathodeDriver.sv;C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/Mult4to1.sv;C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/OTTER_Wrapper.sv;C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/ProgCount.sv;C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/SevSegDisp.sv;C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/bram_dualport_pipeline.sv;C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/debounce_one_shot.sv;C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv;C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/registerFile.sv,C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/BCD.sv,,$unit_ArithLogicUnit_sv;OTTER_ALU,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/BCD.sv,1686081520,systemVerilog,,C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/CU_Decoder.sv,,BCD,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/CU_Decoder.sv,1686081520,systemVerilog,,C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/CathodeDriver.sv,,OTTER_CU_Decoder,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/CathodeDriver.sv,1686081520,systemVerilog,,C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/Mult4to1.sv,,CathodeDriver,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/Mult4to1.sv,1686081520,systemVerilog,,C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/OTTER_Wrapper.sv,,Mult2to1;Mult4to1;Mult6to1,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/OTTER_Wrapper.sv,1686081520,systemVerilog,,C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/ProgCount.sv,,OTTER_Wrapper_Programmable,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/ProgCount.sv,1686081520,systemVerilog,,C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/SevSegDisp.sv,,ProgCount,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/SevSegDisp.sv,1686081520,systemVerilog,,C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/bram_dualport_pipeline.sv,,SevSegDisp,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/bram_dualport_pipeline.sv,1686081520,systemVerilog,,C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/debounce_one_shot.sv,,OTTER_mem_byte;OTTER_mem_dualport,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/debounce_one_shot.sv,1686081520,systemVerilog,,C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv,,debounce_one_shot,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv,1686081520,systemVerilog,,C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/registerFile.sv,,OTTER_MCU,,uvm,,,,,,
C:/Users/Marko/521_BP/final_project.srcs/sources_1/imports/source/registerFile.sv,1686081520,systemVerilog,,C:/Users/Marko/521_BP/final_project.srcs/sim_1/imports/sim/clock_tb.sv,,OTTER_registerFile,,uvm,,,,,,
