// Seed: 876368748
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_17 = 0;
  assign id_1 = id_2;
  wire id_10;
  assign id_5 = -1;
  assign id_6 = id_5;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input tri id_2,
    output wor id_3,
    output wor id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    output supply1 id_8,
    input wor id_9,
    input uwire id_10,
    output wor id_11,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14
);
  id_16(
      id_3, -1, id_7, id_6
  );
  wand id_17;
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18,
      id_17
  );
  assign id_3 = (1'b0) | id_17;
endmodule
