

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_69_4'
================================================================
* Date:           Sun Oct 20 17:38:08 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.30 ns|  20.707 ns|     2.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       64|  0.455 us|  1.939 us|   15|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_model_array_fu_890  |model_array  |        3|        3|  90.909 ns|  90.909 ns|    1|    1|      yes|
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_69_4  |       13|       61|        14|         12|          1|  0 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1241|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   22|     841|    925|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    901|    -|
|Register         |        -|    -|    1259|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   22|    2100|   3067|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |dcmp_64ns_64ns_1_1_no_dsp_1_U51  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|    0|    0|    0|
    |grp_model_array_fu_890           |model_array                  |        0|  22|  841|  829|    0|
    |sparsemux_7_2_16_1_1_U55         |sparsemux_7_2_16_1_1         |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U56         |sparsemux_7_2_16_1_1         |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U57         |sparsemux_7_2_16_1_1         |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U58         |sparsemux_7_2_16_1_1         |        0|   0|    0|    9|    0|
    |sparsemux_9_2_10_1_1_U52         |sparsemux_9_2_10_1_1         |        0|   0|    0|   20|    0|
    |sparsemux_9_2_10_1_1_U53         |sparsemux_9_2_10_1_1         |        0|   0|    0|   20|    0|
    |sparsemux_9_2_10_1_1_U54         |sparsemux_9_2_10_1_1         |        0|   0|    0|   20|    0|
    +---------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |Total                            |                             |        0|  22|  841|  925|    0|
    +---------------------------------+-----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln69_fu_1143_p2              |         +|   0|  0|   10|           3|           1|
    |add_ln93_1_fu_1506_p2            |         +|   0|  0|   39|          32|           7|
    |add_ln93_2_fu_1544_p2            |         +|   0|  0|   71|          64|          64|
    |add_ln93_3_fu_1585_p2            |         +|   0|  0|   17|          11|          11|
    |add_ln93_fu_1347_p2              |         +|   0|  0|   39|          32|           7|
    |delta_2_fu_1488_p2               |         -|   0|  0|   23|          16|          16|
    |sub_ln93_1_fu_1341_p2            |         -|   0|  0|   39|           5|          32|
    |sub_ln93_2_fu_1521_p2            |         -|   0|  0|   39|           6|          32|
    |sub_ln93_3_fu_1580_p2            |         -|   0|  0|   17|           3|          11|
    |sub_ln93_4_fu_1373_p2            |         -|   0|  0|   12|           3|           4|
    |sub_ln93_fu_1293_p2              |         -|   0|  0|   23|           1|          16|
    |and_ln143_fu_1155_p2             |       and|   0|  0|    2|           1|           1|
    |and_ln93_1_fu_1643_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln93_2_fu_1657_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln93_3_fu_1389_p2            |       and|   0|  0|   16|          16|          16|
    |and_ln93_fu_1429_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln94_1_fu_1782_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln94_2_fu_1788_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln94_3_fu_1844_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln94_4_fu_1887_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln94_5_fu_1930_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln94_fu_1777_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln96_1_fu_1669_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_2_fu_1794_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_3_fu_1800_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_4_fu_1805_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_5_fu_1849_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_6_fu_1892_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_7_fu_1935_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_fu_1647_p2              |       and|   0|  0|    2|           1|           1|
    |ap_predicate_tran15to16_state13  |       and|   0|  0|    2|           1|           1|
    |phi_ln93_fu_1401_p2              |       and|   0|  0|    2|           1|           1|
    |tmp_4_fu_1329_p3                 |      cttz|   0|  0|   47|          32|           0|
    |icmp_ln105_fu_1455_p2            |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln143_fu_1149_p2            |      icmp|   0|  0|   10|           3|           2|
    |icmp_ln69_fu_1137_p2             |      icmp|   0|  0|   12|           3|           4|
    |icmp_ln93_1_fu_1363_p2           |      icmp|   0|  0|   38|          31|           1|
    |icmp_ln93_2_fu_1395_p2           |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln93_3_fu_1449_p2           |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln93_4_fu_1625_p2           |      icmp|   0|  0|   18|          11|           2|
    |icmp_ln93_5_fu_1631_p2           |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln93_fu_1279_p2             |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln94_1_fu_1767_p2           |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln94_2_fu_1772_p2           |      icmp|   0|  0|   10|           3|           2|
    |icmp_ln94_3_fu_1839_p2           |      icmp|   0|  0|   10|           3|           2|
    |icmp_ln94_4_fu_1882_p2           |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln94_5_fu_1925_p2           |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln94_fu_1762_p2             |      icmp|   0|  0|   10|           3|           1|
    |lshr_ln93_2_fu_1383_p2           |      lshr|   0|  0|   35|           2|          16|
    |lshr_ln93_fu_1515_p2             |      lshr|   0|  0|  179|          64|          64|
    |or_ln93_1_fu_1637_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln93_fu_1435_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln96_fu_1675_p2               |        or|   0|  0|    2|           1|           1|
    |cond50_i_i315_fu_1535_p3         |    select|   0|  0|   56|           1|          64|
    |delta_2_1_fu_1494_p3             |    select|   0|  0|   16|           1|          16|
    |select_ln93_1_fu_1572_p3         |    select|   0|  0|    9|           1|          10|
    |select_ln93_fu_1299_p3           |    select|   0|  0|   16|           1|          16|
    |shl_ln93_fu_1530_p2              |       shl|   0|  0|  179|          64|          64|
    |ap_enable_pp0                    |       xor|   0|  0|    2|           1|           2|
    |xor_ln93_1_fu_1415_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln93_fu_1652_p2              |       xor|   0|  0|    2|           1|           2|
    |xor_ln96_fu_1663_p2              |       xor|   0|  0|    2|           2|           1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 1241|         584|         519|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_882_p4    |   9|          2|    1|          2|
    |ap_return                                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_bias_1_local_191_load_1  |   9|          2|   16|         32|
    |ap_sig_allocacmp_bias_1_local_1_1_load_1  |   9|          2|   16|         32|
    |ap_sig_allocacmp_w1_local_187_load_1      |   9|          2|   16|         32|
    |ap_sig_allocacmp_w1_local_1_1_load_1      |   9|          2|   16|         32|
    |ap_sig_allocacmp_w1_local_2_1_load_1      |   9|          2|   16|         32|
    |ap_sig_allocacmp_w1_local_3_1_load_1      |   9|          2|   16|         32|
    |bias_1_local_191_fu_374                   |   9|          2|   16|         32|
    |bias_1_local_191_out                      |  14|          3|   16|         48|
    |bias_1_local_1_1_fu_378                   |   9|          2|   16|         32|
    |bias_1_local_1_1_out                      |  14|          3|   16|         48|
    |bias_2_local_193_fu_382                   |   9|          2|   16|         32|
    |bias_2_local_193_out                      |  14|          3|   16|         48|
    |bias_2_local_1_1_fu_386                   |   9|          2|   16|         32|
    |bias_2_local_1_1_out                      |  14|          3|   16|         48|
    |grp_fu_907_opcode                         |  14|          3|    5|         15|
    |grp_fu_907_p0                             |  14|          3|   64|        192|
    |grp_model_array_fu_890_p_read10           |  26|          5|   16|         80|
    |grp_model_array_fu_890_p_read29           |  26|          5|   16|         80|
    |grp_model_array_fu_890_p_read30           |  26|          5|   16|         80|
    |grp_model_array_fu_890_p_read31           |  26|          5|   16|         80|
    |grp_model_array_fu_890_p_read32           |  26|          5|   16|         80|
    |grp_model_array_fu_890_p_read33           |  26|          5|   16|         80|
    |grp_model_array_fu_890_p_read34           |  26|          5|   16|         80|
    |grp_model_array_fu_890_p_read35           |  26|          5|   16|         80|
    |grp_model_array_fu_890_p_read36           |  20|          4|   16|         64|
    |grp_model_array_fu_890_p_read37           |  14|          3|   16|         48|
    |j_fu_274                                  |   9|          2|    3|          6|
    |mux_case_04519_fu_294                     |   9|          2|   16|         32|
    |mux_case_04727_fu_302                     |   9|          2|   16|         32|
    |mux_case_04935_fu_310                     |   9|          2|   16|         32|
    |mux_case_05143_fu_318                     |   9|          2|   16|         32|
    |mux_case_05351_fu_326                     |   9|          2|   16|         32|
    |mux_case_05559_fu_334                     |   9|          2|   16|         32|
    |mux_case_14623_fu_298                     |   9|          2|   16|         32|
    |mux_case_14831_fu_306                     |   9|          2|   16|         32|
    |mux_case_15039_fu_314                     |   9|          2|   16|         32|
    |mux_case_15247_fu_322                     |   9|          2|   16|         32|
    |mux_case_15455_fu_330                     |   9|          2|   16|         32|
    |mux_case_15663_fu_338                     |   9|          2|   16|         32|
    |retval_0_0_0_0_0_load63_fu_278            |   9|          2|   16|         32|
    |retval_0_0_0_0_0_load63_out               |  14|          3|   16|         48|
    |retval_0_1_0_0_0_load69_fu_282            |   9|          2|   16|         32|
    |retval_0_1_0_0_0_load69_out               |  14|          3|   16|         48|
    |retval_0_2_0_0_0_load75_fu_286            |   9|          2|   16|         32|
    |retval_0_2_0_0_0_load75_out               |  14|          3|   16|         48|
    |retval_0_3_0_0_0_load81_fu_290            |   9|          2|   16|         32|
    |retval_0_3_0_0_0_load81_out               |  14|          3|   16|         48|
    |w1_local_187_fu_342                       |   9|          2|   16|         32|
    |w1_local_187_out                          |  14|          3|   16|         48|
    |w1_local_1_1_fu_346                       |   9|          2|   16|         32|
    |w1_local_1_1_out                          |  14|          3|   16|         48|
    |w1_local_2_1_fu_350                       |   9|          2|   16|         32|
    |w1_local_2_1_out                          |  14|          3|   16|         48|
    |w1_local_3_1_fu_354                       |   9|          2|   16|         32|
    |w1_local_3_1_out                          |  14|          3|   16|         48|
    |w2_local_189_fu_358                       |   9|          2|   16|         32|
    |w2_local_189_out                          |  14|          3|   16|         48|
    |w2_local_1_1_fu_362                       |   9|          2|   16|         32|
    |w2_local_1_1_out                          |  14|          3|   16|         48|
    |w2_local_2_1_fu_366                       |   9|          2|   16|         32|
    |w2_local_2_1_out                          |  14|          3|   16|         48|
    |w2_local_3_1_fu_370                       |   9|          2|   16|         32|
    |w2_local_3_1_out                          |  14|          3|   16|         48|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 901|        193| 1036|       2843|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_878                  |   1|   0|    1|          0|
    |and_ln143_reg_2356                     |   1|   0|    1|          0|
    |and_ln143_reg_2356_pp0_iter1_reg       |   1|   0|    1|          0|
    |and_ln93_2_reg_2520                    |   1|   0|    1|          0|
    |ap_CS_fsm                              |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_exit_tran_regpp0                    |   1|   0|    2|          1|
    |ap_return_preg                         |   1|   0|    1|          0|
    |array_back1_bias_change_2_reg_2631     |  16|   0|   16|          0|
    |array_back1_bias_change_reg_2626       |  16|   0|   16|          0|
    |array_back1_weight_changes_4_reg_2611  |  16|   0|   16|          0|
    |array_back1_weight_changes_5_reg_2616  |  16|   0|   16|          0|
    |array_back1_weight_changes_6_reg_2621  |  16|   0|   16|          0|
    |array_back1_weight_changes_reg_2606    |  16|   0|   16|          0|
    |array_back2_bias_change_2_reg_2561     |  16|   0|   16|          0|
    |array_back2_bias_change_reg_2556       |  16|   0|   16|          0|
    |array_back2_weight_changes_4_reg_2541  |  16|   0|   16|          0|
    |array_back2_weight_changes_5_reg_2546  |  16|   0|   16|          0|
    |array_back2_weight_changes_6_reg_2551  |  16|   0|   16|          0|
    |array_back2_weight_changes_reg_2536    |  16|   0|   16|          0|
    |array_out1_output_k_2_reg_2452         |  16|   0|   16|          0|
    |array_out1_output_k_reg_2447           |  16|   0|   16|          0|
    |bias_1_local_191_fu_374                |  16|   0|   16|          0|
    |bias_1_local_191_load_1_reg_2384       |  16|   0|   16|          0|
    |bias_1_local_1_1_fu_378                |  16|   0|   16|          0|
    |bias_1_local_1_1_load_1_reg_2390       |  16|   0|   16|          0|
    |bias_2_local_193_fu_382                |  16|   0|   16|          0|
    |bias_2_local_193_load_1_reg_2435       |  16|   0|   16|          0|
    |bias_2_local_1_1_fu_386                |  16|   0|   16|          0|
    |bias_2_local_1_1_load_1_reg_2441       |  16|   0|   16|          0|
    |bitcast_ln748_reg_2504                 |  64|   0|   64|          0|
    |grp_model_array_fu_890_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln69_reg_2352                     |   1|   0|    1|          0|
    |icmp_ln69_reg_2352_pp0_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln93_3_reg_2489                   |   1|   0|    1|          0|
    |icmp_ln93_reg_2457                     |   1|   0|    1|          0|
    |j_1_reg_2341                           |   3|   0|    3|          0|
    |j_1_reg_2341_pp0_iter1_reg             |   3|   0|    3|          0|
    |j_fu_274                               |   3|   0|    3|          0|
    |lshr_ln93_reg_2499                     |  64|   0|   64|          0|
    |mux_case_04519_fu_294                  |  16|   0|   16|          0|
    |mux_case_04727_fu_302                  |  16|   0|   16|          0|
    |mux_case_04935_fu_310                  |  16|   0|   16|          0|
    |mux_case_05143_fu_318                  |  16|   0|   16|          0|
    |mux_case_05351_fu_326                  |  16|   0|   16|          0|
    |mux_case_05559_fu_334                  |  16|   0|   16|          0|
    |mux_case_14623_fu_298                  |  16|   0|   16|          0|
    |mux_case_14831_fu_306                  |  16|   0|   16|          0|
    |mux_case_15039_fu_314                  |  16|   0|   16|          0|
    |mux_case_15247_fu_322                  |  16|   0|   16|          0|
    |mux_case_15455_fu_330                  |  16|   0|   16|          0|
    |mux_case_15663_fu_338                  |  16|   0|   16|          0|
    |or_ln93_1_reg_2509                     |   1|   0|    1|          0|
    |or_ln96_reg_2528                       |   1|   0|    1|          0|
    |or_ln_reg_2484                         |   1|   0|    2|          1|
    |retval_0_0_0_0_0_load63_fu_278         |  16|   0|   16|          0|
    |retval_0_0_0_0_0_load_2_reg_2566       |  16|   0|   16|          0|
    |retval_0_0_0_0_0_load_reg_2601         |  16|   0|   16|          0|
    |retval_0_1_0_0_0_load69_fu_282         |  16|   0|   16|          0|
    |retval_0_1_0_0_0_load_2_reg_2571       |  16|   0|   16|          0|
    |retval_0_1_0_0_0_load_reg_2596         |  16|   0|   16|          0|
    |retval_0_2_0_0_0_load75_fu_286         |  16|   0|   16|          0|
    |retval_0_2_0_0_0_load_2_reg_2576       |  16|   0|   16|          0|
    |retval_0_2_0_0_0_load_reg_2591         |  16|   0|   16|          0|
    |retval_0_3_0_0_0_load81_fu_290         |  16|   0|   16|          0|
    |retval_0_3_0_0_0_load_2_reg_2581       |  16|   0|   16|          0|
    |retval_0_3_0_0_0_load_reg_2586         |  16|   0|   16|          0|
    |select_ln93_reg_2468                   |  16|   0|   16|          0|
    |sub_ln93_1_reg_2478                    |  32|   0|   32|          0|
    |tmp_1_reg_2515                         |   1|   0|    1|          0|
    |tmp_reg_2463                           |   1|   0|    1|          0|
    |trunc_ln69_reg_2396                    |   2|   0|    2|          0|
    |trunc_ln93_reg_2473                    |  11|   0|   11|          0|
    |w1_local_187_fu_342                    |  16|   0|   16|          0|
    |w1_local_187_load_1_reg_2360           |  16|   0|   16|          0|
    |w1_local_1_1_fu_346                    |  16|   0|   16|          0|
    |w1_local_1_1_load_1_reg_2366           |  16|   0|   16|          0|
    |w1_local_2_1_fu_350                    |  16|   0|   16|          0|
    |w1_local_2_1_load_1_reg_2372           |  16|   0|   16|          0|
    |w1_local_3_1_fu_354                    |  16|   0|   16|          0|
    |w1_local_3_1_load_1_reg_2378           |  16|   0|   16|          0|
    |w2_local_189_fu_358                    |  16|   0|   16|          0|
    |w2_local_189_load_1_reg_2411           |  16|   0|   16|          0|
    |w2_local_1_1_fu_362                    |  16|   0|   16|          0|
    |w2_local_1_1_load_1_reg_2417           |  16|   0|   16|          0|
    |w2_local_2_1_fu_366                    |  16|   0|   16|          0|
    |w2_local_2_1_load_1_reg_2423           |  16|   0|   16|          0|
    |w2_local_3_1_fu_370                    |  16|   0|   16|          0|
    |w2_local_3_1_load_1_reg_2429           |  16|   0|   16|          0|
    |zext_ln72_reg_2406                     |  10|   0|   16|          6|
    |zext_ln73_reg_2401                     |  10|   0|   16|          6|
    |zext_ln93_reg_2494                     |  16|   0|   64|         48|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1259|   0| 1321|         62|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|ap_return                                |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|bias_2_local_1_0                         |   in|   16|     ap_none|                      bias_2_local_1_0|        scalar|
|bias_2_local_0                           |   in|   16|     ap_none|                        bias_2_local_0|        scalar|
|bias_1_local_1_0                         |   in|   16|     ap_none|                      bias_1_local_1_0|        scalar|
|bias_1_local_0                           |   in|   16|     ap_none|                        bias_1_local_0|        scalar|
|w2_local_3_0                             |   in|   16|     ap_none|                          w2_local_3_0|        scalar|
|w2_local_2_0                             |   in|   16|     ap_none|                          w2_local_2_0|        scalar|
|w2_local_1_0                             |   in|   16|     ap_none|                          w2_local_1_0|        scalar|
|w2_local_0                               |   in|   16|     ap_none|                            w2_local_0|        scalar|
|w1_local_3_0                             |   in|   16|     ap_none|                          w1_local_3_0|        scalar|
|w1_local_2_0                             |   in|   16|     ap_none|                          w1_local_2_0|        scalar|
|w1_local_1_0                             |   in|   16|     ap_none|                          w1_local_1_0|        scalar|
|w1_local_0                               |   in|   16|     ap_none|                            w1_local_0|        scalar|
|mux_case_15664                           |   in|   16|     ap_none|                        mux_case_15664|        scalar|
|mux_case_05560                           |   in|   16|     ap_none|                        mux_case_05560|        scalar|
|mux_case_15456                           |   in|   16|     ap_none|                        mux_case_15456|        scalar|
|mux_case_05352                           |   in|   16|     ap_none|                        mux_case_05352|        scalar|
|mux_case_15248                           |   in|   16|     ap_none|                        mux_case_15248|        scalar|
|mux_case_05144                           |   in|   16|     ap_none|                        mux_case_05144|        scalar|
|mux_case_15040                           |   in|   16|     ap_none|                        mux_case_15040|        scalar|
|mux_case_04936                           |   in|   16|     ap_none|                        mux_case_04936|        scalar|
|mux_case_14832                           |   in|   16|     ap_none|                        mux_case_14832|        scalar|
|mux_case_04728                           |   in|   16|     ap_none|                        mux_case_04728|        scalar|
|mux_case_14624                           |   in|   16|     ap_none|                        mux_case_14624|        scalar|
|mux_case_04520                           |   in|   16|     ap_none|                        mux_case_04520|        scalar|
|retval_0_3_0_0_0_load82                  |   in|   16|     ap_none|               retval_0_3_0_0_0_load82|        scalar|
|retval_0_2_0_0_0_load76                  |   in|   16|     ap_none|               retval_0_2_0_0_0_load76|        scalar|
|retval_0_1_0_0_0_load70                  |   in|   16|     ap_none|               retval_0_1_0_0_0_load70|        scalar|
|retval_0_0_0_0_0_load64                  |   in|   16|     ap_none|               retval_0_0_0_0_0_load64|        scalar|
|training                                 |   in|   16|     ap_none|                              training|        scalar|
|cmp_i_i100                               |   in|    1|     ap_none|                            cmp_i_i100|        scalar|
|bias_2_local_1_1_out                     |  out|   16|      ap_vld|                  bias_2_local_1_1_out|       pointer|
|bias_2_local_1_1_out_ap_vld              |  out|    1|      ap_vld|                  bias_2_local_1_1_out|       pointer|
|bias_2_local_193_out                     |  out|   16|      ap_vld|                  bias_2_local_193_out|       pointer|
|bias_2_local_193_out_ap_vld              |  out|    1|      ap_vld|                  bias_2_local_193_out|       pointer|
|bias_1_local_1_1_out                     |  out|   16|      ap_vld|                  bias_1_local_1_1_out|       pointer|
|bias_1_local_1_1_out_ap_vld              |  out|    1|      ap_vld|                  bias_1_local_1_1_out|       pointer|
|bias_1_local_191_out                     |  out|   16|      ap_vld|                  bias_1_local_191_out|       pointer|
|bias_1_local_191_out_ap_vld              |  out|    1|      ap_vld|                  bias_1_local_191_out|       pointer|
|w2_local_3_1_out                         |  out|   16|      ap_vld|                      w2_local_3_1_out|       pointer|
|w2_local_3_1_out_ap_vld                  |  out|    1|      ap_vld|                      w2_local_3_1_out|       pointer|
|w2_local_2_1_out                         |  out|   16|      ap_vld|                      w2_local_2_1_out|       pointer|
|w2_local_2_1_out_ap_vld                  |  out|    1|      ap_vld|                      w2_local_2_1_out|       pointer|
|w2_local_1_1_out                         |  out|   16|      ap_vld|                      w2_local_1_1_out|       pointer|
|w2_local_1_1_out_ap_vld                  |  out|    1|      ap_vld|                      w2_local_1_1_out|       pointer|
|w2_local_189_out                         |  out|   16|      ap_vld|                      w2_local_189_out|       pointer|
|w2_local_189_out_ap_vld                  |  out|    1|      ap_vld|                      w2_local_189_out|       pointer|
|w1_local_3_1_out                         |  out|   16|      ap_vld|                      w1_local_3_1_out|       pointer|
|w1_local_3_1_out_ap_vld                  |  out|    1|      ap_vld|                      w1_local_3_1_out|       pointer|
|w1_local_2_1_out                         |  out|   16|      ap_vld|                      w1_local_2_1_out|       pointer|
|w1_local_2_1_out_ap_vld                  |  out|    1|      ap_vld|                      w1_local_2_1_out|       pointer|
|w1_local_1_1_out                         |  out|   16|      ap_vld|                      w1_local_1_1_out|       pointer|
|w1_local_1_1_out_ap_vld                  |  out|    1|      ap_vld|                      w1_local_1_1_out|       pointer|
|w1_local_187_out                         |  out|   16|      ap_vld|                      w1_local_187_out|       pointer|
|w1_local_187_out_ap_vld                  |  out|    1|      ap_vld|                      w1_local_187_out|       pointer|
|mux_case_15663_out                       |  out|   16|      ap_vld|                    mux_case_15663_out|       pointer|
|mux_case_15663_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_15663_out|       pointer|
|mux_case_05559_out                       |  out|   16|      ap_vld|                    mux_case_05559_out|       pointer|
|mux_case_05559_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_05559_out|       pointer|
|mux_case_15455_out                       |  out|   16|      ap_vld|                    mux_case_15455_out|       pointer|
|mux_case_15455_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_15455_out|       pointer|
|mux_case_05351_out                       |  out|   16|      ap_vld|                    mux_case_05351_out|       pointer|
|mux_case_05351_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_05351_out|       pointer|
|mux_case_15247_out                       |  out|   16|      ap_vld|                    mux_case_15247_out|       pointer|
|mux_case_15247_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_15247_out|       pointer|
|mux_case_05143_out                       |  out|   16|      ap_vld|                    mux_case_05143_out|       pointer|
|mux_case_05143_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_05143_out|       pointer|
|mux_case_15039_out                       |  out|   16|      ap_vld|                    mux_case_15039_out|       pointer|
|mux_case_15039_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_15039_out|       pointer|
|mux_case_04935_out                       |  out|   16|      ap_vld|                    mux_case_04935_out|       pointer|
|mux_case_04935_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_04935_out|       pointer|
|mux_case_14831_out                       |  out|   16|      ap_vld|                    mux_case_14831_out|       pointer|
|mux_case_14831_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_14831_out|       pointer|
|mux_case_04727_out                       |  out|   16|      ap_vld|                    mux_case_04727_out|       pointer|
|mux_case_04727_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_04727_out|       pointer|
|mux_case_14623_out                       |  out|   16|      ap_vld|                    mux_case_14623_out|       pointer|
|mux_case_14623_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_14623_out|       pointer|
|mux_case_04519_out                       |  out|   16|      ap_vld|                    mux_case_04519_out|       pointer|
|mux_case_04519_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_04519_out|       pointer|
|retval_0_3_0_0_0_load81_out              |  out|   16|      ap_vld|           retval_0_3_0_0_0_load81_out|       pointer|
|retval_0_3_0_0_0_load81_out_ap_vld       |  out|    1|      ap_vld|           retval_0_3_0_0_0_load81_out|       pointer|
|retval_0_2_0_0_0_load75_out              |  out|   16|      ap_vld|           retval_0_2_0_0_0_load75_out|       pointer|
|retval_0_2_0_0_0_load75_out_ap_vld       |  out|    1|      ap_vld|           retval_0_2_0_0_0_load75_out|       pointer|
|retval_0_1_0_0_0_load69_out              |  out|   16|      ap_vld|           retval_0_1_0_0_0_load69_out|       pointer|
|retval_0_1_0_0_0_load69_out_ap_vld       |  out|    1|      ap_vld|           retval_0_1_0_0_0_load69_out|       pointer|
|retval_0_0_0_0_0_load63_out              |  out|   16|      ap_vld|           retval_0_0_0_0_0_load63_out|       pointer|
|retval_0_0_0_0_0_load63_out_ap_vld       |  out|    1|      ap_vld|           retval_0_0_0_0_0_load63_out|       pointer|
|retval_0_3_0_0_0_load_out                |  out|   16|      ap_vld|             retval_0_3_0_0_0_load_out|       pointer|
|retval_0_3_0_0_0_load_out_ap_vld         |  out|    1|      ap_vld|             retval_0_3_0_0_0_load_out|       pointer|
|retval_0_2_0_0_0_load_out                |  out|   16|      ap_vld|             retval_0_2_0_0_0_load_out|       pointer|
|retval_0_2_0_0_0_load_out_ap_vld         |  out|    1|      ap_vld|             retval_0_2_0_0_0_load_out|       pointer|
|retval_0_1_0_0_0_load_out                |  out|   16|      ap_vld|             retval_0_1_0_0_0_load_out|       pointer|
|retval_0_1_0_0_0_load_out_ap_vld         |  out|    1|      ap_vld|             retval_0_1_0_0_0_load_out|       pointer|
|retval_0_0_0_0_0_load_out                |  out|   16|      ap_vld|             retval_0_0_0_0_0_load_out|       pointer|
|retval_0_0_0_0_0_load_out_ap_vld         |  out|    1|      ap_vld|             retval_0_0_0_0_0_load_out|       pointer|
|array_back2_weight_changes_out           |  out|   16|      ap_vld|        array_back2_weight_changes_out|       pointer|
|array_back2_weight_changes_out_ap_vld    |  out|    1|      ap_vld|        array_back2_weight_changes_out|       pointer|
|array_back2_weight_changes_4_out         |  out|   16|      ap_vld|      array_back2_weight_changes_4_out|       pointer|
|array_back2_weight_changes_4_out_ap_vld  |  out|    1|      ap_vld|      array_back2_weight_changes_4_out|       pointer|
|array_back2_weight_changes_5_out         |  out|   16|      ap_vld|      array_back2_weight_changes_5_out|       pointer|
|array_back2_weight_changes_5_out_ap_vld  |  out|    1|      ap_vld|      array_back2_weight_changes_5_out|       pointer|
|array_back2_weight_changes_6_out         |  out|   16|      ap_vld|      array_back2_weight_changes_6_out|       pointer|
|array_back2_weight_changes_6_out_ap_vld  |  out|    1|      ap_vld|      array_back2_weight_changes_6_out|       pointer|
|array_back2_bias_change_out              |  out|   16|      ap_vld|           array_back2_bias_change_out|       pointer|
|array_back2_bias_change_out_ap_vld       |  out|    1|      ap_vld|           array_back2_bias_change_out|       pointer|
|array_back2_bias_change_2_out            |  out|   16|      ap_vld|         array_back2_bias_change_2_out|       pointer|
|array_back2_bias_change_2_out_ap_vld     |  out|    1|      ap_vld|         array_back2_bias_change_2_out|       pointer|
|array_back1_weight_changes_out           |  out|   16|      ap_vld|        array_back1_weight_changes_out|       pointer|
|array_back1_weight_changes_out_ap_vld    |  out|    1|      ap_vld|        array_back1_weight_changes_out|       pointer|
|array_back1_weight_changes_4_out         |  out|   16|      ap_vld|      array_back1_weight_changes_4_out|       pointer|
|array_back1_weight_changes_4_out_ap_vld  |  out|    1|      ap_vld|      array_back1_weight_changes_4_out|       pointer|
|array_back1_weight_changes_5_out         |  out|   16|      ap_vld|      array_back1_weight_changes_5_out|       pointer|
|array_back1_weight_changes_5_out_ap_vld  |  out|    1|      ap_vld|      array_back1_weight_changes_5_out|       pointer|
|array_back1_weight_changes_6_out         |  out|   16|      ap_vld|      array_back1_weight_changes_6_out|       pointer|
|array_back1_weight_changes_6_out_ap_vld  |  out|    1|      ap_vld|      array_back1_weight_changes_6_out|       pointer|
|array_back1_bias_change_out              |  out|   16|      ap_vld|           array_back1_bias_change_out|       pointer|
|array_back1_bias_change_out_ap_vld       |  out|    1|      ap_vld|           array_back1_bias_change_out|       pointer|
|array_back1_bias_change_2_out            |  out|   16|      ap_vld|         array_back1_bias_change_2_out|       pointer|
|array_back1_bias_change_2_out_ap_vld     |  out|    1|      ap_vld|         array_back1_bias_change_2_out|       pointer|
+-----------------------------------------+-----+-----+------------+--------------------------------------+--------------+

