

================================================================
== Vitis HLS Report for 'DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_64_12'
================================================================
* Date:           Tue Jul 23 11:39:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.331 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|       84|  0.840 us|  0.840 us|   84|   84|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_12  |       82|       82|        47|         12|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     378|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    15|    1065|    1047|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1111|    -|
|Register         |        -|     -|    3213|     416|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    15|    4278|    2952|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U136  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U137  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U138  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U139   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U140   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U141   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  15| 1065| 1047|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_928_p2                  |         +|   0|  0|  10|           3|           1|
    |add_ln70_10_fu_1253_p2              |         +|   0|  0|  14|           7|           6|
    |add_ln70_11_fu_1271_p2              |         +|   0|  0|  14|           7|           6|
    |add_ln70_12_fu_1281_p2              |         +|   0|  0|  14|           7|           6|
    |add_ln70_2_fu_1157_p2               |         +|   0|  0|  14|           7|           6|
    |add_ln70_3_fu_1175_p2               |         +|   0|  0|  14|           7|           6|
    |add_ln70_4_fu_1185_p2               |         +|   0|  0|  14|           7|           6|
    |add_ln70_5_fu_1195_p2               |         +|   0|  0|  14|           7|           6|
    |add_ln70_6_fu_1205_p2               |         +|   0|  0|  14|           7|           6|
    |add_ln70_7_fu_1223_p2               |         +|   0|  0|  14|           7|           6|
    |add_ln70_8_fu_1233_p2               |         +|   0|  0|  14|           7|           6|
    |add_ln70_9_fu_1243_p2               |         +|   0|  0|  14|           7|           6|
    |add_ln70_fu_1147_p2                 |         +|   0|  0|  14|           7|           6|
    |empty_112_fu_1033_p2                |         +|   0|  0|  12|           5|           1|
    |empty_113_fu_1090_p2                |         +|   0|  0|  12|           5|           2|
    |empty_111_fu_954_p2                 |         -|   0|  0|  12|           5|           5|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage10_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage11_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage8_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1506                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1519                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1532                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_728                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_747                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_768                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_797                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_822                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op132_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op203_read_state6      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op307_read_state10     |       and|   0|  0|   2|           1|           1|
    |brmerge_not_0_fu_990_p2             |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln64_fu_922_p2                 |      icmp|   0|  0|   9|           3|           4|
    |notlhs_fu_984_p2                    |      icmp|   0|  0|   8|           3|           2|
    |ap_block_pp0_stage10_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001           |        or|   0|  0|   2|           1|           1|
    |brmerge56_0_fu_996_p2               |        or|   0|  0|   2|           1|           1|
    |brmerge56_2_fu_1002_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln70_1_fu_1013_p2                |        or|   0|  0|   7|           7|           2|
    |or_ln70_2_fu_1023_p2                |        or|   0|  0|   7|           7|           2|
    |or_ln70_3_fu_1051_p2                |        or|   0|  0|   7|           7|           1|
    |or_ln70_4_fu_1070_p2                |        or|   0|  0|   7|           7|           2|
    |or_ln70_5_fu_1080_p2                |        or|   0|  0|   7|           7|           2|
    |or_ln70_6_fu_1108_p2                |        or|   0|  0|   7|           7|           1|
    |or_ln70_7_fu_1127_p2                |        or|   0|  0|   7|           7|           2|
    |or_ln70_8_fu_1137_p2                |        or|   0|  0|   7|           7|           2|
    |or_ln70_fu_973_p2                   |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 378|         212|         142|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  65|         13|    1|         13|
    |ap_done_int                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_window_buf_2_0_0_0_reg_588  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_window_buf_2_0_1_reg_600    |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_window_buf_2_0_2_0_reg_612  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_window_buf_2_0_3_reg_624    |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_window_buf_2_1_0_0_reg_636  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_window_buf_2_1_1_reg_648    |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_window_buf_2_1_2_0_reg_660  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_window_buf_2_1_3_reg_672    |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_window_buf_2_2_0_0_reg_684  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_window_buf_2_2_1_reg_696    |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_window_buf_2_2_2_0_reg_708  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_window_buf_2_2_3_reg_720    |   9|          2|   32|         64|
    |ap_sig_allocacmp_px_4                            |   9|          2|    3|          6|
    |depth2_o77_blk_n                                 |   9|          2|    1|          2|
    |depth2_o77_din                                   |  26|          5|   32|        160|
    |grp_fu_732_p0                                    |  49|          9|   32|        288|
    |grp_fu_732_p1                                    |  65|         12|   32|        384|
    |grp_fu_737_p0                                    |  54|         10|   32|        320|
    |grp_fu_737_p1                                    |  65|         12|   32|        384|
    |grp_fu_742_p0                                    |  54|         10|   32|        320|
    |grp_fu_742_p1                                    |  65|         13|   32|        416|
    |grp_fu_746_p0                                    |  37|          7|   32|        224|
    |grp_fu_746_p1                                    |  65|         13|   32|        416|
    |grp_fu_750_p0                                    |  54|         10|   32|        320|
    |grp_fu_750_p1                                    |  65|         13|   32|        416|
    |grp_fu_755_p0                                    |  54|         10|   32|        320|
    |grp_fu_755_p1                                    |  65|         13|   32|        416|
    |line_buf_address0                                |  65|         13|    7|         91|
    |line_buf_address1                                |  65|         13|    7|         91|
    |point1_o76_blk_n                                 |   9|          2|    1|          2|
    |px_fu_148                                        |   9|          2|    3|          6|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |1111|        220|  829|       5375|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  12|   0|   12|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_window_buf_2_0_0_0_reg_588  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_window_buf_2_0_1_reg_600    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_window_buf_2_0_2_0_reg_612  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_window_buf_2_0_3_reg_624    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_window_buf_2_1_0_0_reg_636  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_window_buf_2_1_1_reg_648    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_window_buf_2_1_2_0_reg_660  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_window_buf_2_1_3_reg_672    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_window_buf_2_2_0_0_reg_684  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_window_buf_2_2_1_reg_696    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_window_buf_2_2_2_0_reg_708  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_window_buf_2_2_3_reg_720    |  32|   0|   32|          0|
    |brmerge56_0_reg_1540                             |   1|   0|    1|          0|
    |brmerge56_2_reg_1544                             |   1|   0|    1|          0|
    |empty_111_reg_1514                               |   5|   0|    5|          0|
    |icmp_ln64_reg_1510                               |   1|   0|    1|          0|
    |mul_0_0_1_reg_1663                               |  32|   0|   32|          0|
    |mul_0_1_1_reg_1813                               |  32|   0|   32|          0|
    |mul_0_1_2_reg_1843                               |  32|   0|   32|          0|
    |mul_0_1_reg_1763                                 |  32|   0|   32|          0|
    |mul_0_2_1_reg_1738                               |  32|   0|   32|          0|
    |mul_0_2_2_reg_1828                               |  32|   0|   32|          0|
    |mul_0_2_reg_1638                                 |  32|   0|   32|          0|
    |mul_1_0_1_reg_1668                               |  32|   0|   32|          0|
    |mul_1_1_1_reg_1818                               |  32|   0|   32|          0|
    |mul_1_1_2_reg_1848                               |  32|   0|   32|          0|
    |mul_1_1_reg_1768                                 |  32|   0|   32|          0|
    |mul_1_2_1_reg_1773                               |  32|   0|   32|          0|
    |mul_1_2_2_reg_1853                               |  32|   0|   32|          0|
    |mul_1_2_reg_1673                                 |  32|   0|   32|          0|
    |mul_2_0_1_reg_1688                               |  32|   0|   32|          0|
    |mul_2_1_1_reg_1833                               |  32|   0|   32|          0|
    |mul_2_1_2_reg_1858                               |  32|   0|   32|          0|
    |mul_2_1_reg_1788                                 |  32|   0|   32|          0|
    |mul_2_2_1_reg_1793                               |  32|   0|   32|          0|
    |mul_2_2_2_reg_1863                               |  32|   0|   32|          0|
    |mul_2_2_reg_1693                                 |  32|   0|   32|          0|
    |mul_3_0_1_reg_1698                               |  32|   0|   32|          0|
    |mul_3_1_1_reg_1838                               |  32|   0|   32|          0|
    |mul_3_1_2_reg_1868                               |  32|   0|   32|          0|
    |mul_3_1_reg_1798                                 |  32|   0|   32|          0|
    |mul_3_2_1_reg_1823                               |  32|   0|   32|          0|
    |mul_3_2_2_reg_1873                               |  32|   0|   32|          0|
    |mul_3_2_reg_1723                                 |  32|   0|   32|          0|
    |out_5_2_2_1_reg_1878                             |  32|   0|   32|          0|
    |out_5_3_2_1_reg_1883                             |  32|   0|   32|          0|
    |px_fu_148                                        |   3|   0|    3|          0|
    |reg_770                                          |  32|   0|   32|          0|
    |reg_776                                          |  32|   0|   32|          0|
    |reg_782                                          |  32|   0|   32|          0|
    |reg_786                                          |  32|   0|   32|          0|
    |reg_792                                          |  32|   0|   32|          0|
    |reg_798                                          |  32|   0|   32|          0|
    |reg_804                                          |  32|   0|   32|          0|
    |reg_810                                          |  32|   0|   32|          0|
    |reg_816                                          |  32|   0|   32|          0|
    |reg_822                                          |  32|   0|   32|          0|
    |reg_828                                          |  32|   0|   32|          0|
    |reg_834                                          |  32|   0|   32|          0|
    |reg_840                                          |  32|   0|   32|          0|
    |reg_845                                          |  32|   0|   32|          0|
    |reg_850                                          |  32|   0|   32|          0|
    |reg_855                                          |  32|   0|   32|          0|
    |reg_861                                          |  32|   0|   32|          0|
    |reg_866                                          |  32|   0|   32|          0|
    |reg_871                                          |  32|   0|   32|          0|
    |reg_876                                          |  32|   0|   32|          0|
    |reg_881                                          |  32|   0|   32|          0|
    |reg_887                                          |  32|   0|   32|          0|
    |reg_893                                          |  32|   0|   32|          0|
    |reg_898                                          |  32|   0|   32|          0|
    |reg_904                                          |  32|   0|   32|          0|
    |reg_909                                          |  32|   0|   32|          0|
    |tmp_19_reg_1520                                  |   5|   0|    7|          2|
    |tmp_20_reg_1558                                  |   5|   0|    7|          2|
    |tmp_21_reg_1598                                  |   5|   0|    7|          2|
    |window_buf_2_0_1_reg_600                         |  32|   0|   32|          0|
    |window_buf_2_0_3_reg_624                         |  32|   0|   32|          0|
    |window_buf_2_1_1_reg_648                         |  32|   0|   32|          0|
    |window_buf_2_1_3_reg_672                         |  32|   0|   32|          0|
    |window_buf_2_2_1_reg_696                         |  32|   0|   32|          0|
    |icmp_ln64_reg_1510                               |  64|  32|    1|          0|
    |mul_0_2_1_reg_1738                               |  64|  32|   32|          0|
    |mul_0_2_2_reg_1828                               |  64|  32|   32|          0|
    |mul_0_2_reg_1638                                 |  64|  32|   32|          0|
    |mul_1_2_1_reg_1773                               |  64|  32|   32|          0|
    |mul_1_2_2_reg_1853                               |  64|  32|   32|          0|
    |mul_1_2_reg_1673                                 |  64|  32|   32|          0|
    |mul_2_2_1_reg_1793                               |  64|  32|   32|          0|
    |mul_2_2_2_reg_1863                               |  64|  32|   32|          0|
    |mul_2_2_reg_1693                                 |  64|  32|   32|          0|
    |mul_3_2_1_reg_1823                               |  64|  32|   32|          0|
    |mul_3_2_2_reg_1873                               |  64|  32|   32|          0|
    |mul_3_2_reg_1723                                 |  64|  32|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |3213| 416| 2772|          6|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_64_12|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_64_12|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_64_12|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_64_12|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_64_12|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_64_12|  return value|
|point1_o76_dout            |   in|   32|     ap_fifo|                                              point1_o76|       pointer|
|point1_o76_num_data_valid  |   in|    2|     ap_fifo|                                              point1_o76|       pointer|
|point1_o76_fifo_cap        |   in|    2|     ap_fifo|                                              point1_o76|       pointer|
|point1_o76_empty_n         |   in|    1|     ap_fifo|                                              point1_o76|       pointer|
|point1_o76_read            |  out|    1|     ap_fifo|                                              point1_o76|       pointer|
|weights_load               |   in|   32|     ap_none|                                            weights_load|        scalar|
|weights_load_71            |   in|   32|     ap_none|                                         weights_load_71|        scalar|
|weights_load_72            |   in|   32|     ap_none|                                         weights_load_72|        scalar|
|weights_load_73            |   in|   32|     ap_none|                                         weights_load_73|        scalar|
|weights_load_74            |   in|   32|     ap_none|                                         weights_load_74|        scalar|
|weights_load_75            |   in|   32|     ap_none|                                         weights_load_75|        scalar|
|weights_load_76            |   in|   32|     ap_none|                                         weights_load_76|        scalar|
|weights_load_77            |   in|   32|     ap_none|                                         weights_load_77|        scalar|
|weights_load_78            |   in|   32|     ap_none|                                         weights_load_78|        scalar|
|depth2_o77_din             |  out|   32|     ap_fifo|                                              depth2_o77|       pointer|
|depth2_o77_num_data_valid  |   in|    2|     ap_fifo|                                              depth2_o77|       pointer|
|depth2_o77_fifo_cap        |   in|    2|     ap_fifo|                                              depth2_o77|       pointer|
|depth2_o77_full_n          |   in|    1|     ap_fifo|                                              depth2_o77|       pointer|
|depth2_o77_write           |  out|    1|     ap_fifo|                                              depth2_o77|       pointer|
|weights_load_79            |   in|   32|     ap_none|                                         weights_load_79|        scalar|
|weights_load_80            |   in|   32|     ap_none|                                         weights_load_80|        scalar|
|weights_load_81            |   in|   32|     ap_none|                                         weights_load_81|        scalar|
|weights_load_82            |   in|   32|     ap_none|                                         weights_load_82|        scalar|
|weights_load_83            |   in|   32|     ap_none|                                         weights_load_83|        scalar|
|weights_load_84            |   in|   32|     ap_none|                                         weights_load_84|        scalar|
|weights_load_85            |   in|   32|     ap_none|                                         weights_load_85|        scalar|
|weights_load_86            |   in|   32|     ap_none|                                         weights_load_86|        scalar|
|weights_load_87            |   in|   32|     ap_none|                                         weights_load_87|        scalar|
|weights_load_88            |   in|   32|     ap_none|                                         weights_load_88|        scalar|
|weights_load_89            |   in|   32|     ap_none|                                         weights_load_89|        scalar|
|weights_load_90            |   in|   32|     ap_none|                                         weights_load_90|        scalar|
|weights_load_91            |   in|   32|     ap_none|                                         weights_load_91|        scalar|
|weights_load_92            |   in|   32|     ap_none|                                         weights_load_92|        scalar|
|weights_load_93            |   in|   32|     ap_none|                                         weights_load_93|        scalar|
|weights_load_94            |   in|   32|     ap_none|                                         weights_load_94|        scalar|
|weights_load_95            |   in|   32|     ap_none|                                         weights_load_95|        scalar|
|weights_load_96            |   in|   32|     ap_none|                                         weights_load_96|        scalar|
|weights_load_97            |   in|   32|     ap_none|                                         weights_load_97|        scalar|
|weights_load_98            |   in|   32|     ap_none|                                         weights_load_98|        scalar|
|weights_load_99            |   in|   32|     ap_none|                                         weights_load_99|        scalar|
|weights_load_100           |   in|   32|     ap_none|                                        weights_load_100|        scalar|
|weights_load_101           |   in|   32|     ap_none|                                        weights_load_101|        scalar|
|weights_load_102           |   in|   32|     ap_none|                                        weights_load_102|        scalar|
|weights_load_103           |   in|   32|     ap_none|                                        weights_load_103|        scalar|
|weights_load_104           |   in|   32|     ap_none|                                        weights_load_104|        scalar|
|weights_load_105           |   in|   32|     ap_none|                                        weights_load_105|        scalar|
|cmp162                     |   in|    1|     ap_none|                                                  cmp162|        scalar|
|line_buf_address0          |  out|    7|   ap_memory|                                                line_buf|         array|
|line_buf_ce0               |  out|    1|   ap_memory|                                                line_buf|         array|
|line_buf_q0                |   in|   32|   ap_memory|                                                line_buf|         array|
|line_buf_address1          |  out|    7|   ap_memory|                                                line_buf|         array|
|line_buf_ce1               |  out|    1|   ap_memory|                                                line_buf|         array|
|line_buf_q1                |   in|   32|   ap_memory|                                                line_buf|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

