{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598190566911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598190566916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 21:49:26 2020 " "Processing started: Sun Aug 23 21:49:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598190566916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190566916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_top -c cpu_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_top -c cpu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190566916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598190567277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598190567277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_reg " "Found entity 1: mem_reg" {  } { { "../memu/mem_reg/mem_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl " "Found entity 1: mem_ctrl" {  } { { "../memu/mem_ctrl/mem_ctrl.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_reg " "Found entity 1: ex_reg" {  } { { "../exu/ex_reg/ex_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/exu/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/exu/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../exu/alu/alu.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/id_reg/id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/id_reg/id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_reg " "Found entity 1: id_reg" {  } { { "../idu/id_reg/id_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/decoder/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/decoder/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../idu/decoder/decoder.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_if " "Found entity 1: bus_if" {  } { { "../ifu/bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_reg " "Found entity 1: if_reg" {  } { { "../ifu/if_reg/if_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ctrl " "Found entity 1: cpu_ctrl" {  } { { "../cpu_ctrl/cpu_ctrl.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/memu/memu_top/memu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 memu_top " "Found entity 1: memu_top" {  } { { "../memu/memu_top/memu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/gpr/gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/gpr/gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpr " "Found entity 1: gpr" {  } { { "../gpr/gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/exu/exu_top/exu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 exu_top " "Found entity 1: exu_top" {  } { { "../exu/exu_top/exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/spm/spm.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/spm/spm.v" { { "Info" "ISGN_ENTITY_NAME" "1 spm " "Found entity 1: spm" {  } { { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/idu_top/idu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 idu_top " "Found entity 1: idu_top" {  } { { "../idu/idu_top/idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_top " "Found entity 1: ifu_top" {  } { { "../ifu/ifu_top/ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spm/dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file spm/dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190574762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190574762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_top " "Elaborating entity \"cpu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598190574882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_top ifu_top:ifu_top_0 " "Elaborating entity \"ifu_top\" for hierarchy \"ifu_top:ifu_top_0\"" {  } { { "cpu_top.v" "ifu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190574902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_if ifu_top:ifu_top_0\|bus_if:bus_if_0 " "Elaborating entity \"bus_if\" for hierarchy \"ifu_top:ifu_top_0\|bus_if:bus_if_0\"" {  } { { "../ifu/ifu_top/ifu_top.v" "bus_if_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190574911 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus_if.v(126) " "Verilog HDL Case Statement information at bus_if.v(126): all case item expressions in this case statement are onehot" {  } { { "../ifu/bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598190574921 "|cpu_top|ifu_top:ifu_top_0|bus_if:bus_if_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_reg ifu_top:ifu_top_0\|if_reg:if_reg_0 " "Elaborating entity \"if_reg\" for hierarchy \"ifu_top:ifu_top_0\|if_reg:if_reg_0\"" {  } { { "../ifu/ifu_top/ifu_top.v" "if_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190574923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idu_top idu_top:idu_top_0 " "Elaborating entity \"idu_top\" for hierarchy \"idu_top:idu_top_0\"" {  } { { "cpu_top.v" "idu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190574933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder idu_top:idu_top_0\|decoder:decode_0 " "Elaborating entity \"decoder\" for hierarchy \"idu_top:idu_top_0\|decoder:decode_0\"" {  } { { "../idu/idu_top/idu_top.v" "decode_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190574943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_reg idu_top:idu_top_0\|id_reg:id_reg_0 " "Elaborating entity \"id_reg\" for hierarchy \"idu_top:idu_top_0\|id_reg:id_reg_0\"" {  } { { "../idu/idu_top/idu_top.v" "id_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spm spm:spm_0 " "Elaborating entity \"spm\" for hierarchy \"spm:spm_0\"" {  } { { "cpu_top.v" "spm_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram spm:spm_0\|dual_port_ram:spm " "Elaborating entity \"dual_port_ram\" for hierarchy \"spm:spm_0\|dual_port_ram:spm\"" {  } { { "../spm/spm.v" "spm" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\"" {  } { { "spm/dual_port_ram.v" "altsyncram_component" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\"" {  } { { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component " "Instantiated megafunction \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598190575196 ""}  } { { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598190575196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mlg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mlg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mlg2 " "Found entity 1: altsyncram_mlg2" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598190575262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190575262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mlg2 spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated " "Elaborating entity \"altsyncram_mlg2\" for hierarchy \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu_top exu_top:exu_top_0 " "Elaborating entity \"exu_top\" for hierarchy \"exu_top:exu_top_0\"" {  } { { "cpu_top.v" "exu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_reg exu_top:exu_top_0\|ex_reg:ex_reg_0 " "Elaborating entity \"ex_reg\" for hierarchy \"exu_top:exu_top_0\|ex_reg:ex_reg_0\"" {  } { { "../exu/exu_top/exu_top.v" "ex_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu exu_top:exu_top_0\|alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"exu_top:exu_top_0\|alu:alu_0\"" {  } { { "../exu/exu_top/exu_top.v" "alu_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpr gpr:gpr_0 " "Elaborating entity \"gpr\" for hierarchy \"gpr:gpr_0\"" {  } { { "cpu_top.v" "gpr_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575308 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i gpr.v(49) " "Verilog HDL Always Construct warning at gpr.v(49): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../gpr/gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598190575321 "|cpu_top|gpr:gpr_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memu_top memu_top:memu_top_0 " "Elaborating entity \"memu_top\" for hierarchy \"memu_top:memu_top_0\"" {  } { { "cpu_top.v" "memu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl memu_top:memu_top_0\|mem_ctrl:mem_ctrl_0 " "Elaborating entity \"mem_ctrl\" for hierarchy \"memu_top:memu_top_0\|mem_ctrl:mem_ctrl_0\"" {  } { { "../memu/memu_top/memu_top.v" "mem_ctrl_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575334 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_ctrl.v(71) " "Verilog HDL Case Statement information at mem_ctrl.v(71): all case item expressions in this case statement are onehot" {  } { { "../memu/mem_ctrl/mem_ctrl.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598190575342 "|cpu_top|memu_top:memu_top_0|mem_ctrl:mem_ctrl_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_reg memu_top:memu_top_0\|mem_reg:mem_reg_0 " "Elaborating entity \"mem_reg\" for hierarchy \"memu_top:memu_top_0\|mem_reg:mem_reg_0\"" {  } { { "../memu/memu_top/memu_top.v" "mem_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ctrl cpu_ctrl:cpu_ctrl_0 " "Elaborating entity \"cpu_ctrl\" for hierarchy \"cpu_ctrl:cpu_ctrl_0\"" {  } { { "cpu_top.v" "cpu_ctrl_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190575354 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[16\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 616 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[17\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[0\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[18\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[19\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[1\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[20\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 760 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[21\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 796 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[22\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[23\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 868 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[2\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[24\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 904 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[25\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[26\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 976 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[27\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 1012 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[28\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 1048 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[29\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 1084 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[30\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[31\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[3\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[4\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 184 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[5\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[6\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[7\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[8\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[9\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[10\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[11\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[12\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[13\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[14\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[15\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579045 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1598190579045 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1598190579045 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[16\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 616 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[17\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[0\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[18\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[19\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[1\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[20\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 760 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[21\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 796 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[22\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[23\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 868 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[2\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[24\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 904 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[25\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[26\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 976 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[27\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 1012 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[28\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 1048 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[29\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 1084 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[30\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[31\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[3\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[4\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 184 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[5\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[6\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[7\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[8\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[9\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[10\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[11\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[12\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[13\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[14\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[15\] " "Synthesized away node \"spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/db/altsyncram_mlg2.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579071 "|cpu_top|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1598190579071 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1598190579071 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598190579193 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_req_ VCC " "Pin \"if_bus_req_\" is stuck at VCC" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_req_"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[0\] GND " "Pin \"if_bus_addr\[0\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[1\] GND " "Pin \"if_bus_addr\[1\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[2\] GND " "Pin \"if_bus_addr\[2\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[3\] GND " "Pin \"if_bus_addr\[3\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[4\] GND " "Pin \"if_bus_addr\[4\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[5\] GND " "Pin \"if_bus_addr\[5\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[6\] GND " "Pin \"if_bus_addr\[6\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[7\] GND " "Pin \"if_bus_addr\[7\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[8\] GND " "Pin \"if_bus_addr\[8\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[9\] GND " "Pin \"if_bus_addr\[9\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[10\] GND " "Pin \"if_bus_addr\[10\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[11\] GND " "Pin \"if_bus_addr\[11\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[12\] GND " "Pin \"if_bus_addr\[12\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[13\] GND " "Pin \"if_bus_addr\[13\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[14\] GND " "Pin \"if_bus_addr\[14\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[15\] GND " "Pin \"if_bus_addr\[15\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[16\] GND " "Pin \"if_bus_addr\[16\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[17\] GND " "Pin \"if_bus_addr\[17\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[18\] GND " "Pin \"if_bus_addr\[18\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[19\] GND " "Pin \"if_bus_addr\[19\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[20\] GND " "Pin \"if_bus_addr\[20\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[21\] GND " "Pin \"if_bus_addr\[21\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[22\] GND " "Pin \"if_bus_addr\[22\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[23\] GND " "Pin \"if_bus_addr\[23\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[24\] GND " "Pin \"if_bus_addr\[24\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[25\] GND " "Pin \"if_bus_addr\[25\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[26\] GND " "Pin \"if_bus_addr\[26\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[27\] GND " "Pin \"if_bus_addr\[27\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[28\] GND " "Pin \"if_bus_addr\[28\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_addr\[29\] GND " "Pin \"if_bus_addr\[29\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_addr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_as_ VCC " "Pin \"if_bus_as_\" is stuck at VCC" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_as_"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_rw GND " "Pin \"if_bus_rw\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[0\] GND " "Pin \"if_bus_wr_data\[0\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[1\] GND " "Pin \"if_bus_wr_data\[1\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[2\] GND " "Pin \"if_bus_wr_data\[2\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[3\] GND " "Pin \"if_bus_wr_data\[3\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[4\] GND " "Pin \"if_bus_wr_data\[4\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[5\] GND " "Pin \"if_bus_wr_data\[5\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[6\] GND " "Pin \"if_bus_wr_data\[6\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[7\] GND " "Pin \"if_bus_wr_data\[7\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[8\] GND " "Pin \"if_bus_wr_data\[8\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[9\] GND " "Pin \"if_bus_wr_data\[9\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[10\] GND " "Pin \"if_bus_wr_data\[10\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[11\] GND " "Pin \"if_bus_wr_data\[11\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[12\] GND " "Pin \"if_bus_wr_data\[12\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[13\] GND " "Pin \"if_bus_wr_data\[13\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[14\] GND " "Pin \"if_bus_wr_data\[14\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[15\] GND " "Pin \"if_bus_wr_data\[15\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[16\] GND " "Pin \"if_bus_wr_data\[16\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[17\] GND " "Pin \"if_bus_wr_data\[17\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[18\] GND " "Pin \"if_bus_wr_data\[18\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[19\] GND " "Pin \"if_bus_wr_data\[19\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[20\] GND " "Pin \"if_bus_wr_data\[20\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[21\] GND " "Pin \"if_bus_wr_data\[21\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[22\] GND " "Pin \"if_bus_wr_data\[22\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[23\] GND " "Pin \"if_bus_wr_data\[23\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[24\] GND " "Pin \"if_bus_wr_data\[24\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[25\] GND " "Pin \"if_bus_wr_data\[25\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[26\] GND " "Pin \"if_bus_wr_data\[26\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[27\] GND " "Pin \"if_bus_wr_data\[27\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[28\] GND " "Pin \"if_bus_wr_data\[28\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[29\] GND " "Pin \"if_bus_wr_data\[29\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[30\] GND " "Pin \"if_bus_wr_data\[30\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_bus_wr_data\[31\] GND " "Pin \"if_bus_wr_data\[31\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|if_bus_wr_data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_req_ VCC " "Pin \"mem_bus_req_\" is stuck at VCC" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_req_"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[0\] GND " "Pin \"mem_bus_addr\[0\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[1\] GND " "Pin \"mem_bus_addr\[1\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[2\] GND " "Pin \"mem_bus_addr\[2\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[3\] GND " "Pin \"mem_bus_addr\[3\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[4\] GND " "Pin \"mem_bus_addr\[4\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[5\] GND " "Pin \"mem_bus_addr\[5\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[6\] GND " "Pin \"mem_bus_addr\[6\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[7\] GND " "Pin \"mem_bus_addr\[7\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[8\] GND " "Pin \"mem_bus_addr\[8\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[9\] GND " "Pin \"mem_bus_addr\[9\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[10\] GND " "Pin \"mem_bus_addr\[10\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[11\] GND " "Pin \"mem_bus_addr\[11\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[12\] GND " "Pin \"mem_bus_addr\[12\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[13\] GND " "Pin \"mem_bus_addr\[13\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[14\] GND " "Pin \"mem_bus_addr\[14\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[15\] GND " "Pin \"mem_bus_addr\[15\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[16\] GND " "Pin \"mem_bus_addr\[16\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[17\] GND " "Pin \"mem_bus_addr\[17\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[18\] GND " "Pin \"mem_bus_addr\[18\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[19\] GND " "Pin \"mem_bus_addr\[19\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[20\] GND " "Pin \"mem_bus_addr\[20\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[21\] GND " "Pin \"mem_bus_addr\[21\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[22\] GND " "Pin \"mem_bus_addr\[22\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[23\] GND " "Pin \"mem_bus_addr\[23\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[24\] GND " "Pin \"mem_bus_addr\[24\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[25\] GND " "Pin \"mem_bus_addr\[25\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[26\] GND " "Pin \"mem_bus_addr\[26\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[27\] GND " "Pin \"mem_bus_addr\[27\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[28\] GND " "Pin \"mem_bus_addr\[28\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_addr\[29\] GND " "Pin \"mem_bus_addr\[29\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_addr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_as_ VCC " "Pin \"mem_bus_as_\" is stuck at VCC" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_as_"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_rw GND " "Pin \"mem_bus_rw\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[0\] GND " "Pin \"mem_bus_wr_data\[0\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[1\] GND " "Pin \"mem_bus_wr_data\[1\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[2\] GND " "Pin \"mem_bus_wr_data\[2\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[3\] GND " "Pin \"mem_bus_wr_data\[3\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[4\] GND " "Pin \"mem_bus_wr_data\[4\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[5\] GND " "Pin \"mem_bus_wr_data\[5\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[6\] GND " "Pin \"mem_bus_wr_data\[6\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[7\] GND " "Pin \"mem_bus_wr_data\[7\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[8\] GND " "Pin \"mem_bus_wr_data\[8\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[9\] GND " "Pin \"mem_bus_wr_data\[9\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[10\] GND " "Pin \"mem_bus_wr_data\[10\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[11\] GND " "Pin \"mem_bus_wr_data\[11\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[12\] GND " "Pin \"mem_bus_wr_data\[12\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[13\] GND " "Pin \"mem_bus_wr_data\[13\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[14\] GND " "Pin \"mem_bus_wr_data\[14\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[15\] GND " "Pin \"mem_bus_wr_data\[15\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[16\] GND " "Pin \"mem_bus_wr_data\[16\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[17\] GND " "Pin \"mem_bus_wr_data\[17\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[18\] GND " "Pin \"mem_bus_wr_data\[18\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[19\] GND " "Pin \"mem_bus_wr_data\[19\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[20\] GND " "Pin \"mem_bus_wr_data\[20\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[21\] GND " "Pin \"mem_bus_wr_data\[21\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[22\] GND " "Pin \"mem_bus_wr_data\[22\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[23\] GND " "Pin \"mem_bus_wr_data\[23\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[24\] GND " "Pin \"mem_bus_wr_data\[24\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[25\] GND " "Pin \"mem_bus_wr_data\[25\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[26\] GND " "Pin \"mem_bus_wr_data\[26\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[27\] GND " "Pin \"mem_bus_wr_data\[27\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[28\] GND " "Pin \"mem_bus_wr_data\[28\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[29\] GND " "Pin \"mem_bus_wr_data\[29\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[30\] GND " "Pin \"mem_bus_wr_data\[30\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_bus_wr_data\[31\] GND " "Pin \"mem_bus_wr_data\[31\]\" is stuck at GND" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598190579213 "|cpu_top|mem_bus_wr_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598190579213 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598190579252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598190579589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598190579589 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "79 " "Design contains 79 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_grnt_ " "No output dependent on input pin \"if_bus_grnt_\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_grnt_"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rdy_ " "No output dependent on input pin \"mem_bus_rdy_\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rdy_"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_grnt_ " "No output dependent on input pin \"mem_bus_grnt_\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_grnt_"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rdy_ " "No output dependent on input pin \"if_bus_rdy_\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rdy_"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq\[0\] " "No output dependent on input pin \"irq\[0\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|irq[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq\[1\] " "No output dependent on input pin \"irq\[1\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|irq[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq\[2\] " "No output dependent on input pin \"irq\[2\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|irq[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq\[3\] " "No output dependent on input pin \"irq\[3\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|irq[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq\[4\] " "No output dependent on input pin \"irq\[4\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|irq[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq\[5\] " "No output dependent on input pin \"irq\[5\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|irq[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq\[6\] " "No output dependent on input pin \"irq\[6\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|irq[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq\[7\] " "No output dependent on input pin \"irq\[7\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|irq[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[20\] " "No output dependent on input pin \"if_bus_rd_data\[20\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[19\] " "No output dependent on input pin \"if_bus_rd_data\[19\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[18\] " "No output dependent on input pin \"if_bus_rd_data\[18\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[17\] " "No output dependent on input pin \"if_bus_rd_data\[17\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[16\] " "No output dependent on input pin \"if_bus_rd_data\[16\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[25\] " "No output dependent on input pin \"if_bus_rd_data\[25\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[24\] " "No output dependent on input pin \"if_bus_rd_data\[24\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[23\] " "No output dependent on input pin \"if_bus_rd_data\[23\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[22\] " "No output dependent on input pin \"if_bus_rd_data\[22\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[21\] " "No output dependent on input pin \"if_bus_rd_data\[21\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[26\] " "No output dependent on input pin \"if_bus_rd_data\[26\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[27\] " "No output dependent on input pin \"if_bus_rd_data\[27\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[28\] " "No output dependent on input pin \"if_bus_rd_data\[28\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[29\] " "No output dependent on input pin \"if_bus_rd_data\[29\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[30\] " "No output dependent on input pin \"if_bus_rd_data\[30\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[15\] " "No output dependent on input pin \"if_bus_rd_data\[15\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[31\] " "No output dependent on input pin \"if_bus_rd_data\[31\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[14\] " "No output dependent on input pin \"if_bus_rd_data\[14\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[13\] " "No output dependent on input pin \"if_bus_rd_data\[13\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[12\] " "No output dependent on input pin \"if_bus_rd_data\[12\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[11\] " "No output dependent on input pin \"if_bus_rd_data\[11\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[16\] " "No output dependent on input pin \"mem_bus_rd_data\[16\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[17\] " "No output dependent on input pin \"mem_bus_rd_data\[17\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[0\] " "No output dependent on input pin \"mem_bus_rd_data\[0\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[0\] " "No output dependent on input pin \"if_bus_rd_data\[0\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[18\] " "No output dependent on input pin \"mem_bus_rd_data\[18\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[19\] " "No output dependent on input pin \"mem_bus_rd_data\[19\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[1\] " "No output dependent on input pin \"mem_bus_rd_data\[1\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[1\] " "No output dependent on input pin \"if_bus_rd_data\[1\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[20\] " "No output dependent on input pin \"mem_bus_rd_data\[20\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[21\] " "No output dependent on input pin \"mem_bus_rd_data\[21\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[22\] " "No output dependent on input pin \"mem_bus_rd_data\[22\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[23\] " "No output dependent on input pin \"mem_bus_rd_data\[23\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[2\] " "No output dependent on input pin \"mem_bus_rd_data\[2\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[2\] " "No output dependent on input pin \"if_bus_rd_data\[2\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[24\] " "No output dependent on input pin \"mem_bus_rd_data\[24\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[25\] " "No output dependent on input pin \"mem_bus_rd_data\[25\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[26\] " "No output dependent on input pin \"mem_bus_rd_data\[26\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[27\] " "No output dependent on input pin \"mem_bus_rd_data\[27\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[28\] " "No output dependent on input pin \"mem_bus_rd_data\[28\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[29\] " "No output dependent on input pin \"mem_bus_rd_data\[29\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[30\] " "No output dependent on input pin \"mem_bus_rd_data\[30\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[31\] " "No output dependent on input pin \"mem_bus_rd_data\[31\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[3\] " "No output dependent on input pin \"mem_bus_rd_data\[3\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[3\] " "No output dependent on input pin \"if_bus_rd_data\[3\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[4\] " "No output dependent on input pin \"mem_bus_rd_data\[4\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[5\] " "No output dependent on input pin \"mem_bus_rd_data\[5\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[6\] " "No output dependent on input pin \"mem_bus_rd_data\[6\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[7\] " "No output dependent on input pin \"mem_bus_rd_data\[7\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[8\] " "No output dependent on input pin \"mem_bus_rd_data\[8\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[9\] " "No output dependent on input pin \"mem_bus_rd_data\[9\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[10\] " "No output dependent on input pin \"mem_bus_rd_data\[10\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[11\] " "No output dependent on input pin \"mem_bus_rd_data\[11\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[12\] " "No output dependent on input pin \"mem_bus_rd_data\[12\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[13\] " "No output dependent on input pin \"mem_bus_rd_data\[13\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[14\] " "No output dependent on input pin \"mem_bus_rd_data\[14\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_bus_rd_data\[15\] " "No output dependent on input pin \"mem_bus_rd_data\[15\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|mem_bus_rd_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[4\] " "No output dependent on input pin \"if_bus_rd_data\[4\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[5\] " "No output dependent on input pin \"if_bus_rd_data\[5\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[6\] " "No output dependent on input pin \"if_bus_rd_data\[6\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[7\] " "No output dependent on input pin \"if_bus_rd_data\[7\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[8\] " "No output dependent on input pin \"if_bus_rd_data\[8\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[9\] " "No output dependent on input pin \"if_bus_rd_data\[9\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_bus_rd_data\[10\] " "No output dependent on input pin \"if_bus_rd_data\[10\]\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|if_bus_rd_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_ " "No output dependent on input pin \"clk_\"" {  } { { "cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598190579764 "|cpu_top|clk_"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598190579764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "79 " "Implemented 79 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598190579767 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598190579767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598190579767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 282 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 282 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598190579814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 21:49:39 2020 " "Processing ended: Sun Aug 23 21:49:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598190579814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598190579814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598190579814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598190579814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598191029884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598191029889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 21:57:09 2020 " "Processing started: Sun Aug 23 21:57:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598191029889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1598191029889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp cpu_top -c cpu_top --netlist_type=sgate " "Command: quartus_npp cpu_top -c cpu_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1598191029889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1598191030016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598191030276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 21:57:10 2020 " "Processing ended: Sun Aug 23 21:57:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598191030276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598191030276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598191030276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1598191030276 ""}
