<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: RPU_SRAM1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__RPU__SRAM1.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RPU_SRAM1<div class="ingroups"><a class="el" href="group__rpu.html">Resource Protection Unit</a> &raquo; <a class="el" href="group__rpu__registers.html">RPU_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SRAM1 Protection Register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadf81e20742de9235b39067e2e3a1c8b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf81e20742de9235b39067e2e3a1c8b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gadf81e20742de9235b39067e2e3a1c8b4">MXC_F_RPU_SRAM1_DMA0ACNR_POS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gadf81e20742de9235b39067e2e3a1c8b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_DMA0ACNR Position. <br /></td></tr>
<tr class="separator:gadf81e20742de9235b39067e2e3a1c8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b150335f124858ed732fd38655e774b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b150335f124858ed732fd38655e774b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga7b150335f124858ed732fd38655e774b">MXC_F_RPU_SRAM1_DMA0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_DMA0ACNR_POS))</td></tr>
<tr class="memdesc:ga7b150335f124858ed732fd38655e774b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_DMA0ACNR Mask. <br /></td></tr>
<tr class="separator:ga7b150335f124858ed732fd38655e774b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404fb1630796efbe3a13b9ab2788cd8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga404fb1630796efbe3a13b9ab2788cd8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga404fb1630796efbe3a13b9ab2788cd8a">MXC_F_RPU_SRAM1_DMA0ACNW_POS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga404fb1630796efbe3a13b9ab2788cd8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_DMA0ACNW Position. <br /></td></tr>
<tr class="separator:ga404fb1630796efbe3a13b9ab2788cd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d37a6eafb598c04d462a88e41376b68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d37a6eafb598c04d462a88e41376b68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga4d37a6eafb598c04d462a88e41376b68">MXC_F_RPU_SRAM1_DMA0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_DMA0ACNW_POS))</td></tr>
<tr class="memdesc:ga4d37a6eafb598c04d462a88e41376b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_DMA0ACNW Mask. <br /></td></tr>
<tr class="separator:ga4d37a6eafb598c04d462a88e41376b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b796df01995d61bf4730974dec4ebc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9b796df01995d61bf4730974dec4ebc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gaa9b796df01995d61bf4730974dec4ebc">MXC_F_RPU_SRAM1_DMA1ACNR_POS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaa9b796df01995d61bf4730974dec4ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_DMA1ACNR Position. <br /></td></tr>
<tr class="separator:gaa9b796df01995d61bf4730974dec4ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5500958d33d70a33073c31bf1fca1997"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5500958d33d70a33073c31bf1fca1997"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga5500958d33d70a33073c31bf1fca1997">MXC_F_RPU_SRAM1_DMA1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_DMA1ACNR_POS))</td></tr>
<tr class="memdesc:ga5500958d33d70a33073c31bf1fca1997"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_DMA1ACNR Mask. <br /></td></tr>
<tr class="separator:ga5500958d33d70a33073c31bf1fca1997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga832a54b38bb9756be15bef9aebf6ea94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga832a54b38bb9756be15bef9aebf6ea94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga832a54b38bb9756be15bef9aebf6ea94">MXC_F_RPU_SRAM1_DMA1ACNW_POS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga832a54b38bb9756be15bef9aebf6ea94"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_DMA1ACNW Position. <br /></td></tr>
<tr class="separator:ga832a54b38bb9756be15bef9aebf6ea94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e7297aafc9f5bae38a3b0cc865e04aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e7297aafc9f5bae38a3b0cc865e04aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga9e7297aafc9f5bae38a3b0cc865e04aa">MXC_F_RPU_SRAM1_DMA1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_DMA1ACNW_POS))</td></tr>
<tr class="memdesc:ga9e7297aafc9f5bae38a3b0cc865e04aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_DMA1ACNW Mask. <br /></td></tr>
<tr class="separator:ga9e7297aafc9f5bae38a3b0cc865e04aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab710611c6de7d7f36cedea27c755cf55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab710611c6de7d7f36cedea27c755cf55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gab710611c6de7d7f36cedea27c755cf55">MXC_F_RPU_SRAM1_USBACNR_POS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gab710611c6de7d7f36cedea27c755cf55"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_USBACNR Position. <br /></td></tr>
<tr class="separator:gab710611c6de7d7f36cedea27c755cf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cef99e444f985ce6da17ea54f86679f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cef99e444f985ce6da17ea54f86679f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga8cef99e444f985ce6da17ea54f86679f">MXC_F_RPU_SRAM1_USBACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_USBACNR_POS))</td></tr>
<tr class="memdesc:ga8cef99e444f985ce6da17ea54f86679f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_USBACNR Mask. <br /></td></tr>
<tr class="separator:ga8cef99e444f985ce6da17ea54f86679f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89480bf94c1752660d1a99bfe46f1ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae89480bf94c1752660d1a99bfe46f1ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gae89480bf94c1752660d1a99bfe46f1ae">MXC_F_RPU_SRAM1_USBACNW_POS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gae89480bf94c1752660d1a99bfe46f1ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_USBACNW Position. <br /></td></tr>
<tr class="separator:gae89480bf94c1752660d1a99bfe46f1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1921f5e60c3fb6e2037ab56c77ba9555"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1921f5e60c3fb6e2037ab56c77ba9555"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga1921f5e60c3fb6e2037ab56c77ba9555">MXC_F_RPU_SRAM1_USBACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_USBACNW_POS))</td></tr>
<tr class="memdesc:ga1921f5e60c3fb6e2037ab56c77ba9555"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_USBACNW Mask. <br /></td></tr>
<tr class="separator:ga1921f5e60c3fb6e2037ab56c77ba9555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00063ac30eb855e4e81cbe02cf246252"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00063ac30eb855e4e81cbe02cf246252"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga00063ac30eb855e4e81cbe02cf246252">MXC_F_RPU_SRAM1_SYS0ACNR_POS</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga00063ac30eb855e4e81cbe02cf246252"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SYS0ACNR Position. <br /></td></tr>
<tr class="separator:ga00063ac30eb855e4e81cbe02cf246252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22a890d128a8f15a261b4a5c8b5d535"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa22a890d128a8f15a261b4a5c8b5d535"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gaa22a890d128a8f15a261b4a5c8b5d535">MXC_F_RPU_SRAM1_SYS0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SYS0ACNR_POS))</td></tr>
<tr class="memdesc:gaa22a890d128a8f15a261b4a5c8b5d535"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SYS0ACNR Mask. <br /></td></tr>
<tr class="separator:gaa22a890d128a8f15a261b4a5c8b5d535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9ed0b4258390a4837716894ea73769"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c9ed0b4258390a4837716894ea73769"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga4c9ed0b4258390a4837716894ea73769">MXC_F_RPU_SRAM1_SYS0ACNW_POS</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga4c9ed0b4258390a4837716894ea73769"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SYS0ACNW Position. <br /></td></tr>
<tr class="separator:ga4c9ed0b4258390a4837716894ea73769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02046edb8a2bcf9e5fc0bf1c70ec94fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02046edb8a2bcf9e5fc0bf1c70ec94fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga02046edb8a2bcf9e5fc0bf1c70ec94fb">MXC_F_RPU_SRAM1_SYS0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SYS0ACNW_POS))</td></tr>
<tr class="memdesc:ga02046edb8a2bcf9e5fc0bf1c70ec94fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SYS0ACNW Mask. <br /></td></tr>
<tr class="separator:ga02046edb8a2bcf9e5fc0bf1c70ec94fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ae40206252d9a5703a01c9486fe385"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9ae40206252d9a5703a01c9486fe385"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gad9ae40206252d9a5703a01c9486fe385">MXC_F_RPU_SRAM1_SYS1ACNR_POS</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gad9ae40206252d9a5703a01c9486fe385"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SYS1ACNR Position. <br /></td></tr>
<tr class="separator:gad9ae40206252d9a5703a01c9486fe385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf06af0a33195691695548c8a52ed539"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf06af0a33195691695548c8a52ed539"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gacf06af0a33195691695548c8a52ed539">MXC_F_RPU_SRAM1_SYS1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SYS1ACNR_POS))</td></tr>
<tr class="memdesc:gacf06af0a33195691695548c8a52ed539"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SYS1ACNR Mask. <br /></td></tr>
<tr class="separator:gacf06af0a33195691695548c8a52ed539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fbebe8f078cfb6cc790789a27097f8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fbebe8f078cfb6cc790789a27097f8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga7fbebe8f078cfb6cc790789a27097f8c">MXC_F_RPU_SRAM1_SYS1ACNW_POS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga7fbebe8f078cfb6cc790789a27097f8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SYS1ACNW Position. <br /></td></tr>
<tr class="separator:ga7fbebe8f078cfb6cc790789a27097f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75cae7aef9df14a257c3b9be2c09bdf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab75cae7aef9df14a257c3b9be2c09bdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gab75cae7aef9df14a257c3b9be2c09bdf">MXC_F_RPU_SRAM1_SYS1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SYS1ACNW_POS))</td></tr>
<tr class="memdesc:gab75cae7aef9df14a257c3b9be2c09bdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SYS1ACNW Mask. <br /></td></tr>
<tr class="separator:gab75cae7aef9df14a257c3b9be2c09bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e002cbce0b08775a4e8c99129892b20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e002cbce0b08775a4e8c99129892b20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga3e002cbce0b08775a4e8c99129892b20">MXC_F_RPU_SRAM1_SDMADACNR_POS</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga3e002cbce0b08775a4e8c99129892b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SDMADACNR Position. <br /></td></tr>
<tr class="separator:ga3e002cbce0b08775a4e8c99129892b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b735b96eab87dd60fa900e73010f957"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b735b96eab87dd60fa900e73010f957"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga0b735b96eab87dd60fa900e73010f957">MXC_F_RPU_SRAM1_SDMADACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SDMADACNR_POS))</td></tr>
<tr class="memdesc:ga0b735b96eab87dd60fa900e73010f957"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SDMADACNR Mask. <br /></td></tr>
<tr class="separator:ga0b735b96eab87dd60fa900e73010f957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfbc7314abba6e91b3aec2ece48052dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacfbc7314abba6e91b3aec2ece48052dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gacfbc7314abba6e91b3aec2ece48052dd">MXC_F_RPU_SRAM1_SDMADACNW_POS</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gacfbc7314abba6e91b3aec2ece48052dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SDMADACNW Position. <br /></td></tr>
<tr class="separator:gacfbc7314abba6e91b3aec2ece48052dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a13156427445181606187639520fca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7a13156427445181606187639520fca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gaf7a13156427445181606187639520fca">MXC_F_RPU_SRAM1_SDMADACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SDMADACNW_POS))</td></tr>
<tr class="memdesc:gaf7a13156427445181606187639520fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SDMADACNW Mask. <br /></td></tr>
<tr class="separator:gaf7a13156427445181606187639520fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad77c04d6e67114b1eaee48d28ac24a21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad77c04d6e67114b1eaee48d28ac24a21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gad77c04d6e67114b1eaee48d28ac24a21">MXC_F_RPU_SRAM1_SDMAIACNR_POS</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gad77c04d6e67114b1eaee48d28ac24a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SDMAIACNR Position. <br /></td></tr>
<tr class="separator:gad77c04d6e67114b1eaee48d28ac24a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899872a598d3bff3aaa42d8b9c200a45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga899872a598d3bff3aaa42d8b9c200a45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga899872a598d3bff3aaa42d8b9c200a45">MXC_F_RPU_SRAM1_SDMAIACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SDMAIACNR_POS))</td></tr>
<tr class="memdesc:ga899872a598d3bff3aaa42d8b9c200a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SDMAIACNR Mask. <br /></td></tr>
<tr class="separator:ga899872a598d3bff3aaa42d8b9c200a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e57c87242050c22d6b0f79f3422037"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59e57c87242050c22d6b0f79f3422037"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga59e57c87242050c22d6b0f79f3422037">MXC_F_RPU_SRAM1_SDMAIACNW_POS</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga59e57c87242050c22d6b0f79f3422037"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SDMAIACNW Position. <br /></td></tr>
<tr class="separator:ga59e57c87242050c22d6b0f79f3422037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48095f9491cca441de9f52dd457b34ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48095f9491cca441de9f52dd457b34ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga48095f9491cca441de9f52dd457b34ac">MXC_F_RPU_SRAM1_SDMAIACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SDMAIACNW_POS))</td></tr>
<tr class="memdesc:ga48095f9491cca441de9f52dd457b34ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SDMAIACNW Mask. <br /></td></tr>
<tr class="separator:ga48095f9491cca441de9f52dd457b34ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09080b174116b451b7ecf0a74894b516"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09080b174116b451b7ecf0a74894b516"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga09080b174116b451b7ecf0a74894b516">MXC_F_RPU_SRAM1_CRYPTOACNR_POS</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga09080b174116b451b7ecf0a74894b516"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_CRYPTOACNR Position. <br /></td></tr>
<tr class="separator:ga09080b174116b451b7ecf0a74894b516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822c9711a1fb4cc3fd565b845ba154ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga822c9711a1fb4cc3fd565b845ba154ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga822c9711a1fb4cc3fd565b845ba154ba">MXC_F_RPU_SRAM1_CRYPTOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_CRYPTOACNR_POS))</td></tr>
<tr class="memdesc:ga822c9711a1fb4cc3fd565b845ba154ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_CRYPTOACNR Mask. <br /></td></tr>
<tr class="separator:ga822c9711a1fb4cc3fd565b845ba154ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0304adbfe577aba1e27c40b6c1a8422c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0304adbfe577aba1e27c40b6c1a8422c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga0304adbfe577aba1e27c40b6c1a8422c">MXC_F_RPU_SRAM1_CRYPTOACNW_POS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga0304adbfe577aba1e27c40b6c1a8422c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_CRYPTOACNW Position. <br /></td></tr>
<tr class="separator:ga0304adbfe577aba1e27c40b6c1a8422c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22aebb7a56a82fce0aca69ebdb5927d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf22aebb7a56a82fce0aca69ebdb5927d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gaf22aebb7a56a82fce0aca69ebdb5927d">MXC_F_RPU_SRAM1_CRYPTOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_CRYPTOACNW_POS))</td></tr>
<tr class="memdesc:gaf22aebb7a56a82fce0aca69ebdb5927d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_CRYPTOACNW Mask. <br /></td></tr>
<tr class="separator:gaf22aebb7a56a82fce0aca69ebdb5927d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c15bc27aa4827285700075cc20e7ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0c15bc27aa4827285700075cc20e7ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gab0c15bc27aa4827285700075cc20e7ce">MXC_F_RPU_SRAM1_SDIOACNR_POS</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab0c15bc27aa4827285700075cc20e7ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SDIOACNR Position. <br /></td></tr>
<tr class="separator:gab0c15bc27aa4827285700075cc20e7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7047a832585fd5870dee832746c055"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd7047a832585fd5870dee832746c055"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#gabd7047a832585fd5870dee832746c055">MXC_F_RPU_SRAM1_SDIOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SDIOACNR_POS))</td></tr>
<tr class="memdesc:gabd7047a832585fd5870dee832746c055"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SDIOACNR Mask. <br /></td></tr>
<tr class="separator:gabd7047a832585fd5870dee832746c055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d5d9ebc95ecaff57208f9520b36ca5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32d5d9ebc95ecaff57208f9520b36ca5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga32d5d9ebc95ecaff57208f9520b36ca5">MXC_F_RPU_SRAM1_SDIOACNW_POS</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga32d5d9ebc95ecaff57208f9520b36ca5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SDIOACNW Position. <br /></td></tr>
<tr class="separator:ga32d5d9ebc95ecaff57208f9520b36ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117520396585a250e1963f75dc2c1719"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga117520396585a250e1963f75dc2c1719"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html#ga117520396585a250e1963f75dc2c1719">MXC_F_RPU_SRAM1_SDIOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM1_SDIOACNW_POS))</td></tr>
<tr class="memdesc:ga117520396585a250e1963f75dc2c1719"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1_SDIOACNW Mask. <br /></td></tr>
<tr class="separator:ga117520396585a250e1963f75dc2c1719"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
