
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004392    0.122261    0.043544    4.043544 ^ ena (in)
                                                         ena (net)
                      0.122261    0.000000    4.043544 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022952    0.413327    0.379320    4.422864 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.413327    0.000227    4.423091 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.028150    0.391273    0.251695    4.674786 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.391273    0.000118    4.674904 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004147    0.403692    0.305561    4.980465 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.403692    0.000017    4.980482 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.980482   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000080   20.309715 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.021217    0.089557    0.226720   20.536436 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.089557    0.000071   20.536507 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286507   clock uncertainty
                                  0.000000   20.286507   clock reconvergence pessimism
                                 -0.355184   19.931322   library setup time
                                             19.931322   data required time
---------------------------------------------------------------------------------------------
                                             19.931322   data required time
                                             -4.980482   data arrival time
---------------------------------------------------------------------------------------------
                                             14.950841   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004392    0.122261    0.043544    4.043544 ^ ena (in)
                                                         ena (net)
                      0.122261    0.000000    4.043544 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022952    0.413327    0.379320    4.422864 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.413327    0.000227    4.423091 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.028150    0.391273    0.251695    4.674786 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.391273    0.000122    4.674908 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006629    0.331306    0.285480    4.960388 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.331306    0.000072    4.960460 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.960460   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000080   20.309715 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.021217    0.089557    0.226720   20.536436 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.089557    0.000115   20.536551 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286552   clock uncertainty
                                  0.000000   20.286552   clock reconvergence pessimism
                                 -0.343844   19.942707   library setup time
                                             19.942707   data required time
---------------------------------------------------------------------------------------------
                                             19.942707   data required time
                                             -4.960460   data arrival time
---------------------------------------------------------------------------------------------
                                             14.982247   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004392    0.122261    0.043544    4.043544 ^ ena (in)
                                                         ena (net)
                      0.122261    0.000000    4.043544 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022952    0.413327    0.379320    4.422864 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.413327    0.000227    4.423091 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.028150    0.391273    0.251695    4.674786 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.391273    0.000050    4.674836 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003743    0.259617    0.236188    4.911025 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.259617    0.000011    4.911036 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.911036   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000080   20.309715 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.021217    0.089557    0.226720   20.536436 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.089557    0.000096   20.536531 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286531   clock uncertainty
                                  0.000000   20.286531   clock reconvergence pessimism
                                 -0.330771   19.955763   library setup time
                                             19.955763   data required time
---------------------------------------------------------------------------------------------
                                             19.955763   data required time
                                             -4.911036   data arrival time
---------------------------------------------------------------------------------------------
                                             15.044726   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004392    0.122261    0.043544    4.043544 ^ ena (in)
                                                         ena (net)
                      0.122261    0.000000    4.043544 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022952    0.413327    0.379320    4.422864 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.413327    0.000227    4.423091 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.028150    0.391273    0.251695    4.674786 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.391273    0.000147    4.674933 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003587    0.255557    0.233368    4.908301 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.255557    0.000008    4.908309 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.908309   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000080   20.309715 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.021217    0.089557    0.226720   20.536436 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.089557    0.000011   20.536446 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286448   clock uncertainty
                                  0.000000   20.286448   clock reconvergence pessimism
                                 -0.330025   19.956421   library setup time
                                             19.956421   data required time
---------------------------------------------------------------------------------------------
                                             19.956421   data required time
                                             -4.908309   data arrival time
---------------------------------------------------------------------------------------------
                                             15.048113   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004392    0.122261    0.043544    4.043544 ^ ena (in)
                                                         ena (net)
                      0.122261    0.000000    4.043544 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022952    0.413327    0.379320    4.422864 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.413327    0.000227    4.423091 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.028150    0.391273    0.251695    4.674786 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.391273    0.000091    4.674877 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003726    0.263997    0.224461    4.899337 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.263997    0.000012    4.899349 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.899349   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000080   20.309715 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.021217    0.089557    0.226720   20.536436 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.089557    0.000110   20.536545 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286547   clock uncertainty
                                  0.000000   20.286547   clock reconvergence pessimism
                                 -0.331575   19.954971   library setup time
                                             19.954971   data required time
---------------------------------------------------------------------------------------------
                                             19.954971   data required time
                                             -4.899349   data arrival time
---------------------------------------------------------------------------------------------
                                             15.055623   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004546    0.122445    0.045036    4.045035 ^ rst_n (in)
                                                         rst_n (net)
                      0.122445    0.000000    4.045035 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029217    0.519679    0.441962    4.486998 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.519679    0.000032    4.487030 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.075514    0.345821    0.491260    4.978291 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.345821    0.000254    4.978545 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.071559    0.328784    0.449655    5.428200 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.328784    0.000604    5.428804 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.428804   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000080   20.309715 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.021217    0.089557    0.226720   20.536436 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.089557    0.000096   20.536531 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286531   clock uncertainty
                                  0.000000   20.286531   clock reconvergence pessimism
                                  0.208989   20.495522   library recovery time
                                             20.495522   data required time
---------------------------------------------------------------------------------------------
                                             20.495522   data required time
                                             -5.428804   data arrival time
---------------------------------------------------------------------------------------------
                                             15.066718   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004546    0.122445    0.045036    4.045035 ^ rst_n (in)
                                                         rst_n (net)
                      0.122445    0.000000    4.045035 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029217    0.519679    0.441962    4.486998 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.519679    0.000032    4.487030 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.075514    0.345821    0.491260    4.978291 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.345821    0.000254    4.978545 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.071559    0.328784    0.449655    5.428200 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.328784    0.000567    5.428767 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.428767   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000080   20.309715 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.021217    0.089557    0.226720   20.536436 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.089557    0.000071   20.536507 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286507   clock uncertainty
                                  0.000000   20.286507   clock reconvergence pessimism
                                  0.208989   20.495497   library recovery time
                                             20.495497   data required time
---------------------------------------------------------------------------------------------
                                             20.495497   data required time
                                             -5.428767   data arrival time
---------------------------------------------------------------------------------------------
                                             15.066730   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004546    0.122445    0.045036    4.045035 ^ rst_n (in)
                                                         rst_n (net)
                      0.122445    0.000000    4.045035 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029217    0.519679    0.441962    4.486998 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.519679    0.000032    4.487030 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.075514    0.345821    0.491260    4.978291 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.345821    0.000254    4.978545 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.071559    0.328784    0.449655    5.428200 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.328784    0.000378    5.428579 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.428579   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000080   20.309715 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.021217    0.089557    0.226720   20.536436 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.089557    0.000110   20.536545 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286547   clock uncertainty
                                  0.000000   20.286547   clock reconvergence pessimism
                                  0.208989   20.495537   library recovery time
                                             20.495537   data required time
---------------------------------------------------------------------------------------------
                                             20.495537   data required time
                                             -5.428579   data arrival time
---------------------------------------------------------------------------------------------
                                             15.066957   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004546    0.122445    0.045036    4.045035 ^ rst_n (in)
                                                         rst_n (net)
                      0.122445    0.000000    4.045035 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029217    0.519679    0.441962    4.486998 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.519679    0.000032    4.487030 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.075514    0.345821    0.491260    4.978291 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.345821    0.000254    4.978545 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.071559    0.328784    0.449655    5.428200 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.328784    0.000182    5.428382 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.428382   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000080   20.309715 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.021217    0.089557    0.226720   20.536436 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.089557    0.000011   20.536446 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286448   clock uncertainty
                                  0.000000   20.286448   clock reconvergence pessimism
                                  0.208989   20.495438   library recovery time
                                             20.495438   data required time
---------------------------------------------------------------------------------------------
                                             20.495438   data required time
                                             -5.428382   data arrival time
---------------------------------------------------------------------------------------------
                                             15.067056   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004392    0.122261    0.043544    4.043544 ^ ena (in)
                                                         ena (net)
                      0.122261    0.000000    4.043544 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022952    0.413327    0.379320    4.422864 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.413327    0.000037    4.422901 ^ _214_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003765    0.141900    0.317529    4.740430 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.141900    0.000011    4.740441 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.740441   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000156   20.309792 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.020375    0.088787    0.226022   20.535814 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.088787    0.000039   20.535852 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.285854   clock uncertainty
                                  0.000000   20.285854   clock reconvergence pessimism
                                 -0.309323   19.976532   library setup time
                                             19.976532   data required time
---------------------------------------------------------------------------------------------
                                             19.976532   data required time
                                             -4.740441   data arrival time
---------------------------------------------------------------------------------------------
                                             15.236090   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004546    0.122445    0.045036    4.045035 ^ rst_n (in)
                                                         rst_n (net)
                      0.122445    0.000000    4.045035 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029217    0.519679    0.441962    4.486998 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.519679    0.000032    4.487030 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.075514    0.345821    0.491260    4.978291 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.345821    0.000582    4.978873 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.978873   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000156   20.309792 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.020375    0.088787    0.226022   20.535814 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.088787    0.000048   20.535862 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.285862   clock uncertainty
                                  0.000000   20.285862   clock reconvergence pessimism
                                  0.206248   20.492109   library recovery time
                                             20.492109   data required time
---------------------------------------------------------------------------------------------
                                             20.492109   data required time
                                             -4.978873   data arrival time
---------------------------------------------------------------------------------------------
                                             15.513237   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004546    0.122445    0.045036    4.045035 ^ rst_n (in)
                                                         rst_n (net)
                      0.122445    0.000000    4.045035 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029217    0.519679    0.441962    4.486998 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.519679    0.000032    4.487030 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.075514    0.345821    0.491260    4.978291 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.345821    0.000553    4.978843 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.978843   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000156   20.309792 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.020375    0.088787    0.226022   20.535814 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.088787    0.000050   20.535864 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.285864   clock uncertainty
                                  0.000000   20.285864   clock reconvergence pessimism
                                  0.206248   20.492111   library recovery time
                                             20.492111   data required time
---------------------------------------------------------------------------------------------
                                             20.492111   data required time
                                             -4.978843   data arrival time
---------------------------------------------------------------------------------------------
                                             15.513269   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004546    0.122445    0.045036    4.045035 ^ rst_n (in)
                                                         rst_n (net)
                      0.122445    0.000000    4.045035 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029217    0.519679    0.441962    4.486998 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.519679    0.000032    4.487030 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.075514    0.345821    0.491260    4.978291 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.345821    0.000383    4.978673 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.978673   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000156   20.309792 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.020375    0.088787    0.226022   20.535814 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.088787    0.000021   20.535835 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.285835   clock uncertainty
                                  0.000000   20.285835   clock reconvergence pessimism
                                  0.206248   20.492083   library recovery time
                                             20.492083   data required time
---------------------------------------------------------------------------------------------
                                             20.492083   data required time
                                             -4.978673   data arrival time
---------------------------------------------------------------------------------------------
                                             15.513410   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004546    0.122445    0.045036    4.045035 ^ rst_n (in)
                                                         rst_n (net)
                      0.122445    0.000000    4.045035 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029217    0.519679    0.441962    4.486998 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.519679    0.000032    4.487030 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.075514    0.345821    0.491260    4.978291 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.345821    0.000227    4.978518 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.978518   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000156   20.309792 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.020375    0.088787    0.226022   20.535814 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.088787    0.000039   20.535852 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.285854   clock uncertainty
                                  0.000000   20.285854   clock reconvergence pessimism
                                  0.206248   20.492102   library recovery time
                                             20.492102   data required time
---------------------------------------------------------------------------------------------
                                             20.492102   data required time
                                             -4.978518   data arrival time
---------------------------------------------------------------------------------------------
                                             15.513584   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004546    0.122445    0.045036    4.045035 ^ rst_n (in)
                                                         rst_n (net)
                      0.122445    0.000000    4.045035 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029217    0.519679    0.441962    4.486998 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.519679    0.000032    4.487030 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.075514    0.345821    0.491260    4.978291 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.345821    0.000366    4.978657 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.978657   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024337    0.133083    0.060844   20.060844 ^ clk (in)
                                                         clk (net)
                      0.133083    0.000000   20.060844 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046399    0.111980    0.248791   20.309635 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111980    0.000080   20.309715 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.021217    0.089557    0.226720   20.536436 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.089557    0.000115   20.536551 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286552   clock uncertainty
                                  0.000000   20.286552   clock reconvergence pessimism
                                  0.206358   20.492908   library recovery time
                                             20.492908   data required time
---------------------------------------------------------------------------------------------
                                             20.492908   data required time
                                             -4.978657   data arrival time
---------------------------------------------------------------------------------------------
                                             15.514254   slack (MET)



