
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 59372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2088.621 ; gain = 202.688 ; free physical = 410 ; free virtual = 16886
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/new/top.vhd:40]
INFO: [Synth 8-638] synthesizing module 'sig_gen' [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/new/sig_gen.vhd:42]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.runs/synth_1/.Xil/Vivado-59297-localhost.localdomain/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clock' of component 'clk_wiz_0' [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/new/sig_gen.vhd:65]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.runs/synth_1/.Xil/Vivado-59297-localhost.localdomain/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/new/mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux' (1#1) [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/new/mux.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pwm_gen' [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_gen.vhd:43]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/pwm_led/pwm_led.srcs/sources_1/new/counter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/pwm_led/pwm_led.srcs/sources_1/new/counter.vhd:44]
INFO: [Synth 8-638] synthesizing module 'comparator' [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/pwm_led/pwm_led.srcs/sources_1/new/comparator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'comparator' (3#1) [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/pwm_led/pwm_led.srcs/sources_1/new/comparator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pwm_gen' (4#1) [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_gen.vhd:43]
INFO: [Synth 8-638] synthesizing module 'shift_register' [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (5#1) [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'sig_gen' (6#1) [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/new/sig_gen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/new/top.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2151.371 ; gain = 265.438 ; free physical = 423 ; free virtual = 16905
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2151.371 ; gain = 265.438 ; free physical = 420 ; free virtual = 16901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2151.371 ; gain = 265.438 ; free physical = 420 ; free virtual = 16901
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.371 ; gain = 0.000 ; free physical = 414 ; free virtual = 16896
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'sig_gen/clock'
Finished Parsing XDC File [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'sig_gen/clock'
Parsing XDC File [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'led0_r'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'led1_b'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'led1_g'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'led1_r'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'led2_b'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led2_g'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'led2_r'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'led3_b'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'led3_g'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led3_r'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'jb[0]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'jb[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'jb[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'jb[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'jb[4]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'jb[5]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'jb[6]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'jb[7]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'jc[0]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'jc[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'jc[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'jc[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'jc[4]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'jc[5]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'jc[6]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'jc[7]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'jd[0]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'jd[1]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'jd[2]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'jd[3]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'jd[4]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'jd[5]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'jd[6]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'jd[7]'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd_out'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'uart_txd_in'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'ck_io0'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'ck_io1'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'ck_io2'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'ck_io3'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'ck_io4'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'ck_io5'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'ck_io6'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'ck_io7'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'ck_io8'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'ck_io9'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'ck_io10'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'ck_io11'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'ck_io12'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'ck_io13'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'ck_io26'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'ck_io27'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'ck_io28'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'ck_io29'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'ck_io30'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'ck_io31'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'ck_io32'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'ck_io33'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'ck_io34'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'ck_io35'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'ck_io36'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'ck_io37'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'ck_io38'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'ck_io39'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'ck_io40'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'vaux4_n'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'vaux4_p'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'vaux5_n'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'vaux5_p'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'vaux6_n'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'vaux6_p'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'vaux7_n'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'vaux7_p'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'vaux15_n'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'vaux15_p'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'vaux0_n'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'vaux0_p'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'ck_a0'. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:138]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc:138]
Finished Parsing XDC File [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/constrs_1/imports/constraints/arty_a7-100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2272.137 ; gain = 0.000 ; free physical = 322 ; free virtual = 16809
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2272.137 ; gain = 0.000 ; free physical = 322 ; free virtual = 16809
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 387 ; free virtual = 16878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 387 ; free virtual = 16878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for sig_gen/clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 387 ; free virtual = 16878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 388 ; free virtual = 16880
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sig_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 373 ; free virtual = 16867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 233 ; free virtual = 16729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 234 ; free virtual = 16730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 233 ; free virtual = 16729
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 244 ; free virtual = 16740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 244 ; free virtual = 16740
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 244 ; free virtual = 16740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 244 ; free virtual = 16740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 244 ; free virtual = 16740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 244 ; free virtual = 16740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | sig_gen/shift_in/MSB_reg | 48     | 1     | NO           | NO                 | YES               | 0      | 2       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |     9|
|3     |LUT1             |     3|
|4     |LUT2             |     9|
|5     |LUT3             |     1|
|6     |LUT4             |    11|
|7     |LUT5             |     5|
|8     |SRLC32E          |     2|
|9     |FDRE             |    23|
|10    |OBUF             |     1|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |    65|
|2     |  sig_gen    |sig_gen        |    64|
|3     |    pwm_gen  |pwm_gen        |    48|
|4     |      comp   |comparator     |     3|
|5     |      count  |counter        |    45|
|6     |    shift_in |shift_register |     3|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2272.137 ; gain = 386.203 ; free physical = 244 ; free virtual = 16740
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2272.137 ; gain = 265.438 ; free physical = 297 ; free virtual = 16793
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2272.145 ; gain = 386.203 ; free physical = 297 ; free virtual = 16793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2272.145 ; gain = 0.000 ; free physical = 373 ; free virtual = 16869
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2272.145 ; gain = 0.000 ; free physical = 329 ; free virtual = 16825
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.145 ; gain = 627.312 ; free physical = 446 ; free virtual = 16942
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2272.145 ; gain = 0.000 ; free physical = 446 ; free virtual = 16942
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 28 17:05:29 2022...
