# MIPS-Arch-Pipeline
MIPS CPU with pipeline( overcome data hazard, structure hazard, control hazard )
