FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SMELLIE_PULSE_OUT\I";
2"SCALER<0..2>";
3"TELLIE_PULSE_OUT\I";
4"UN$1$MICROZEDCONNECTION$I10$SPKR";
5"UN$1$CLOCKS$I15$DATARDY";
6"UN$1$CLOCKS$I15$FOX200MHZ";
7"UN$1$CLOCKS$I15$LE";
8"UN$1$CLOCKS$I15$CLOCK100";
9"ADDR<0..2>";
10"UN$1$CNTRLREGISTER$I2$LOSELECT";
11"GTRIGL_ECL\I";
12"UN$1$COMPARATORS$I13$LETUNE";
13"UN$1$CAEN$I3$DATA";
14"UN$1$CAEN$I3$CLK";
15"UN$1$GTDELAYS$I4$DGTTTL";
16"MTCD_LO*\I";
17"DGTH\I";
18"DGTL\I";
19"LOCKOUT*\I";
20"LOCKOUT\I";
21"UN$1$GTDELAYS$I4$LEDGT";
22"GTRIGH_ECL\I";
23"UN$1$GTDELAYS$I4$TTLLOCKOUT";
24"UN$1$CNTRLREGISTER$I2$ECALSETUP";
25"UN$1$CNTRLREGISTER$I2$READENABLE";
26"SMELLIE_DELAY_IN\I";
27"UN$1$CLOCKS$I15$DEFAULTSELECT";
28"UN$1$CNTRLREGISTER$I2$LE";
29"UN$1$CNTRLREGISTER$I2$DATARDY";
30"UN$1$CNTRLREGISTER$I2$DATAOUT";
31"UN$1$CAEN$I3$LE";
32"UN$1$CAEN$I3$DATARDY";
33"UN$1$3MERGE$I6$B";
34"UN$1$3MERGE$I6$A";
35"GTRIG_TTL\I";
36"TELLIE_DELAY_IN\I";
37"SYNC24L_ECL\I";
38"CAEN_ANPULSE<11..0>\I";
39"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
40"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
41"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
42"EXTTRIG<15..0>\I";
43"SYNC_PULSE_OUT\I";
44"SYNC_DELAY_IN\I";
45"ASYNC_DELAY_IN\I";
46"SMELLIE_DELAY_OUT\I";
47"FAST_COMP_OUTH\I";
48"UN$1$COMPARATORS$I13$DATARDY";
49"SYNC_TTL\I";
50"SYNC24_TTL\I";
51"RAWTRIGS<3..0>\I";
52"UN$1$GENERICUTILITIES$I11$CLRCNT";
53"UN$1$GENERICUTILITIES$I11$PULSE";
54"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
55"TELLIE_DELAY_OUT\I";
56"UN$1$CLOCKS$I15$MISSEDCLOCK";
57"SYNC_DELAY_OUT\I";
58"TUBII_RT_OUT\I";
59"SYNCH_ECL\I";
60"CAEN_OUT<7..0>\I";
61"SCOPE_OUT<7..0>\I";
62"SYNCL_ECL\I";
63"SYNC24H_ECL\I";
64"SYNCH_LVDS\I";
65"SYNCL_LVDS\I";
66"SYNC24H_LVDS\I";
67"SYNC24L_LVDS\I";
68"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
69"GND\G";
70"VCC\G";
71"FAST_COMP_OUTL\I";
72"TUNE_COMP_OUTL\I";
73"TUNE_COMP_OUTH\I";
74"ASYNC_PULSE_OUT\I";
75"UN$1$3MERGE$I6$C";
76"GND\G";
77"CLOCK200_OUTL\I";
78"TUB_CLK_IN\I";
79"CLOCK200_OUTH\I";
80"EXT_PED_OUT\I";
81"EXT_PED_IN\I";
82"ASYNC_DELAY_OUT\I";
83"FAST_ANPULSE\I";
84"TUNE_ANPULSE\I";
85"UN$1$3MERGE$I8$B";
86"CLOCK100_OUTH\I";
87"UN$1$3MERGE$I8$C";
88"UN$1$3MERGE$I8$A";
89"CLOCK100_OUTL\I";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"23;
"DGT"15;
"CAEN_RDY"32;
"TUBII_RT_OUT"58;
"100MHZ_CLK_IN"8;
"SYNC_PULSE_OUT"43;
"SMELLIE_DELAY_OUT"46;
"SMELLIE_DELAY_IN"26;
"SMELLIE_PULSE_OUT"1;
"ASYNC_DELAY_IN"45;
"ASYNC_DELAY_OUT"41;
"SYNC_DELAY_OUT"57;
"SYNC_DELAY_IN"44;
"ASYNC_PULSE_OUT"40;
"TELLIE_DELAY_IN"36;
"TELLIE_PULSE_OUT"3;
"SPKR"4;
"TUBIITIME_DATA_RDY"5;
"FOX_200MHZ_IN"6;
"USING_BCKP"56;
"EXTTRIG<0..15>"42;
"LOAD_ENABLE<0..2>"9;
"COMP_RDY"48;
"TELLIE_DELAY_OUT"55;
"DATA"13;
"CLK"14;
"LATCH_DISPLAY"54;
"CNT_PULSE"53;
"CLR_CNT"52;
"RAWTRIGS_IN<3..0>"51;
"CNTRL_REGISTER_CHK"30;
"CNTRL_RDY"29;
"GTRIG"35;
"SYNC24"50;
"SYNC"49;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_PULSE_OUT"74;
"ASYNC_DELAY_OUT"82;
"LE_ASYNC_DELAY"68;
"LE_ASYNC_PULSE"39;
"DATA"13;
"CLK"14;
"ASYNC_DELAY_IN"41;
"ASYNC_PULSE_IN"40;
"PULSE"53;
"LATCH_DISPLAY"54;
"ALLOW_COUNT"88;
"TEST_DISPLAY"85;
"DISPLAY_ZEROES"87;
"CLR_CNT"52;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"19;
"DGTH"17;
"GTRIG"22;
"TUNE_PULSE"84;
"FAST_PULSE"83;
"DATA"13;
"CLK"14;
"DATA_RDY"48;
"LE_TUNE"12;
"FAST_COMP_OUTH"47;
"FAST_COMP_OUTL"71;
"TUNE_COMP_OUTH"72;
"TUNE_COMP_OUTL"73;
%"POWERS"
"1","(4275,-550)","0","tubii_lib","I14";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"POWER<5..1>"
VHDL_MODE"IN"0;
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DEFAULT_SELECT"
VHDL_MODE"OUT"27;
"CLOCK100"8;
"FOX200MHZ"
VHDL_MODE"OUT"6;
"CLOCK200_OUTH"79;
"CLOCK200_OUTL"77;
"CLK100_OUTL"
VHDL_MODE"OUT"89;
"CLK100_OUTH"
VHDL_MODE"OUT"86;
"MISSEDCLOCK"
VHDL_MODE"OUT"56;
"SR_CLK"
VHDL_MODE"IN"14;
"DATA"
VHDL_MODE"IN"13;
"TUB_CLK_IN"78;
"LE"
VHDL_MODE"IN"7;
"DATA_RDY"
VHDL_MODE"IN"5;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"READ_ENABLE"25;
"DATA_OUT"30;
"ECAL_SETUP"24;
"LO_SELECT"10;
"DEFAULT_CLK_SELECT"27;
"DATA_RDY"29;
"LE"28;
"CLK"14;
"DATA"13;
"DISPLAY<2..0>"2;
%"CAEN"
"1","(3525,2000)","0","tubii_lib","I3";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"DATA_RDY"
VHDL_MODE"IN"32;
"DATA"
VHDL_MODE"IN"13;
"LE"
VHDL_MODE"IN"31;
"CLK"
VHDL_MODE"IN"14;
"SYNC24L_LVDS"67;
"SYNC24H_LVDS"66;
"SYNCL_LVDS"65;
"SYNCH_LVDS"64;
"SYNC24L_ECL"37;
"SYNC24H_ECL"63;
"SYNCL_ECL"62;
"AN_PULSE_IN<11..0>"38;
"SCOPE_OUT<7..0>"61;
"CAEN_OUT<7..0>"60;
"GTRIGH_ECL"22;
"GTRIGL_ECL"11;
"SYNCH_ECL"59;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"TTL_LOCKOUT* \B"23;
"GTRIGL"11;
"GTRIGH"22;
"LE_DGT"21;
"DATA"13;
"CLK"14;
"SELECT_LO_SRC"10;
"LOCKOUT"20;
"LOCKOUT* \B"19;
"DGTL"18;
"DGTH"17;
"MTCD_LO* \B"16;
"DGT_TTL"15;
%"HCT238"
"1","(2125,1350)","0","ttl","I5";
;
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl";
"A2"75;
"A1"33;
"A0"34;
"E3"70;
"E2 \B"76;
"E1 \B"69;
"Y7"39;
"Y6"68;
"Y5"7;
"Y4"12;
"Y3"25;
"Y2"28;
"Y1"21;
"Y0"31;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"34;
"B\NWC\NAC"33;
"C\NWC\NAC"75;
"Y\NWC\NAC"9;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"EXT_PED_IN"81;
"EXT_PED_OUT"80;
"GTRIG"22;
"ECAL_ACTIVE"24;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE";
"A\NWC\NAC"88;
"B\NWC\NAC"85;
"C\NWC\NAC"87;
"Y\NWC\NAC"2;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SPKR_SIGNAL"4;
END.
