Timing Analyzer report for Element_Test_Bed
Thu May 02 20:06:56 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 35. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Element_Test_Bed                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.047 ; 25.61 MHz ; 0.000 ; 19.523 ; 50.00      ; 41        ; 21          ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                              ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                           ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; 80.79 MHz  ; 80.79 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 274.05 MHz ; 238.04 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -7.905 ; -7.905        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.903 ; -1.695        ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.687 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.817 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.730  ; 0.000         ;
; clk                                             ; 9.858  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.241 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -7.905 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.544     ; 8.302      ;
; -7.791 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.542     ; 8.190      ;
; -7.781 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.544     ; 8.178      ;
; -7.752 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.542     ; 8.151      ;
; -7.599 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.544     ; 7.996      ;
; -7.556 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.544     ; 7.953      ;
; -3.470 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.542     ; 3.869      ;
; -3.013 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.542     ; 3.412      ;
; 26.669 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.087     ; 12.292     ;
; 26.915 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 12.045     ;
; 26.938 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.087     ; 12.023     ;
; 26.975 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.087     ; 11.986     ;
; 28.846 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 10.114     ;
; 28.876 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 10.084     ;
; 34.365 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.600      ;
; 34.365 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.600      ;
; 34.365 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.600      ;
; 34.365 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.600      ;
; 34.365 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.600      ;
; 34.365 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.600      ;
; 34.365 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.600      ;
; 34.365 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.600      ;
; 34.365 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.600      ;
; 34.365 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.600      ;
; 34.679 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.286      ;
; 34.679 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.286      ;
; 34.679 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.286      ;
; 34.679 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.286      ;
; 34.679 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.286      ;
; 34.679 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.286      ;
; 34.679 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.286      ;
; 34.679 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.286      ;
; 34.679 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.286      ;
; 34.679 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.286      ;
; 34.721 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.246      ;
; 34.721 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.246      ;
; 34.721 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.246      ;
; 34.721 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.246      ;
; 34.721 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.246      ;
; 34.721 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.246      ;
; 34.721 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.246      ;
; 34.721 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.246      ;
; 34.721 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.246      ;
; 34.721 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.246      ;
; 34.889 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.076      ;
; 34.889 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.076      ;
; 34.889 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.076      ;
; 34.889 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.076      ;
; 34.889 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.076      ;
; 34.889 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.076      ;
; 34.889 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.076      ;
; 34.889 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.076      ;
; 34.889 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.076      ;
; 34.889 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 4.076      ;
; 35.027 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.940      ;
; 35.027 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.940      ;
; 35.027 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.940      ;
; 35.027 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.940      ;
; 35.027 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.940      ;
; 35.027 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.940      ;
; 35.027 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.940      ;
; 35.027 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.940      ;
; 35.027 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.940      ;
; 35.027 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.940      ;
; 35.060 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.905      ;
; 35.060 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.905      ;
; 35.060 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.905      ;
; 35.060 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.905      ;
; 35.060 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.905      ;
; 35.060 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.905      ;
; 35.060 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.905      ;
; 35.060 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.905      ;
; 35.060 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.905      ;
; 35.060 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.905      ;
; 35.253 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.714      ;
; 35.253 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.714      ;
; 35.253 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.714      ;
; 35.253 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.714      ;
; 35.253 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.714      ;
; 35.253 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.714      ;
; 35.253 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.714      ;
; 35.253 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.714      ;
; 35.253 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.714      ;
; 35.253 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.714      ;
; 35.416 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.551      ;
; 35.416 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.551      ;
; 35.416 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.551      ;
; 35.416 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.551      ;
; 35.416 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.551      ;
; 35.416 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.551      ;
; 35.416 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.551      ;
; 35.416 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.551      ;
; 35.416 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.551      ;
; 35.416 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 3.551      ;
; 35.792 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.173      ;
; 35.792 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.173      ;
; 35.792 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.173      ;
; 35.792 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.173      ;
; 35.792 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.173      ;
; 35.792 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.083     ; 3.173      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.903 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.220      ; 2.124      ;
; -0.805 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.219      ; 2.025      ;
; -0.800 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.220      ; 2.021      ;
; -0.792 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.222      ; 2.015      ;
; -0.782 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.220      ; 2.003      ;
; -0.778 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.219      ; 1.998      ;
; -0.759 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.220      ; 1.980      ;
; -0.756 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.223      ; 1.980      ;
; -0.732 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.223      ; 1.956      ;
; -0.725 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.219      ; 1.945      ;
; -0.715 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.223      ; 1.939      ;
; -0.710 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.222      ; 1.933      ;
; -0.695 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.220      ; 1.916      ;
; -0.689 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.222      ; 1.912      ;
; -0.686 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.222      ; 1.909      ;
; -0.684 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.223      ; 1.908      ;
; -0.674 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.223      ; 1.898      ;
; -0.668 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.219      ; 1.888      ;
; -0.647 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.219      ; 1.867      ;
; -0.628 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.222      ; 1.851      ;
; -0.621 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.219      ; 1.841      ;
; -0.613 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.222      ; 1.836      ;
; 16.351 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 3.476      ;
; 16.351 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 3.476      ;
; 16.351 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 3.476      ;
; 16.351 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 3.476      ;
; 16.351 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 3.476      ;
; 16.351 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 3.476      ;
; 16.351 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 3.476      ;
; 16.351 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 3.476      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.687 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.981      ;
; 0.687 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.980      ;
; 0.704 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.997      ;
; 0.770 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.772 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.777 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.071      ;
; 0.777 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.071      ;
; 0.779 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.779 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.779 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.790 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.795 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.089      ;
; 0.795 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
; 0.801 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.095      ;
; 0.803 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.097      ;
; 0.803 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.096      ;
; 0.803 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.096      ;
; 0.804 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.098      ;
; 0.805 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.099      ;
; 0.832 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.125      ;
; 0.883 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.177      ;
; 0.949 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.243      ;
; 0.964 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.257      ;
; 0.973 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.266      ;
; 1.090 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.108 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.402      ;
; 1.117 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.411      ;
; 1.126 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.132 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.140 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.434      ;
; 1.143 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.149 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.443      ;
; 1.156 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.450      ;
; 1.156 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.450      ;
; 1.156 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.449      ;
; 1.157 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.451      ;
; 1.164 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.457      ;
; 1.165 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.459      ;
; 1.165 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.458      ;
; 1.166 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.460      ;
; 1.174 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.468      ;
; 1.175 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.469      ;
; 1.177 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.470      ;
; 1.240 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.248 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.542      ;
; 1.257 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.551      ;
; 1.263 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.558      ;
; 1.266 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.272 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.566      ;
; 1.273 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.567      ;
; 1.274 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.280 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.574      ;
; 1.283 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.284 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.577      ;
; 1.287 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.581      ;
; 1.288 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.581      ;
; 1.288 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.582      ;
; 1.289 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.583      ;
; 1.296 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.589      ;
; 1.297 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.591      ;
; 1.305 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.599      ;
; 1.306 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.600      ;
; 1.311 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.604      ;
; 1.312 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.606      ;
; 1.315 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.609      ;
; 1.318 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.611      ;
; 1.334 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.627      ;
; 1.340 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.633      ;
; 1.343 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.636      ;
; 1.350 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.644      ;
; 1.355 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.648      ;
; 1.360 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.653      ;
; 1.388 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.682      ;
; 1.397 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.397 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.691      ;
; 1.403 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.697      ;
; 1.404 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.404 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.698      ;
; 1.406 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.412 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.706      ;
; 1.413 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.707      ;
; 1.414 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.415 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.708      ;
; 1.420 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.714      ;
; 1.423 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.716      ;
; 1.424 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.717      ;
; 1.425 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.718      ;
; 1.428 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.722      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.817 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.580      ; 1.684      ;
; 0.822 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.582      ; 1.691      ;
; 0.824 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.582      ; 1.693      ;
; 0.844 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.580      ; 1.711      ;
; 0.872 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.580      ; 1.739      ;
; 0.874 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.582      ; 1.743      ;
; 0.877 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.584      ; 1.748      ;
; 0.887 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.582      ; 1.756      ;
; 0.887 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.584      ; 1.758      ;
; 0.903 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.582      ; 1.772      ;
; 0.907 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.582      ; 1.776      ;
; 0.909 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.584      ; 1.780      ;
; 0.919 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.580      ; 1.786      ;
; 0.935 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.584      ; 1.806      ;
; 0.941 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.584      ; 1.812      ;
; 0.943 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.582      ; 1.812      ;
; 0.953 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.580      ; 1.820      ;
; 0.968 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.582      ; 1.837      ;
; 0.974 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.582      ; 1.843      ;
; 0.983 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.580      ; 1.850      ;
; 1.000 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.582      ; 1.869      ;
; 1.095 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.582      ; 1.964      ;
; 3.137 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.350      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                               ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                           ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; 85.5 MHz   ; 85.5 MHz        ; pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 301.93 MHz ; 238.04 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -7.381 ; -7.381        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.845 ; -1.593        ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.637 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.745 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.725  ; 0.000         ;
; clk                                             ; 9.855  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.240 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -7.381 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.478     ; 7.845      ;
; -7.203 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.478     ; 7.667      ;
; -7.199 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.478     ; 7.663      ;
; -7.198 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.478     ; 7.662      ;
; -7.113 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.478     ; 7.577      ;
; -7.086 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.478     ; 7.550      ;
; -3.200 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.478     ; 3.664      ;
; -2.768 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.478     ; 3.232      ;
; 27.351 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.077     ; 11.621     ;
; 27.606 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.077     ; 11.366     ;
; 27.638 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.077     ; 11.334     ;
; 27.693 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 11.278     ;
; 29.365 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 9.606      ;
; 29.452 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 9.519      ;
; 34.654 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.322      ;
; 34.654 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.322      ;
; 34.654 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.322      ;
; 34.654 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.322      ;
; 34.654 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.322      ;
; 34.654 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.322      ;
; 34.654 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.322      ;
; 34.654 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.322      ;
; 34.654 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.322      ;
; 34.654 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.322      ;
; 34.965 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.011      ;
; 34.965 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.011      ;
; 34.965 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.011      ;
; 34.965 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.011      ;
; 34.965 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.011      ;
; 34.965 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.011      ;
; 34.965 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.011      ;
; 34.965 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.011      ;
; 34.965 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.011      ;
; 34.965 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.011      ;
; 35.052 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.925      ;
; 35.052 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.925      ;
; 35.052 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.925      ;
; 35.052 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.925      ;
; 35.052 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.925      ;
; 35.052 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.925      ;
; 35.052 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.925      ;
; 35.052 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.925      ;
; 35.052 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.925      ;
; 35.052 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.925      ;
; 35.161 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.815      ;
; 35.161 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.815      ;
; 35.161 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.815      ;
; 35.161 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.815      ;
; 35.161 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.815      ;
; 35.161 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.815      ;
; 35.161 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.815      ;
; 35.161 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.815      ;
; 35.161 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.815      ;
; 35.161 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.815      ;
; 35.325 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.651      ;
; 35.325 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.651      ;
; 35.325 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.651      ;
; 35.325 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.651      ;
; 35.325 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.651      ;
; 35.325 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.651      ;
; 35.325 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.651      ;
; 35.325 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.651      ;
; 35.325 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.651      ;
; 35.325 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 3.651      ;
; 35.330 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.647      ;
; 35.330 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.647      ;
; 35.330 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.647      ;
; 35.330 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.647      ;
; 35.330 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.647      ;
; 35.330 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.647      ;
; 35.330 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.647      ;
; 35.330 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.647      ;
; 35.330 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.647      ;
; 35.330 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.647      ;
; 35.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.431      ;
; 35.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.431      ;
; 35.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.431      ;
; 35.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.431      ;
; 35.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.431      ;
; 35.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.431      ;
; 35.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.431      ;
; 35.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.431      ;
; 35.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.431      ;
; 35.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.431      ;
; 35.682 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.295      ;
; 35.682 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.295      ;
; 35.682 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.295      ;
; 35.682 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.295      ;
; 35.682 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.295      ;
; 35.682 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.295      ;
; 35.682 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.295      ;
; 35.682 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.295      ;
; 35.682 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.295      ;
; 35.682 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 3.295      ;
; 35.991 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 2.985      ;
; 35.991 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 2.985      ;
; 35.991 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 2.985      ;
; 35.991 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 2.985      ;
; 35.991 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 2.985      ;
; 35.991 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 2.985      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.845 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.196      ; 2.033      ;
; -0.765 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.195      ; 1.952      ;
; -0.755 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.196      ; 1.943      ;
; -0.748 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.195      ; 1.935      ;
; -0.733 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.195      ; 1.920      ;
; -0.726 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.196      ; 1.914      ;
; -0.713 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.196      ; 1.901      ;
; -0.705 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.196      ; 1.893      ;
; -0.687 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.196      ; 1.875      ;
; -0.680 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.195      ; 1.867      ;
; -0.672 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.196      ; 1.860      ;
; -0.666 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.195      ; 1.853      ;
; -0.649 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.196      ; 1.837      ;
; -0.643 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.195      ; 1.830      ;
; -0.640 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.195      ; 1.827      ;
; -0.639 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.196      ; 1.827      ;
; -0.630 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.196      ; 1.818      ;
; -0.617 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.195      ; 1.804      ;
; -0.615 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.195      ; 1.802      ;
; -0.599 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.195      ; 1.786      ;
; -0.590 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.195      ; 1.777      ;
; -0.584 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.195      ; 1.771      ;
; 16.688 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.157      ;
; 16.688 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.157      ;
; 16.688 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.157      ;
; 16.688 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.157      ;
; 16.688 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.157      ;
; 16.688 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.157      ;
; 16.688 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.157      ;
; 16.688 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.157      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.637 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.904      ;
; 0.640 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.907      ;
; 0.642 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.718 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.720 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.722 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.723 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.725 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.726 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.726 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.737 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.004      ;
; 0.740 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.742 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.009      ;
; 0.745 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.012      ;
; 0.747 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.747 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.747 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.751 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.018      ;
; 0.751 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.018      ;
; 0.774 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.041      ;
; 0.828 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.095      ;
; 0.889 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.156      ;
; 0.891 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.158      ;
; 0.893 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.160      ;
; 1.018 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.020 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.033 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.035 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.302      ;
; 1.040 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.042 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.045 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.049 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.316      ;
; 1.050 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.050 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.055 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.059 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.326      ;
; 1.060 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.327      ;
; 1.061 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.066 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.333      ;
; 1.067 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.334      ;
; 1.070 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.337      ;
; 1.070 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.337      ;
; 1.071 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.338      ;
; 1.071 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.338      ;
; 1.074 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.341      ;
; 1.085 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.352      ;
; 1.085 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.352      ;
; 1.088 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.355      ;
; 1.130 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.397      ;
; 1.140 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.407      ;
; 1.140 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.407      ;
; 1.141 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.408      ;
; 1.150 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.155 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.422      ;
; 1.157 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.424      ;
; 1.162 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.164 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.431      ;
; 1.164 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.431      ;
; 1.167 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.434      ;
; 1.167 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.434      ;
; 1.171 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.438      ;
; 1.171 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.438      ;
; 1.171 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.438      ;
; 1.172 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.172 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.177 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.444      ;
; 1.181 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.448      ;
; 1.182 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.449      ;
; 1.192 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.459      ;
; 1.192 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.459      ;
; 1.193 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.460      ;
; 1.195 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.462      ;
; 1.197 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.464      ;
; 1.207 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.474      ;
; 1.214 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.481      ;
; 1.221 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.488      ;
; 1.224 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.491      ;
; 1.235 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.502      ;
; 1.236 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.503      ;
; 1.236 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.503      ;
; 1.255 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.522      ;
; 1.262 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.529      ;
; 1.262 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.529      ;
; 1.263 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.530      ;
; 1.272 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.539      ;
; 1.272 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.539      ;
; 1.276 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.543      ;
; 1.277 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.544      ;
; 1.279 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.546      ;
; 1.284 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.551      ;
; 1.286 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.553      ;
; 1.286 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.553      ;
; 1.289 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.556      ;
; 1.293 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.560      ;
; 1.294 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.561      ;
; 1.294 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.561      ;
; 1.299 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.566      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.745 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.510      ; 1.518      ;
; 0.753 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.510      ; 1.526      ;
; 0.754 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.510      ; 1.527      ;
; 0.770 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.510      ; 1.543      ;
; 0.793 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.510      ; 1.566      ;
; 0.799 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.510      ; 1.572      ;
; 0.810 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.511      ; 1.584      ;
; 0.812 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.510      ; 1.585      ;
; 0.818 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.511      ; 1.592      ;
; 0.828 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.510      ; 1.601      ;
; 0.831 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.511      ; 1.605      ;
; 0.838 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.510      ; 1.611      ;
; 0.839 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.511      ; 1.613      ;
; 0.862 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.511      ; 1.636      ;
; 0.866 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.511      ; 1.640      ;
; 0.867 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.511      ; 1.641      ;
; 0.878 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.510      ; 1.651      ;
; 0.886 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.510      ; 1.659      ;
; 0.894 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.511      ; 1.668      ;
; 0.899 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.510      ; 1.672      ;
; 0.919 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.511      ; 1.693      ;
; 1.007 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.511      ; 1.781      ;
; 2.853 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.002      ; 3.045      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -3.057 ; -3.057        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.066  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.271 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.296 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.423  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.734  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.321 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -3.057 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.262     ; 3.722      ;
; -2.985 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.261     ; 3.651      ;
; -2.982 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.262     ; 3.647      ;
; -2.982 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.261     ; 3.648      ;
; -2.975 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.262     ; 3.640      ;
; -2.955 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.262     ; 3.620      ;
; -1.094 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.261     ; 1.760      ;
; -0.847 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.261     ; 1.513      ;
; 33.545 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.043     ; 5.446      ;
; 33.702 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.043     ; 5.289      ;
; 33.727 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.043     ; 5.264      ;
; 33.772 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 5.218      ;
; 34.381 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 4.609      ;
; 34.594 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 4.396      ;
; 36.982 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.014      ;
; 36.982 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.014      ;
; 36.982 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.014      ;
; 36.982 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.014      ;
; 36.982 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.014      ;
; 36.982 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.014      ;
; 36.982 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.014      ;
; 36.982 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.014      ;
; 36.982 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.014      ;
; 36.982 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.014      ;
; 37.114 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.882      ;
; 37.114 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.882      ;
; 37.114 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.882      ;
; 37.114 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.882      ;
; 37.114 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.882      ;
; 37.114 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.882      ;
; 37.114 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.882      ;
; 37.114 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.882      ;
; 37.114 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.882      ;
; 37.114 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.882      ;
; 37.174 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.823      ;
; 37.174 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.823      ;
; 37.174 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.823      ;
; 37.174 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.823      ;
; 37.174 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.823      ;
; 37.174 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.823      ;
; 37.174 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.823      ;
; 37.174 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.823      ;
; 37.174 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.823      ;
; 37.174 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.823      ;
; 37.274 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.722      ;
; 37.274 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.722      ;
; 37.274 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.722      ;
; 37.274 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.722      ;
; 37.274 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.722      ;
; 37.274 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.722      ;
; 37.274 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.722      ;
; 37.274 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.722      ;
; 37.274 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.722      ;
; 37.274 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.722      ;
; 37.306 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.691      ;
; 37.306 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.691      ;
; 37.306 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.691      ;
; 37.306 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.691      ;
; 37.306 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.691      ;
; 37.306 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.691      ;
; 37.306 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.691      ;
; 37.306 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.691      ;
; 37.306 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.691      ;
; 37.306 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.691      ;
; 37.354 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.642      ;
; 37.354 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.642      ;
; 37.354 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.642      ;
; 37.354 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.642      ;
; 37.354 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.642      ;
; 37.354 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.642      ;
; 37.354 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.642      ;
; 37.354 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.642      ;
; 37.354 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.642      ;
; 37.354 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.642      ;
; 37.466 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.531      ;
; 37.466 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.531      ;
; 37.466 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.531      ;
; 37.466 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.531      ;
; 37.466 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.531      ;
; 37.466 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.531      ;
; 37.466 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.531      ;
; 37.466 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.531      ;
; 37.466 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.531      ;
; 37.466 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.531      ;
; 37.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.451      ;
; 37.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.451      ;
; 37.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.451      ;
; 37.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.451      ;
; 37.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.451      ;
; 37.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.451      ;
; 37.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.451      ;
; 37.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.451      ;
; 37.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.451      ;
; 37.546 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.037     ; 1.451      ;
; 37.632 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.364      ;
; 37.632 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.364      ;
; 37.632 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.364      ;
; 37.632 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.364      ;
; 37.632 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.364      ;
; 37.632 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 1.364      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.066  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.095      ; 0.991      ;
; 0.119  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.095      ; 0.938      ;
; 0.133  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.094      ; 0.923      ;
; 0.133  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.095      ; 0.924      ;
; 0.138  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.094      ; 0.918      ;
; 0.150  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.094      ; 0.906      ;
; 0.150  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.095      ; 0.907      ;
; 0.150  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.095      ; 0.907      ;
; 0.152  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.095      ; 0.905      ;
; 0.165  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.095      ; 0.892      ;
; 0.168  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.094      ; 0.888      ;
; 0.170  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.095      ; 0.887      ;
; 0.172  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.094      ; 0.884      ;
; 0.174  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.095      ; 0.883      ;
; 0.179  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.094      ; 0.877      ;
; 0.183  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.095      ; 0.874      ;
; 0.204  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.094      ; 0.852      ;
; 0.210  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.094      ; 0.846      ;
; 0.213  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.094      ; 0.843      ;
; 0.215  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.094      ; 0.841      ;
; 0.220  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.094      ; 0.836      ;
; 0.224  ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.094      ; 0.832      ;
; 18.659 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.248      ;
; 18.659 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.248      ;
; 18.659 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.248      ;
; 18.659 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.248      ;
; 18.659 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.248      ;
; 18.659 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.248      ;
; 18.659 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.248      ;
; 18.659 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.248      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.271 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.276 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.285 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.310 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.314 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.318 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.322 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.445      ;
; 0.326 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.327 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.342 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.463      ;
; 0.361 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.376 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.380 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.501      ;
; 0.385 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.506      ;
; 0.443 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.458 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.461 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.467 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.469 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.470 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.472 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.475 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.480 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.601      ;
; 0.482 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.603      ;
; 0.484 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.605      ;
; 0.485 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.488 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.609      ;
; 0.488 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.609      ;
; 0.494 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.615      ;
; 0.511 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.522 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.524 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.529 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.535 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.538 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.539 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.539 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.541 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.662      ;
; 0.541 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.662      ;
; 0.542 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.548 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.669      ;
; 0.551 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.551 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.554 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.675      ;
; 0.568 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.689      ;
; 0.571 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.692      ;
; 0.588 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.590 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.591 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.296 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.273      ; 0.706      ;
; 0.302 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.274      ; 0.713      ;
; 0.303 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.274      ; 0.714      ;
; 0.309 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.273      ; 0.719      ;
; 0.314 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.273      ; 0.724      ;
; 0.325 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.274      ; 0.736      ;
; 0.338 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.274      ; 0.749      ;
; 0.338 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.275      ; 0.750      ;
; 0.345 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.275      ; 0.757      ;
; 0.346 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.273      ; 0.756      ;
; 0.349 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.274      ; 0.760      ;
; 0.351 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.274      ; 0.762      ;
; 0.353 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.275      ; 0.765      ;
; 0.362 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.275      ; 0.774      ;
; 0.363 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.275      ; 0.775      ;
; 0.364 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.274      ; 0.775      ;
; 0.365 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.273      ; 0.775      ;
; 0.372 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.274      ; 0.783      ;
; 0.373 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.273      ; 0.783      ;
; 0.378 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.274      ; 0.789      ;
; 0.389 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.274      ; 0.800      ;
; 0.425 ; Mem_Mapped_SVGA:svga|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.013        ; 0.274      ; 0.836      ;
; 1.068 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; Mem_Mapped_SVGA:svga|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3]                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 1.169      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -7.905 ; 0.271 ; N/A      ; N/A     ; 9.423               ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -7.905 ; 0.271 ; N/A      ; N/A     ; 19.240              ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -0.903 ; 0.296 ; N/A      ; N/A     ; 9.725               ;
; Design-wide TNS                                  ; -9.6   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -7.905 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -1.695 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VoutVect[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[16]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[17]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; n_reset                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VoutVect[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VoutVect[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VoutVect[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VoutVect[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VoutVect[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VoutVect[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VoutVect[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VoutVect[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VoutVect[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VoutVect[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VoutVect[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VoutVect[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VoutVect[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VoutVect[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VoutVect[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VoutVect[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VoutVect[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VoutVect[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VoutVect[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VoutVect[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1714     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1150     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 8        ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1714     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1150     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 8        ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; VoutVect[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; VoutVect[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 02 20:06:51 2019
Info: Command: quartus_sta Element_Test_Bed -c Element_Test_Bed
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Element_Test_Bed.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 41 -multiply_by 21 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.905              -7.905 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.903              -1.695 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.687               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.817               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.730
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.730               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.241               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.381              -7.381 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.845              -1.593 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.637
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.637               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.745               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.725               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.240               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.057              -3.057 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.066               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.271               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.296               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.734               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.321               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 595 megabytes
    Info: Processing ended: Thu May 02 20:06:56 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


