Design: mss_top
Fam: SmartFusion2
Die: PA4M1000_N
Pkg: tq144
Debug: 0
ProbePoint: Net=TX_c Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_xhdl2 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=TX2_c Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_xhdl2 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=pwm_out_1_c Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=pwm_out_2_c Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=pwm_out_3_c Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=pwm_out_4_c Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0_SDAO_i[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_RNIVKBB Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0_SCLO_i[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SCLO_int_RNI96C8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/POWER_ON_RESET_N Inst=mss_top_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP Pin=POWER_ON_RESET_N Type=G4C PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0_intr_or_2_Y Inst=mss_top_sb_0/CoreUARTapb_1_0_intr_or_2/U0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0_intr_or_1_Y Inst=mss_top_sb_0/CoreUARTapb_1_0_intr_or_1/U0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0_intr_or_0_Y Inst=mss_top_sb_0/CoreUARTapb_1_0_intr_or_0/U0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0_RXRDY Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rxrdy_xhdl4 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0_TXRDY Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/txrdy_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0_FRAMING_ERR Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_i Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0_OVERFLOW Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/overflow_reg Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0_intr_or_2_Y Inst=mss_top_sb_0/CoreUARTapb_0_0_intr_or_2/U0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0_intr_or_1_Y Inst=mss_top_sb_0/CoreUARTapb_0_0_intr_or_1/U0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0_intr_or_0_Y Inst=mss_top_sb_0/CoreUARTapb_0_0_intr_or_0/U0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0_RXRDY Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rxrdy_xhdl4 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0_TXRDY Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0_FRAMING_ERR Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_i Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0_OVERFLOW Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/overflow_reg Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_YNn Inst=mss_top_sb_0/CCC_0/GL0_INST/U0 Pin=YNn Type=GB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/FAB_CCC_LOCK Inst=mss_top_sb_0/CCC_0/CCC_INST/INST_CCC_IP Pin=LOCK Type=CCC PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PSELSBUS_0_a2_0_0[1] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/nxtprdata_xhdl7_1_6_0_a2_16_0[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_a2_5_0[27] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PRDATA_3_0_a2_12_0[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_12_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[12] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[13] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[13] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[14] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[15] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PRDATA_3_0_a2_4_4_1[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_4_4_1[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PADDR[0] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[0] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PADDR[1] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[1] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PADDR[2] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[2] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PADDR[3] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[3] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PADDR[4] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[4] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PADDR[5] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[5] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PADDR[6] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[6] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PADDR[7] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[7] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PADDR[8] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ADDR[8] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PRDATA_3_0_a2_7_0[6] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_7_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0_INT[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sercon[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave1_PRDATA[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/iPRDATA[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave1_PRDATA[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/iPRDATA[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave1_PRDATA[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/iPRDATA[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave1_PRDATA[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/iPRDATA[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave1_PRDATA[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/iPRDATA[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave1_PRDATA[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/iPRDATA[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave1_PRDATA[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/iPRDATA[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave1_PRDATA[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/iPRDATA[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/serdat[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serdat[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/serdat[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serdat[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/serdat[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serdat[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/serdat[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serdat[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/serdat[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serdat[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/serdat[5] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serdat[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/serdat[6] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serdat[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/serdat[7] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serdat[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave2_PRDATA[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/iPRDATA[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave2_PRDATA[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/iPRDATA[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave2_PRDATA[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/iPRDATA[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave2_PRDATA[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/iPRDATA[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave2_PRDATA[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/iPRDATA[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave2_PRDATA[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/iPRDATA[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave2_PRDATA[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/iPRDATA[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave2_PRDATA[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/iPRDATA[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_enable_reg[1] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_enable_reg[2] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_enable_reg[3] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_enable_reg[4] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sersta[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sersta[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sersta[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sersta[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sersta[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PWM_STRETCH[0] Inst=mss_top_sb_0/corepwm_0_0/PWM_STRETCH[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PWM_STRETCH[1] Inst=mss_top_sb_0/corepwm_0_0/PWM_STRETCH[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PWM_STRETCH[2] Inst=mss_top_sb_0/corepwm_0_0/PWM_STRETCH[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PWM_STRETCH[3] Inst=mss_top_sb_0/corepwm_0_0/PWM_STRETCH[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sercon[7] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sercon[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sercon[6] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sercon[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sercon[5] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sercon[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sercon[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sercon[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sercon[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sercon[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sercon[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sercon[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sercon[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sercon[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[1] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[2] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[3] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[4] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[5] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[6] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[7] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[8] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[9] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[10] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[11] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[12] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[13] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[14] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[15] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[16] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[17] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[18] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[19] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[20] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[21] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[22] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[23] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[24] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[25] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[26] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[27] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[28] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[29] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[30] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[31] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[32] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[33] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[34] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[35] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[36] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[37] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[38] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[39] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[40] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[41] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[42] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[43] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[44] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[45] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[46] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[47] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[48] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[49] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[50] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[51] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[52] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[53] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[54] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[55] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[56] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[57] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[58] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[59] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[60] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[61] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[62] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[63] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[64] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[65] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[66] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[67] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[68] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[69] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[70] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[71] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[72] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[73] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[74] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[75] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[76] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[77] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[78] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[79] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[80] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[81] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[82] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[83] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[84] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[85] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[86] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[87] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[88] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[89] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[90] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[91] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[92] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[93] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[94] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[95] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[96] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[97] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[98] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[99] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[100] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[101] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[102] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[103] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[104] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[105] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[106] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[107] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[108] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[109] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[110] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[111] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[112] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[113] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[114] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[115] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[116] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[117] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[118] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[119] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[120] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[121] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[122] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[123] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[124] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[125] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[126] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[127] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/pwm_negedge_reg[128] Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_16_RNINBN95[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_16_RNI2RJC5[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI1TRG5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI51SG5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI95SG5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI41TG5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI85TG5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI31UG5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[16] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_0_RNIJD1H4[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI21VG5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI65VG5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[19] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI110H5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[20] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI550H5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI990H5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[22] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIDD0H5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_0_RNIKH4H4[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[24] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNICD1H5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[25] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI792H5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[26] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIBD2H5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[27] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI693H5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[28] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIAD3H5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[29] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI594H5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI9D4H5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIDH4H5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_2036 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_13[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_2014 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_16[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_1134 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PRDATA_m1_e_1 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI83HG_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PRDATA_0_0_a2_5_out Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_a2_5_s[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PRDATA_3_0_o2_2_out Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_SEL Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_1124 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PRDATA_m1_0_a2_6_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_6_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/sync_update Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PRDATA_m3_e_1_2 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_1_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_2018 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_8_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_1975 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PRDATA_0_0_a2_4_out Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_a2_4_s[27] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_2038 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_19[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_1131 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_6s2_0_0_o2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PRDATA_m3_e_1_3 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI83HG[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_1120 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_1138 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_3[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_1135 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/N_461_i_0_o2_s_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/PRDATA_N_3_mux_10 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_23 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_2037 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/reg_write_un1_csn_0_a2_2_a2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_2034 Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_a2_15[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_2330 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_15[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_2019 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIUI831_1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_2039 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_0_a2_1_a2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[0] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[0] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[1] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[1] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[2] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[2] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[3] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[3] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[4] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[4] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[5] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[5] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[6] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[6] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[7] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[7] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_YNn Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0 Pin=YNn Type=GB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PENABLE Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_ENABLE Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWRITE Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WRITE Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_1140 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_0_a2_1_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[8] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[8] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[9] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[9] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[10] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[10] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[11] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[11] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[12] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[12] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[13] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[13] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[14] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[14] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[15] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[15] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[16] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[16] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[17] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[17] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[18] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[18] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[19] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[19] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[20] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[20] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[21] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[21] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[22] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[22] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[23] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[23] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[24] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[24] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[25] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[25] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[26] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[26] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[27] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[27] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[28] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[28] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[29] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[29] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[30] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[30] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0_APBmslave0_PWDATA[31] Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=F_HM0_WDATA[31] Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_MSS_RESET_N_M2F Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=FPGA_RESET_N Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/mss_top_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N Inst=mss_top_sb_0/mss_top_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP Pin=CONFIG_PRESET_N Type=MSS PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_2031 Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_a2_14[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/un1_nxtprdata_xhdl722_i_a2_0_a2_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/un1_nxtprdata_xhdl722_i_a2_0_a2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/N_2043 Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_a2_16[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/un13_psel_1 Inst=mss_top_sb_0/CoreUARTapb_1_0/p_CtrlReg2Seq_un13_psel_0_a2_0_a2_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/rx_dout_reg_empty_1_sqmuxa_i_0_0_a2_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0_0_a2_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1_1[1] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1_1[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1677 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1[1] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_3 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3_1[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3_1[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_0_1[7] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_0_1[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1_a0[7] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1_a0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_0[7] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1_a0_0[7] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1_a0_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_7_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_5_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1524 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1526 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_o2[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1525 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_o2[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1522 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_10_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_10_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_2_0[3] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_2_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_a1_0[2] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_a1_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_7_1[3] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_7_1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_0_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_0_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_7_1 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_7_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_15_1[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_15_1[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_4_0[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_4_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_1 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_2 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_e_1 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_e_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_9_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_9_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_1_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_1_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_12_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_12_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_2_1[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_2_1[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0_5 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_5_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_5_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_7_0_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_7_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_10_1 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_10_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_1_0[1] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_1_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_8_0 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_8_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1_a0_3[7] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1_a0_3[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_3 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_19_2_1 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_19_2_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_4_2 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_4_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_7_3 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_7_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1710 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_e Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1671 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_4[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_2387 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_9[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_2013 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_0_RNIDM8T[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_1_tz[5] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_1_tz[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_3_1[3] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_3_1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1718 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1709 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1708 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_0[6] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0[3] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[2] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1685 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1690 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_2024 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIUI831_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1676 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_2 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a1[3] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_2396 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1742 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1733 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_7[2] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1705 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_7[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1724 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_6[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_2023 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIUI831_2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_2_tz[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_2_tz[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_2062 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNILL401[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_2020 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIUI831[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1[4] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_1[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3[2] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_1_0[5] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_1_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_4[4] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_4[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_2[4] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIVBQB1[2] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIVBQB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7LRB1[2] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7LRB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI6KRB1[2] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI6KRB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_8_mux Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1614 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI4IRB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1622 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI2GRB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1630 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI8LQB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1638 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI6JQB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1650 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI3GQB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1659 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_16_RNITN681[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1697 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1780 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7JPB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1784 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI1FRB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1788 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI5JRB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1897 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI5HPB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1901 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI6IPB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1913 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI1EQB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1921 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI8MRB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1663 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_16_RNISM681[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1682 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_4[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1730 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_3[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1693 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1738 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_3[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1735 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1714 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_a2_5[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1909 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI0DQB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1646 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI4HQB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1642 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI5IQB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1634 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7KQB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_1618 Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI3HRB1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_4[6] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_4[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_3[6] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_3[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_2[6] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_4[3] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_4[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3[3] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3_0[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_2_0[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_2_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_4[1] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_4[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_3[1] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_3[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2[2] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3[5] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_3[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_2[5] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_2[7] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[26] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIH5MO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[25] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIF3MO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[17] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI8RKO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[28] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIC1NO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[22] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI9TLO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[31] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI9VNO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[27] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIAVMO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[18] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIATKO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[21] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7RLO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[20] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI5PLO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[14] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIBTJO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[12] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7PJO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[19] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI3NLO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[29] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI5RNO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[13] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI9RJO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[24] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNID1MO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[15] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIDVJO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0[30] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI7TNO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[11] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI5NJO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[10] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI3LJO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[8] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNIO5NL2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0[9] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_o2_2_s_RNI1JJO2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0_0[23] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_0_RNI16R43[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0_0[16] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0_0_RNIU0P43[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_6[3] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_6[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_5[3] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_5[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_5[0] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_5[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_5[1] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_5[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_5[2] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_4[7] Inst=mss_top_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_3_0_4[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/COREI2C_0_0_SDAO[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/COREI2C_0_0_SCLO[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SCLO_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLInt Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SCLInt Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLInt_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet_RNO[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet_i_0[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/busfree_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_o2_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_258_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_0_iv_i_0[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_i[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_ens1_pre_1_sqmuxa_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_3_sqmuxa_RNI5CDM Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1266_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_0_iv_i_0[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_i[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_1_iv[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/ack Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack_7 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_ack_7_u Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1273 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_1_sqmuxa_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1560 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_9_i_m2_i_m2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_serdat_2_sqmuxa_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1559 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_9_i_m2_i_m2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1558 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_9_i_m2_i_m2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1557 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_9_i_m2_i_m2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1556 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_9_i_m2_i_m2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1555 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_9_i_m2_i_m2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1554 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_9_i_m2_i_m2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1553 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_9_i_m2_i_m2[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/bsd7 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_8 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_8_m_ns Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_tmp Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/bsd7_tmp Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_tmp_6 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_6 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_62 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack_bit Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/ack_bit Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack_bit_1_sqmuxa Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLKint Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLKint Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLKint_3 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_3_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_64 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/un1_pclkint4_i_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/busfree Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/busfree Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un105_fsmdet Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un105_fsmdet Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcompen Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcompen Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_186_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcompen_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcompen_2_sqmuxa_i_0_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLSCL Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SCLSCL Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLSCL_1_sqmuxa_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAInt Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAInt Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAI_ff_reg[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAI_ff_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_rtn_4_0_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/un1_rtn_4_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLI_ff_reg[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SCLI_ff_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_rtn_3_0_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/un1_rtn_3_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/nedetect Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/nedetect Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/nedetect_0_sqmuxa Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/nedetect_0_sqmuxa_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/rtn_1_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/nedetect_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/pedetect Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/pedetect Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/pedetect_0_sqmuxa Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/pedetect_0_sqmuxa_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_618_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/pedetect_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/starto_en Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/starto_en Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_67_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/starto_en_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/starto_en_1_sqmuxa_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/starto_en_1_sqmuxa_i_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLI_ff_reg[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SCLI_ff_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_655_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAI_ff_reg_4[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAINT_WRITE_PROC_SDAI_ff_reg_4[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAI_ff_reg[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAI_ff_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_434_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAI_ff_reg[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAI_ff_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_435_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/indelay[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay_4[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_4[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/indelay[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay_4[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_4[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/indelay[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay_4[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_4[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count2[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_79_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count2_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count2[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_77_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count2_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLI_ff_reg_3[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_3[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SCLI_ff_reg[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SCLI_ff_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_654_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un5_penable Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_0_a2_1_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon_9[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_9[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon_9[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_9[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/indelay[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/indelay_4[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_4[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_32[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_32_0_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/framesync[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync_7[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_7_enl[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/framesync[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync_7[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_7_enl[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/framesync[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync_7[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_7_enl[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/framesync[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync_7[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_7_enl_ns[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_10[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_10[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_10[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_10[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_10[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_10[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_10[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_10[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_119_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_32[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_32_0_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1094_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_377 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync[5] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_952_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_RNO[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_954_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_956_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_958_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_960_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet[6] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet[5] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_916_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet_RNO[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_918_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_920_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_922_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_368_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmdet[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_926_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod[6] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod[5] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1011_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1014_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns[5] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0_i[6] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_i_0_i[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync[7] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync[6] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_950_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_RNO[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un149_ens1_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SCLO_int_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count1_ov Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count1_ov Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_184_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count1_ov_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLKint_ff Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLKint_ff Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLKint_ff_2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_ov Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count2_ov Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_43_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count2_ov_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CO1_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count1_RNIJI2R[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_206 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count2_ov_0_sqmuxa_i_o4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un33_pclk_count1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/CLK_COUNTER1_PROC_un33_pclk_count1_1_CO3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_234 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_un70_ens1_i_a4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CO1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_4_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_986 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_i_a3_1_0_a4[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_238 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_237 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_954_i_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_RNO_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_250 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1762 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1094_i_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO_1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1181 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIHTE8[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/m111_i_i_a2_1_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO_2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_7_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIFRE8_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1763 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO_3[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un25_fsmsta_1_0_0_o2_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_1_0_0_o2_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_480 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_1_0_0_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1196 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIAIK5[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1186 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_32_0_0_o2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_32_0_0_1[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_32_0_0_1[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1195 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_32_0_0_o2_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un25_fsmsta_0_1_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_0_1_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un25_fsmsta_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/m94_ns_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_1_RNO_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_141_mux Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_1_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1217_2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_un27_si_int_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_0_ns_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_8_m_ns_RNO_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_0_sm0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_8_m_ns_RNO_6 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_81 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_8_m_ns_RNO_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un91_fsmsta_0_o2_i_o2_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta_0_o2_i_o2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1130 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta_0_o2_i_o2_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_80 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_8_m_ns_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1157 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_8_m_ns_RNO_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync_7_e2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_7_e2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync_7_enl_am[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_7_enl_am[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync_7_enl_bm[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_7_enl_bm[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_8_m_ns_RNO_2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_8_m_ns_RNO_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_8_m_ns_RNO_3 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_8_m_ns_RNO_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_sn_N_4 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_8_m_ns_RNO_5 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1070 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_cnst_i_a4[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un54_fsmdet Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un54_fsmdet Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_0_iv_0_0_312_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNO_2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un136_framesync Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un136_framesync Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_0_iv_0_0_312_i_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNO_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_a4_3 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a4_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a4_3_0[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_0_a4_3_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat_1_sqmuxa_1_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serdat_1_sqmuxa_1_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_1_sqmuxa_2_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un139_ens1_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_193 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_RNIV4G6[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_929_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un105_fsmdet_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_2380 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_6_RNO_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CO0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/un2_framesync_1_1_CO0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_253 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_a4_i_a2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1763_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNI8RDG[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un39_fsmdet Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_1_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_219 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un8_busfree_i_o4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_196 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/starto_en_1_sqmuxa_i_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1755_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIDLK5[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1020_1_i Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_o3_1_i_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1187 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_RNIGU4I Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_7_0_340_0_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_RNO_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_9_s2_0_a2_0_a2_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_o3_1_i_a2_RNIU777[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_4_s6_0_a2_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIL1F8[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_8_s1_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_o3_1_i_a2_RNI4I1A[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_a4_5 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a4_5 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un141_ens1_2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un141_ens1_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_ov_0_sqmuxa_i_o4_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count2_ov_0_sqmuxa_i_o4_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon_8_1[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_1[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_32_0_0_0[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_32_0_0_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/m68_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIK0F8[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/m60_0_a2_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIL1F8_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_m_0_i_a2_1_0[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_0_RNO_4[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0_0_a2_1_0[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_nxt_cnst_i_0_0_a2_1_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_i_o4_5[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_cnst_i_o4_5[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_i_o4_4[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_cnst_i_o4_4[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_994 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_i_a3_1[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1147 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_1_sqmuxa_0_a4_3_a2_0_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_nxt_0_sqmuxa Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_0_a4[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_203 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un76_ens1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_un76_ens1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_208 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_0_o2_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un5_fsmsync Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/INDELAY_WRITE_PROC_un5_fsmsync Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_246 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_0_0_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_m_2[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_RNIPVGK[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync_7_sm0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_7s2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0_i_a2_0[6] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_i_0_i_a2_0_1[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1752 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_nxt_cnst_i_0_0_a2_2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_2407 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_32_0_0_o2_0_RNI15K9[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un16_fsmmod Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sercon_RNI3O3K[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/CO1_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/un2_framesync_1_1_CO1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1505 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_6s2_0_0_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1216 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un135_ens1_1_a4_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1506 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_nxt_cnst_i_0_0_o2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_241 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1304 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIFRE8[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_128 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_i_o3_i_o2[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1756 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_1_iv_RNO_4[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1767 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO_1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1744 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_32_0_0_a2_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1020 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_o3[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1889_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIJVE8[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1280 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_32_0_0_o2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1275 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_RNIM8VK Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_992 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_i_a3[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_4_s6_0_a2_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIUI3E_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_7_0_340_0_a2_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_RNO_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_0[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_i_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_0[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_0_a4_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_1_sqmuxa_0_a4_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un16_ens1_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_un16_ens1_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_nxt_cnst_i_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_a4_8 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a4_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_a4_7 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a4_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/PCLK_count2_ov_0_sqmuxa_i_o4_3 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count2_ov_0_sqmuxa_i_o4_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/m22_i_a2_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIUI3E[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sercon_8_2[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/m105_i_0_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un135_ens1_1_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un135_ens1_1_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_7_0_340_a2_2_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_RNO_5 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un27_si_int Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_un27_si_int Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un32_si_int Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_un32_si_int Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un25_si_int Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIUI3E_1[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_133 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1_i_o4[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un22_si_int Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNIUI3E_2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_168 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_i_0_a4_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_461_i_0_o2_out Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/N_461_i_0_o2_s Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1937_tz Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_nxt_cnst_i_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1475_i Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_un60_ens1_0_x2_0_x2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1308_i Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO_3[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un30_fsmmod Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un30_fsmmod Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1141 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/framesync_RNIU94P1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_2404 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta_0_o2_i_o2_1_RNI09JO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_229_2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_0_a4_2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_120 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_0_0_o2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_211 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/m46_i_0_o2_0_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNI6VTG[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_m_0_i_0[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_0_RNO_3[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_1_sqmuxa_0_a4_2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_1_sqmuxa_0_a4_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0_0_0[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_nxt_cnst_i_0_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/m76_0_0_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_1_iv_RNO_2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/adrcomp_2_sqmuxa_i_o2_1_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_1_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un133_framesync_i_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un133_framesync_i_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un135_ens1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un135_ens1_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1940 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_RNO_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un25_framesync Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1754 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_1_iv_RNO_3[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1531 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_2_RNO_2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_111 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un53_fsmdet Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un53_fsmdet Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1520 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_nxt_cnst_i_0_0_o2_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1745 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_32_0_0_o2_RNIDPO72[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1283 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcompen_RNIP2L52 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_214 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1217 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta_0_o2_i_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1514 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO_2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_118 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_1_sqmuxa_0_m2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_m_0_i_1[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_0_RNO_2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/m90_i_0_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_2_RNO_1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_0_iv_0_312_i_a6_3_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNO_3[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un16_ens1_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_un16_ens1_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_i_0_0_1[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_nxt_cnst_i_0_0_1[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_i_a4_0[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_cnst_i_a4_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_3_sqmuxa_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_3_sqmuxa_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_i_a4_1[2] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_i_a4_1_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsync_ns_0_0_0_0[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_0_0_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un19_framesync_2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un19_framesync_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un81_ens1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_un81_ens1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1035 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_i_o3[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_183 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsync_ns_i_a3_0_i[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmmod_ns_0_0_a4_3[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_0_a4_3[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_tmp_6_RNO_2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_6_RNO_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/sersta_RNO_0[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un93_ens1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_un93_ens1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_110 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_o3_1_i_a2_RNI21FB2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1022 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_i_o3[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1753 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_nxt_cnst_i_0_0_a2_3[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1746 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_0_RNO_1[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1758 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/sersta_RNO_1[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un91_fsmsta Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_0_ss0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta_0_o2_i_o2_0_RNILA041 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_2397 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_32_0_0_o2_RNI5C9Q2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_m_0[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_1_iv_0_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un115_fsmdet Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmdet_RNI2H373[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un19_framesync Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un19_framesync Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1083 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_nxt_cnst_i[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_1_iv_RNO_1[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_3_sqmuxa Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_3_sqmuxa Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_185 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/PCLK_count1_0_sqmuxa_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1288 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_RNO_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1267 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNO_4[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_1_sqmuxa_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un54_fsmdet_RNIL7MT Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack_bit_1_sqmuxa_0_a2_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a2_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_tmp_6s2_0_0_a2_0_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_6s2_0_0_a2_0_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_218 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/serdat_0_sqmuxa Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_ack_7_u_RNO_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/m90_i_0_2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_2_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_cnst_m_0[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_0_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_4_s6 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un136_framesync_RNIP9QE2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1079 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_nxt_cnst_i_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_8_s1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un136_framesync_RNIV8OA2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_serdat36 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/un1_serdat36 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_6_s5 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_3_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/ack_bit_1_sqmuxa_0_a2_2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a2_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1156_i_0_o2_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_6_RNO_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1325 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/SDAO_int_RNO_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_0_iv_1[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_1[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_1_iv_0[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_1_iv_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1048 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_a4_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1040 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmmod_ns_0_a4_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un2_fsmsta_9_s2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un136_framesync_RNIPUT72 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_60_i_m[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_1_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1093 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_0_RNO_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_serdat_2_sqmuxa_1_a0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_1_a0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un97_ens1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serCON_WRITE_PROC_un97_ens1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAO_int_m_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_1_iv_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_9_i_m[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_3_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1889_2 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un136_framesync_RNI6AB62 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1071_m Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_2_RNO_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_2401 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_6s2_0_0_a2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_0_iv_0[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_0_iv_1[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_0_iv_3[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_3[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_0_iv_2[0] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_serdat_2_sqmuxa_1_0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_1_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_37_m[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_3_RNO_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un20_sdao_int_m Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_i_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/framesync_7_m2[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_7[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1269 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/fsmsta_RNO_1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_1079_m Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_i_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_nxt_cnst_m[4] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_1_iv_RNO_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/SDAInt_li_1_m Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_i_RNO_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_0_iv_3[1] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_3[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/fsmsta_8_0_iv_2[3] Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_8_0_iv_2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/un1_serdat_2_sqmuxa_1_1 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_ack_7_u_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/N_2443 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_6_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/COREI2C_0_0/G0a.0.ui2c/bsd7_tmp_6_sm0 Inst=mss_top_sb_0/COREI2C_0_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_6s2_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/mss_ready_select Inst=mss_top_sb_0/CORERESETP_0/mss_ready_select Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base Inst=mss_top_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base Inst=mss_top_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/mss_ready_state Inst=mss_top_sb_0/CORERESETP_0/mss_ready_state Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/RESET_N_M2F_clk_base Inst=mss_top_sb_0/CORERESETP_0/RESET_N_M2F_clk_base Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 Inst=mss_top_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/RESET_N_M2F_q1 Inst=mss_top_sb_0/CORERESETP_0/RESET_N_M2F_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base Inst=mss_top_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 Inst=mss_top_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/un1_nxtprdata_xhdl722_i_a2_0_a2 Inst=mss_top_sb_0/CoreUARTapb_0_0/un1_nxtprdata_xhdl722_i_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1_3[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_3[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1_3[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_3[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg3[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg3[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/un21_psel Inst=mss_top_sb_0/CoreUARTapb_0_0/UG08_p_CtrlReg3Seq_un21_psel_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg3[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg3[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg3[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg3[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/un13_psel Inst=mss_top_sb_0/CoreUARTapb_0_0/p_CtrlReg2Seq_un13_psel_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg2[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/un5_psel Inst=mss_top_sb_0/CoreUARTapb_0_0/p_CtrlReg1Seq_un5_psel_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/controlReg1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1_6_0_0_0[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1_6_0_0_0[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1_6_0_0_3_0[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_3_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1_6_0_0_3_0[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_3_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/N_1602 Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_a2_5[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/N_1607 Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_a2_5[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/rx_dout_reg[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/N_1599 Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_a2_9[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/rx_dout_reg[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1_6_0_0_2[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/rx_dout_reg[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1_6_0_0_2[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1_6_0_0_0[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1_6_0_0_0[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1_6_0_0_0[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/nxtprdata_xhdl7_1_6_0_0_0[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/rx_dout_reg[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/rx_dout_reg[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/rx_dout_reg[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/rx_dout_reg[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/rx_dout_reg[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rxrdy_xhdl4_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_645 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0_0_a2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_645_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_85 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_RNIEALV Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_136 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/un9_clear_overflow_0_0_a2 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/un9_clear_overflow_0_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/un9_clear_overflow_0_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/un9_clear_overflow_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/un1_csn Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/reg_write_un1_csn_0_a2_1_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/un3_stop_strobe Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/RXRDY_NEW_un3_stop_strobe_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_1103_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_1552_i Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_x3_0_x2_i_x2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/clear_parity_en Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en_xhdl3 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/un1_csn_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_1165 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_RNI0DIH Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_935 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNI1JIG[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/stop_strobe Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe_i Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_1271 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter_RNICE1S[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_1146 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_xhdl6 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_2394 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_3_RNIET2E[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_1193 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_clock_RNIAVGO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/xmit_clock Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_clock Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/baud_clock Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_clock_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_dout_reg[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_dout_reg[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_dout_reg[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_dout_reg[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_dout_reg[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_dout_reg[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_dout_reg[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/tx_dout_reg[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/counter[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/counter[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/counter[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/counter[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/counter[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/counter[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/counter[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/fifo_read_tx Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/fifo_read_tx_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_RNIH9V8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/fifo_full_tx_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_0_a2_4_RNIC83O Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_byte[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_byte[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_byte[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_byte[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_byte[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_byte[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_byte[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/rx_byte[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/N_1887 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_xhdl6_RNIDJ321 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_reg_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_i_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a3_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_xhdl6_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1028 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_i_i[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_0_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_12[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift_rx_shift_12[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_samples8_1_0_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_samples8_1_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_12[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift_rx_shift_12[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_12[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift_rx_shift_12[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_12[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift_rx_shift_12[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_12[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift_rx_shift_12[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_12[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift_rx_shift_12[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_12[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift_rx_shift_12[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_400_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1105_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1106_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1107_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1108_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_0_sqmuxa Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_2_sqmuxa Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_i_a3_0_4_a2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_18 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_framing_error_i4_i_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1109_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1001_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1015_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1021_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1979 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_samples8_1_0_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1166 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_i_i_o2_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1980 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_0_a2_2 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_0_a2_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1466 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_0_0_0_o2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1981 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1278 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_filtered_m3_0_o2_i_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_2402 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1178 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_ns_i_i_o2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1182 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_samples8_1_0_0_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/N_1220 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/un36_baud_clock_int Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock_un36_baud_clock_int_0_a4_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/N_1510_i_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_1510_i_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/N_1463_i Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM_0_x3_0_x2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/N_1473_i_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_1473_i_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/xmit_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/N_1479_i_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_1479_i_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_one Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_one Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/N_1989 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG09_make_baud_cntr_one_un1_baud_cntr_i_i_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/N_13_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_clock_int_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[8] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[8] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[9] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[9] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[10] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[10] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[11] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[11] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[12] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm[12] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_lm_0[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[8] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[9] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[10] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[12] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[12] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[11] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry[11] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry_Y_0[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry[0] Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_s[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/N_1212 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM_0_x3_i_o2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/un1_baud_cntr_i_o4_8 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG09_make_baud_cntr_one_un1_baud_cntr_i_o4_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/un1_baud_cntr_i_o4_7 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG09_make_baud_cntr_one_un1_baud_cntr_i_o4_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/un1_baud_cntr_i_o4_6 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG09_make_baud_cntr_one_un1_baud_cntr_i_o4_6 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/N_1988 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/baud_cntr_one_RNIEJAA Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/N_7 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_mss_top_sb_CoreUARTapb_0_0_Clock_gen/UG09_make_baud_cntr_one_un1_baud_cntr_i_o4_6_RNIKQQ61 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[0] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[1] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[2] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[3] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[4] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[5] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[6] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[7] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_0_Y Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_0 Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_1_0_S Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_1_0 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_2_0_S Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_2_0 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_3_0_S Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_3_0 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_4_0_S Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_4_0 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_5_0_S Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_5_0 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_s_6_S Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_s_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/read_n_hold Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/read_n_hold Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_0_a2_4 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_0_a2_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/N_308 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/un5_xmit_pulse_i_a3_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sm_un5_xmit_pulse_i_a3_i_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_3[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_a3_0_a2_0_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/N_111_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/N_113_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/N_115_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/N_1471_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNI8UMV[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/N_32 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/N_101_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/N_32_i_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_0_a2_0_4[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_0_a2_0_4[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_0_a2_0_5[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_0_0_a2_0_5[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_xhdl2_1_7_i_m2_i_m2_am_1_1 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_i_m2_am_1_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_xhdl2_1_7_i_m2_i_m2_am_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_i_m2_am Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_xhdl2_1_7_i_m2_i_m2_bm_1_1 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_i_m2_bm_1_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_xhdl2_1_7_i_m2_i_m2_bm_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_i_m2_bm Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/N_1494 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_i_m2_ns Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/N_1282 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_0_o2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/N_1964 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_0_0_a2_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[0] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[1] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[2] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[3] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[4] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[5] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[6] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/data_out_0[7] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[7] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[0] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_0_Y_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_0 Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_1_S Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_2_S Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_3_S Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_4_S Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_5_S Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_s_6_S_0 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_s_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/read_n_hold Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/read_n_hold Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/wr_pointer_s[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[1] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[2] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[3] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[4] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[5] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/rd_pointer_s[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_axb_0_1 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_1_axb_0_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/N_1481 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_m2_ns[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_m2_ns_1[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_m2_ns_1[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_3[6] Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_3[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/temp_xhdl17_i_0_o2_i_o2_0_3 Inst=mss_top_sb_0/CoreUARTapb_0_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4/counter_RNIJT0G[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/un1_nxtprdata_xhdl722_i_a2_0_a2_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/un1_nxtprdata_xhdl722_i_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1_3[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_3[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1_3[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_3[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg3[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg3[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/un21_psel Inst=mss_top_sb_0/CoreUARTapb_1_0/UG08_p_CtrlReg3Seq_un21_psel_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg3[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg3[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg3[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg3[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/un13_psel Inst=mss_top_sb_0/CoreUARTapb_1_0/p_CtrlReg2Seq_un13_psel_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg2[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/un5_psel Inst=mss_top_sb_0/CoreUARTapb_1_0/p_CtrlReg1Seq_un5_psel_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/controlReg1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1_6_0_0_0[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1_6_0_0_0[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1_6_0_0_3_0[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_3_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1_6_0_0_3_0[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_3_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/rx_dout_reg[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/N_1859 Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_a2_9[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/N_1863 Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_a2_5[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/N_1868 Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_a2_5[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/rx_dout_reg[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1_6_0_0_2[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/rx_dout_reg[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1_6_0_0_2[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1_6_0_0_0[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1_6_0_0_0[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1_6_0_0_0[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/nxtprdata_xhdl7_1_6_0_0_0[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/p_NxtPrdataComb_nxtprdata_xhdl7_1_6_0_0_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/rx_dout_reg[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/rx_dout_reg[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/rx_dout_reg[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/rx_dout_reg[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/rx_dout_reg[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rxrdy_xhdl4_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0_0_a2_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0_0_a2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/N_999_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty_1_sqmuxa_i_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/un1_fifo_write_0_a2 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/un1_fifo_write_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/un9_clear_overflow_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/un9_clear_overflow_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/un1_csn Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/reg_write_un1_csn_0_a2_2_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_hold_reg[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/un3_stop_strobe Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/RXRDY_NEW_un3_stop_strobe_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/N_615_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/N_1551_i Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_state_ns_0_x3_i_x2_i_x2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/clear_parity_reg Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/clear_parity_reg Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/clear_parity_reg0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/clear_framing_error_reg0 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/clear_parity_en Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/clear_parity_en_xhdl3 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/fifo_write_tx Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/fifo_write_tx Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/un1_csn_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/fifo_write_tx_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/temp_xhdl17_i_o2_0_3 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/temp_xhdl17_i_o2_0_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/N_1270 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/temp_xhdl17_i_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/N_1164 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_dout_reg_empty_RNI3FL71 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/N_2049 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_RNI3B8[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/stop_strobe Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/stop_strobe_i Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/N_1210 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/temp_xhdl17_i_o2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/N_1145 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/fifo_write_xhdl6 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/N_1779 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/temp_xhdl17_i_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/N_2395 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_x_RNIE98T[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/N_1194 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_pulse_0_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/xmit_clock Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_clock Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/baud_clock Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_clock_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_dout_reg[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_dout_reg[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_dout_reg[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_dout_reg[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_dout_reg[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_dout_reg[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_dout_reg[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/tx_dout_reg[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter_0[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter_0[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter_0[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter_0[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter_0[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter_0[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/counter_0[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/fifo_read_tx Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/fifo_read_en0 Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/fifo_read_tx_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/fifo_read_en0_RNII7J2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/fifo_full_tx_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_0_a2_4_RNIGOP21 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_byte[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_byte[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_byte[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_byte[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_byte[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_byte[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_byte[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/rx_byte[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/clear_parity_reg_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_i_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a3_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/fifo_write_xhdl6_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_302 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_i_i[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift_12[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift_rx_shift_12[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/un1_samples8_1_0_0_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/un1_samples8_1_0_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift_12[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift_rx_shift_12[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift_12[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift_rx_shift_12[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift_12[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift_rx_shift_12[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift_12[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift_rx_shift_12[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift_12[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift_rx_shift_12[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift_12[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift_rx_shift_12[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1101_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_shift_RNO[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_367_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_365_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_363_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_357_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_count_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int_0_sqmuxa Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int_2_sqmuxa Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_i_a3_0_0_a2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_371 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/un1_framing_error_i4_i_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/samples[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/samples[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/samples[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/samples[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/samples[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/samples[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1100_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1099_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1098_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1097_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_bit_cnt_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1828 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1167 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_i_i_o2_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1832 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_2 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a2_2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1467 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_0_0_o2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1833 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1279 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_filtered_m3_0_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_2403 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1177 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/rx_state_ns_i_i_o2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1183 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/N_1221 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_RX/receive_shift_rx_bit_cnt_4_i_o2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[0] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[1] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[2] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[3] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[4] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[5] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[6] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[7] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_0_Y_1 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_0 Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_1_0_S_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_1_0 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_2_0_S_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_2_0 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_3_0_S_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_3_0 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_4_0_S_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_4_0 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_5_0_S_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_5_0 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_s_6_S_1 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_s_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/read_n_hold Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/read_n_hold Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06.tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_0_a2_4 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG06_tx_fifo_xhdl79/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un2_temp_xhdl5_0_a2_0_a2_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/N_58 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/N_921 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sm_un5_xmit_pulse_i_a3_0_a2_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel_3[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_a3_0_a2_0_a2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/N_111_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/N_113_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/N_115_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_bit_sel_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/N_1470_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_RNIDCIK[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_byte[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/N_101_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/N_274_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_0_a2_0_4[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_0_a2_0_4[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_0_a2_0_5[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_0_0_a2_0_5[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_xhdl2_1_7_i_m2_i_m2_am_1_1 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_i_m2_am_1_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_xhdl2_1_7_i_m2_i_m2_am Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_i_m2_am Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_xhdl2_1_7_i_m2_i_m2_bm_1_1 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_i_m2_bm_1_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/tx_xhdl2_1_7_i_m2_i_m2_bm Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_i_m2_bm Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/N_1501 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_i_m2_ns Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/N_1281 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_0_o2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/N_1973 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_TX/xmit_state_ns_i_0_0_a2_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_RNO[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter_0_sqmuxa_0_a2_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_x_RNIHOT42[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[0] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_xhdl1_0_sqmuxa Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[1] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[2] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[3] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[4] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[5] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[6] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/data_out_0[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8_Q_0_inst/INST_RAM64x18_IP Pin=A_DOUT[7] Type=URAM PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_0_Y_2 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_0 Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_1_S_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_1 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_2_S_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_2 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_3_S_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_3 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_4_S_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_4 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_5_S_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_cry_5 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_s_6_S_2 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_s_6 Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/read_n_hold Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/read_n_hold Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/wr_pointer_s[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/rd_pointer_s[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter_fast[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter_fast[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_axb_0_1 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_1_axb_0_1 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter_0_sqmuxa_0_a2_i Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/counter_0_sqmuxa_0_a2_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_x[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_x[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_3[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_3[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_sx[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0_sx[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/N_1265 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_o2_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07.rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/N_1480 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/UG07_rx_fifo_xhdl80/mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4/un1_counter_0_sqmuxa_0_x2_i_m2[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/un36_baud_clock_int Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock_un36_baud_clock_int_0_a4_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/N_1508_i_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_1508_i_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/N_1462_i Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM_0_x3_0_x2[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/N_1474_i_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_1474_i_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/xmit_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/N_1478_i_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_1478_i_i Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_one Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_one Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/N_1978 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG09_make_baud_cntr_one_un1_baud_cntr_i_i_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/N_261_i_0 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_clock_int_RNO Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[8] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[8] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[9] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[9] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[10] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[10] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[11] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[11] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[12] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm[12] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_lm_0[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[8] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[9] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[10] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[12] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[12] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[11] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry[11] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry_Y[0] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry[0] Pin=Y Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[1] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[2] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[3] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[4] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[5] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[7] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_s[6] Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/N_1211 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM_0_x3_i_o2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/un1_baud_cntr_i_o4_8 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG09_make_baud_cntr_one_un1_baud_cntr_i_o4_8 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/un1_baud_cntr_i_o4_7 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG09_make_baud_cntr_one_un1_baud_cntr_i_o4_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/un1_baud_cntr_i_o4_6 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG09_make_baud_cntr_one_un1_baud_cntr_i_o4_6 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/N_1977 Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/baud_cntr_one_RNIML1G Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/un1_baud_cntr_i_o4_6_RNISQVH Inst=mss_top_sb_0/CoreUARTapb_1_0/uUART/make_mss_top_sb_CoreUARTapb_1_0_Clock_gen/UG09_make_baud_cntr_one_un1_baud_cntr_i_o4_6_RNISQVH Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa Inst=mss_top_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[0] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[1] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[2] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[3] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[4] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[5] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[6] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[7] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[8] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[9] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[10] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[11] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[12] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[13] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[14] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[15] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[16] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[16] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[17] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[17] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[18] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[18] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[19] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[19] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[20] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[20] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[21] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[21] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[22] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[22] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[23] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[23] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[24] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[24] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[25] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[25] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[26] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[26] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[27] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[27] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[28] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[28] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[29] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[29] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[30] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[30] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt[31] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[31] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/N_2065 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_RNICIEF8[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt_int7_i_o2_1_15 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int7_i_o2_1_15 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt_int7_i_o2_1_14 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int7_i_o2_1_14 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/period_cnt_int7_i_o2_1_19 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int7_i_o2_1_19 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_327_i_0 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/un1_pwm_enable_reg_i_0[0] Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_336_i_0 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/un1_pwm_enable_reg_1_i_0[0] Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_345_i_0 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/un1_pwm_enable_reg_2_i_0[0] Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_354_i_0 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/un1_pwm_enable_reg_3_i_0[0] Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/un107_pwm_enable_reg Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_69_FCINST1 Pin=CO Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/un69_pwm_enable_reg Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_69_FCINST1 Pin=CO Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/un31_pwm_enable_reg Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_69_FCINST1 Pin=CO Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/un145_pwm_enable_reg Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_69_FCINST1 Pin=CO Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_0_o2_5 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0_37_i_0_0_o2_5 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_0_o2_4 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0_37_i_0_0_o2_4 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_37_f0_7_i_0_a2_0_23 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_11[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_37_f0_7_i_0_a2_0_22 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_3[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_37_f0_7_i_0_a2_0_21 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_4[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_37_f0_7_i_0_a2_0_20 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_7[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_37_f0_7_i_0_a2_0_19 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_8[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_37_f0_7_i_0_a2_0_18 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_9[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_37_f0_7_i_0_a2_0_17 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_10[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_37_f0_7_i_0_a2_0_16 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_12[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_a2_1_23 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_11[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_a2_1_22 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_3[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_a2_1_21 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_4[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_a2_1_20 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_7[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_a2_1_19 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_8[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_a2_1_18 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_9[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_a2_1_17 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_10[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_a2_1_16 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_12[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_27_f0_17_i_0_a2_0_23 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_11[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_27_f0_17_i_0_a2_0_22 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_3[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_27_f0_17_i_0_a2_0_21 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_4[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_27_f0_17_i_0_a2_0_20 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_7[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_27_f0_17_i_0_a2_0_19 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_8[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_27_f0_17_i_0_a2_0_18 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_9[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_27_f0_17_i_0_a2_0_17 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_10[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_27_f0_17_i_0_a2_0_16 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_12[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_17_f0_27_i_0_a2_1_23 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_11[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_17_f0_27_i_0_a2_1_22 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_3[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_17_f0_27_i_0_a2_1_21 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_4[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_17_f0_27_i_0_a2_1_20 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_7[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_17_f0_27_i_0_a2_1_19 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_8[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_17_f0_27_i_0_a2_1_18 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_9[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_17_f0_27_i_0_a2_1_17 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_10[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_17_f0_27_i_0_a2_1_16 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_12[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_0_o2_7 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0_37_i_0_0_o2_7 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_37_f0_7_i_0_a2_0_29 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_5[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_37_f0_7_i_0_a2_0_28 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_6[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_a2_1_29 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_5[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_7_f0_37_i_0_a2_1_28 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_6[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_27_f0_17_i_0_a2_0_29 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_5[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_27_f0_17_i_0_a2_0_28 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_6[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_17_f0_27_i_0_a2_1_29 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_5[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_17_f0_27_i_0_a2_1_28 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_6[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_2002 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_1[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_2000 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_1[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_1774 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_1[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_1593 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_1[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_1324 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0_37_i_0_0_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_1592 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_2[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_1773 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_2[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_1999 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_2[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_2001 Inst=mss_top_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_2[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_1 Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_2 Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_3 Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/N_1925 Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa_i_i_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2_0 Inst=mss_top_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[0] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/N_1061_i_0 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_RNI93SG8[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[1] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[2] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[3] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[4] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[5] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[6] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[7] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[8] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[9] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[10] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[11] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[12] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[13] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[14] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[15] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[16] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[16] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[17] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[17] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[18] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[18] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[19] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[19] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[20] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[20] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[21] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[21] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[22] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[22] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[23] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[23] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[24] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[24] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[25] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[25] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[26] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[26] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[27] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[27] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[28] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[28] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[29] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[29] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[30] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[30] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_lm[31] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[31] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[0] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[0] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[1] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[1] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[2] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[2] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[3] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[3] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[4] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[4] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[5] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[5] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[6] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[6] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[7] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[7] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[8] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[8] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[9] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[9] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[10] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[10] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[11] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[11] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[12] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[12] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[13] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[13] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[14] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[14] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[15] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[15] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[16] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[16] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[16] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[16] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[17] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[17] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[17] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[17] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[18] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[18] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[18] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[18] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[19] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[19] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[19] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[19] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[20] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[20] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[20] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[20] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[21] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[21] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[21] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[21] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[22] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[22] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[22] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[22] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[23] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[23] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[23] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[23] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[24] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[24] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[24] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[24] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[25] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[25] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[25] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[25] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[26] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[26] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[26] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[26] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[27] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[27] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[27] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[27] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[28] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[28] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[28] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[28] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[29] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[29] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[29] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[29] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[30] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[30] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[30] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[30] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt[31] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[31] Pin=Q Type=SEQ PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_lm[31] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[31] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[25] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[25] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[26] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[26] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[27] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[27] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[28] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[28] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[29] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[29] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[31] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[31] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[30] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[30] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[25] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[25] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[26] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[26] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[27] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[27] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[28] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[28] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[29] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[29] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[31] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[31] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[30] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[30] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[9] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[10] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[11] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[12] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[13] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[14] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[16] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[16] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[15] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[15] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[9] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[10] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[11] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[12] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[13] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[14] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[16] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[16] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[15] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[15] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[17] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[17] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[18] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[18] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[19] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[19] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[20] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[20] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[21] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[21] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[22] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[22] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[24] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[24] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[23] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[23] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[17] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[17] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[18] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[18] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[19] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[19] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[20] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[20] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[21] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[21] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[22] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[22] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[24] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[24] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[23] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[23] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[1] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[2] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[3] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[4] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[5] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[6] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[8] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s[7] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[1] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[2] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[3] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[4] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[5] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[6] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[8] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[8] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_s[7] Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7] Pin=S Type=1BIT PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/N_2006 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int7_i_a2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_1_3 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int7_i_o2_1_3 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_1_13 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int7_i_o2_1_13 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_1_11 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int7_i_o2_1_11 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_intlde_i_o2_22 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_RNIBVS11[25] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_intlde_i_o2_21 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_RNIK7S11[18] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_intlde_i_o2_20 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_RNIIC021[30] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_intlde_i_o2_19 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_RNIUJU11[26] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_intlde_i_o2_18 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_RNIMP021[9] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_intlde_i_o2_17 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_RNI69021[2] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_intlde_i_o2_16 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_RNII3Q11[17] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_3 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int7_i_o2_3_0 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int7_i_o2_1_17 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int7_i_o2_1_17 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_intlde_i_o2_23 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_RNIB95R1[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/N_95 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int7_i_o2 Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_intlde_i_o2_28 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_RNIF7O74[18] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/corepwm_0_0/G0b.timebase_inst/N_1274 Inst=mss_top_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_RNIMJU68[10] Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=ff_to_start_net Inst=mss_top_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP Pin=FF_TO_START Type=G4C PkgPin= Port=
ProbePoint: Net=CFG0_GND_INST_NET Inst=CFG0_GND_INST Pin=Y Type=COMB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_YR Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB15_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB15 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB15_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB15 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB16_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB16 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB16_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB16 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB17_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB17 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB17_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB17 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB18_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB18 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB19_rgbr_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB19 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB20_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB20 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB21_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB21 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB22_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB22 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB23_rgbl_net_1 Inst=mss_top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB23 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_YR Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB0_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB0 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB1_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB1 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB2_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB2 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB3_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB3 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB4_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB4 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB4_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB4 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB5_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB5 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB5_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB5 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB6_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB6 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB6_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB6 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB7_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB7 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB7_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB7 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB8_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB8 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB9_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB9 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB10_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB10 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB11_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB11 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB12_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB12 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB12_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB12 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB13_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB13 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB13_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB13 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB14_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB14 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB14_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB14 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB15_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB15 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB15_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB15 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB16_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB16 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB16_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB16 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB17_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB17 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB18_rgbr_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB18 Pin=YR Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB19_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB19 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB20_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB20 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB21_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB21 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB22_rgbl_net_1 Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_RGB1_RGB22 Pin=YL Type=RGB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth Inst=mss_top_sb_0/CCC_0/GL0_INST/U0 Pin=YSn Type=GB PkgPin= Port=
ProbePoint: Net=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0_YNn_GSouth Inst=mss_top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINJS6/U0 Pin=YSn Type=GB PkgPin= Port=
PkgPin: Id=2 Name=2 Port=TX Status=2
PkgPin: Id=3 Name=3 Port=pwm_out_4 Status=2
PkgPin: Id=4 Name=4 Port= Status=2
PkgPin: Id=6 Name=7 Port= Status=2
PkgPin: Id=7 Name=8 Port= Status=2
PkgPin: Id=8 Name=9 Port= Status=2
PkgPin: Id=9 Name=10 Port= Status=2
PkgPin: Id=11 Name=13 Port= Status=2
PkgPin: Id=12 Name=14 Port= Status=2
PkgPin: Id=13 Name=15 Port= Status=2
PkgPin: Id=14 Name=16 Port= Status=2
PkgPin: Id=16 Name=19 Port= Status=2
PkgPin: Id=17 Name=20 Port= Status=2
PkgPin: Id=18 Name=21 Port= Status=2
PkgPin: Id=19 Name=22 Port= Status=2
PkgPin: Id=20 Name=23 Port= Status=2
PkgPin: Id=21 Name=24 Port= Status=2
PkgPin: Id=22 Name=27 Port= Status=2
PkgPin: Id=23 Name=28 Port= Status=2
PkgPin: Id=24 Name=29 Port= Status=2
PkgPin: Id=25 Name=30 Port= Status=2
PkgPin: Id=27 Name=33 Port= Status=2
PkgPin: Id=28 Name=32 Port= Status=2
PkgPin: Id=29 Name=36 Port= Status=2
PkgPin: Id=31 Name=38 Port= Status=2
PkgPin: Id=32 Name=37 Port= Status=2
PkgPin: Id=34 Name=43 Port=pwm_out_2 Status=2
PkgPin: Id=36 Name=44 Port= Status=2
PkgPin: Id=38 Name=46 Port= Status=2
PkgPin: Id=39 Name=49 Port=TX2 Status=2
PkgPin: Id=40 Name=48 Port= Status=2
PkgPin: Id=42 Name=52 Port= Status=2
PkgPin: Id=44 Name=53 Port= Status=2
PkgPin: Id=45 Name=55 Port= Status=2
PkgPin: Id=46 Name=56 Port= Status=2
PkgPin: Id=47 Name=57 Port= Status=2
PkgPin: Id=48 Name=58 Port= Status=2
PkgPin: Id=49 Name=60 Port= Status=2
PkgPin: Id=50 Name=61 Port= Status=2
PkgPin: Id=52 Name=63 Port= Status=2
PkgPin: Id=53 Name=64 Port= Status=2
PkgPin: Id=54 Name=66 Port= Status=2
PkgPin: Id=55 Name=67 Port= Status=2
PkgPin: Id=68 Name=81 Port= Status=2
PkgPin: Id=69 Name=82 Port= Status=2
PkgPin: Id=70 Name=83 Port=pwm_out_1 Status=2
PkgPin: Id=71 Name=85 Port= Status=2
PkgPin: Id=73 Name=87 Port= Status=2
PkgPin: Id=74 Name=88 Port= Status=2
PkgPin: Id=75 Name=90 Port= Status=2
PkgPin: Id=76 Name=89 Port= Status=2
PkgPin: Id=78 Name=92 Port= Status=2
PkgPin: Id=79 Name=93 Port= Status=2
PkgPin: Id=84 Name=100 Port= Status=2
PkgPin: Id=85 Name=101 Port=pwm_out_3 Status=2
PkgPin: Id=86 Name=102 Port= Status=2
PkgPin: Id=87 Name=103 Port= Status=2
PkgPin: Id=92 Name=110 Port= Status=2
PkgPin: Id=93 Name=112 Port= Status=2
PkgPin: Id=94 Name=111 Port= Status=2
PkgPin: Id=95 Name=115 Port= Status=2
PkgPin: Id=96 Name=116 Port= Status=2
PkgPin: Id=97 Name=117 Port= Status=2
PkgPin: Id=98 Name=118 Port= Status=2
PkgPin: Id=101 Name=122 Port= Status=2
PkgPin: Id=102 Name=123 Port= Status=2
PkgPin: Id=103 Name=124 Port= Status=2
PkgPin: Id=104 Name=125 Port= Status=2
PkgPin: Id=105 Name=128 Port= Status=2
PkgPin: Id=106 Name=129 Port= Status=2
PkgPin: Id=107 Name=130 Port= Status=2
PkgPin: Id=108 Name=131 Port= Status=2
PkgPin: Id=110 Name=134 Port= Status=2
PkgPin: Id=111 Name=135 Port= Status=2
PkgPin: Id=112 Name=136 Port= Status=2
PkgPin: Id=113 Name=137 Port= Status=2
PkgPin: Id=115 Name=141 Port= Status=2
PkgPin: Id=116 Name=143 Port= Status=2
PkgPin: Id=117 Name=142 Port= Status=2
PkgPin: Id=118 Name=144 Port= Status=2
