/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [29:0] _02_;
  reg [3:0] _03_;
  reg [8:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [20:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [24:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [27:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[78] ? in_data[54] : in_data[71];
  assign celloutsig_0_22z = celloutsig_0_15z ? celloutsig_0_11z : celloutsig_0_19z[1];
  assign celloutsig_0_16z = ~(celloutsig_0_6z & celloutsig_0_9z[7]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_33z = !(celloutsig_0_8z ? celloutsig_0_25z : celloutsig_0_0z);
  assign celloutsig_1_0z = !(in_data[162] ? in_data[128] : in_data[128]);
  assign celloutsig_0_6z = !(celloutsig_0_3z ? celloutsig_0_1z : celloutsig_0_3z);
  assign celloutsig_1_11z = ~(celloutsig_1_6z[4] | celloutsig_1_4z);
  assign celloutsig_1_13z = ~(_00_ | celloutsig_1_11z);
  assign celloutsig_0_5z = ~celloutsig_0_1z;
  assign celloutsig_0_36z = celloutsig_0_29z | ~(celloutsig_0_27z);
  assign celloutsig_1_17z = celloutsig_1_16z | ~(_01_);
  assign celloutsig_0_15z = celloutsig_0_3z | ~(celloutsig_0_0z);
  assign celloutsig_1_10z = celloutsig_1_1z ^ in_data[113];
  assign celloutsig_1_14z = { celloutsig_1_2z[13:4], celloutsig_1_3z } + { celloutsig_1_2z[15:12], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z };
  reg [29:0] _20_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 30'h00000000;
    else _20_ <= in_data[146:117];
  assign { _02_[29:23], _01_, _02_[21:7], _00_, _02_[5:0] } = _20_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= celloutsig_0_7z[5:2];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 9'h000;
    else _04_ <= { in_data[9:2], celloutsig_0_22z };
  assign celloutsig_0_13z = { celloutsig_0_9z[0], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_9z[7:1], celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_16z } == { _04_[4:3], celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_4z[1:0], celloutsig_0_1z } == celloutsig_0_4z[2:0];
  assign celloutsig_0_27z = in_data[37:35] == celloutsig_0_19z;
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } >= in_data[78:75];
  assign celloutsig_0_39z = { in_data[38:35], celloutsig_0_38z, celloutsig_0_36z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_33z, celloutsig_0_0z } > celloutsig_0_20z[11:2];
  assign celloutsig_1_1z = in_data[152:140] > { in_data[132:121], celloutsig_1_0z };
  assign celloutsig_0_38z = celloutsig_0_9z[10:1] && { celloutsig_0_34z[6:5], celloutsig_0_19z, _03_, celloutsig_0_22z };
  assign celloutsig_0_8z = { celloutsig_0_7z[4:0], celloutsig_0_3z, celloutsig_0_1z } || { celloutsig_0_7z[3:0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[15:4] || { in_data[89:81], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_25z = celloutsig_0_23z[19:16] || celloutsig_0_13z[3:0];
  assign celloutsig_1_4z = { celloutsig_1_2z[24:13], celloutsig_1_3z } < { in_data[163:153], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_2z = { in_data[187:161], celloutsig_1_1z } % { 1'h1, in_data[188:162] };
  assign celloutsig_0_19z = _03_[2:0] % { 1'h1, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_16z } * { celloutsig_0_4z[3:2], celloutsig_0_6z };
  assign celloutsig_0_4z = - in_data[22:19];
  assign celloutsig_0_9z = - { in_data[49:46], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_19z = in_data[144:126] !== { celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_16z };
  assign celloutsig_0_23z = ~ { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_6z = celloutsig_1_2z[27:23] | { in_data[147:145], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } | { in_data[35:32], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_3z = | celloutsig_1_2z[23:14];
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } <<< { celloutsig_1_2z[6:5], celloutsig_1_0z };
  assign celloutsig_0_34z = { celloutsig_0_28z[8:1], celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_29z, _04_, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_33z } - { in_data[60:42], celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_16z } - { celloutsig_0_18z[2:1], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_19z[1], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, _04_, celloutsig_0_21z, celloutsig_0_4z } - { celloutsig_0_20z[14:1], celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_1_15z = ~((celloutsig_1_11z & celloutsig_1_3z) | (_00_ & celloutsig_1_8z[1]));
  assign celloutsig_1_16z = ~((_02_[1] & celloutsig_1_13z) | (celloutsig_1_15z & celloutsig_1_3z));
  assign celloutsig_1_18z = ~((celloutsig_1_17z & in_data[127]) | (celloutsig_1_16z & celloutsig_1_2z[21]));
  assign celloutsig_0_10z = ~((celloutsig_0_3z & celloutsig_0_5z) | (celloutsig_0_2z & in_data[85]));
  assign celloutsig_0_11z = ~((celloutsig_0_1z & celloutsig_0_0z) | (celloutsig_0_2z & celloutsig_0_7z[1]));
  assign celloutsig_0_12z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_2z & celloutsig_0_2z));
  assign celloutsig_0_14z = ~((celloutsig_0_11z & celloutsig_0_4z[2]) | (celloutsig_0_12z & celloutsig_0_1z));
  assign { _02_[22], _02_[6] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
