--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml i2c_use.twx i2c_use.ncd -o i2c_use.twr i2c_use.pcf

Design file:              i2c_use.ncd
Physical constraint file: i2c_use.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    0.730(R)|      FAST  |    1.618(R)|      SLOW  |Clk_BUFGP         |   0.000|
SDA         |   -0.164(R)|      FAST  |    2.027(R)|      SLOW  |Clk_BUFGP         |   0.000|
START       |    0.075(R)|      FAST  |    1.698(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SCL         |         8.647(R)|      SLOW  |         3.646(R)|      FAST  |Clk_BUFGP         |   0.000|
SDA         |         8.530(R)|      SLOW  |         3.615(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<0>   |         8.521(R)|      SLOW  |         3.676(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<1>   |         8.747(R)|      SLOW  |         3.755(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<2>   |         8.760(R)|      SLOW  |         3.763(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<3>   |         8.525(R)|      SLOW  |         3.701(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<4>   |         9.141(R)|      SLOW  |         3.991(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<5>   |         8.681(R)|      SLOW  |         3.801(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<6>   |         9.182(R)|      SLOW  |         4.038(R)|      FAST  |Clk_BUFGP         |   0.000|
sygnal<7>   |         9.181(R)|      SLOW  |         4.028(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.141|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 28 15:42:09 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4999 MB



