   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"FTM.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../source/FTM.c"
  20              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NVIC_EnableIRQ:
  27              	.LFB108:
  28              		.file 2 "/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos
   1:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**************************************************************************//**
   2:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  * @file     core_cm4.h
   3:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  * @version  V4.30
   5:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  * @date     20. October 2015
   6:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  ******************************************************************************/
   7:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
   9:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    All rights reserved.
  10:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      to endorse or promote products derived from this software without
  19:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      specific prior written permission.
  20:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    *
  21:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  34:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  35:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
  40:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  41:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  44:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #include <stdint.h>
  45:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  46:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifdef __cplusplus
  47:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  extern "C" {
  48:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
  49:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  50:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
  51:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  54:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  57:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  60:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
  63:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  64:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  65:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*******************************************************************************
  66:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  *                 CMSIS definitions
  67:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  ******************************************************************************/
  68:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
  69:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup Cortex_M4
  70:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
  71:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
  72:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  73:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  79:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  81:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  82:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if   defined ( __CC_ARM )
  83:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  87:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  92:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
  93:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  97:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 102:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 103:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 106:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 107:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 111:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 112:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __packed
 113:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 117:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #else
 118:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #error Unknown compiler
 119:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
 120:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 121:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** */
 124:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if defined ( __CC_ARM )
 125:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 128:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 129:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 131:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 132:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 133:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 134:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 135:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 136:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 140:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 141:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 143:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 144:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 145:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 146:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 147:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 148:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
 149:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 152:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 153:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 155:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 156:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 157:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 158:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 159:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 160:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if defined __ARMVFP__
 162:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 164:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 165:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 167:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 168:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 169:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 170:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 171:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 172:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 173:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 176:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 177:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 179:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 180:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 181:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 182:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 183:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 184:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 185:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if defined __FPU_VFP__
 186:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 188:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 189:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 191:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 192:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 193:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 194:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 195:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 196:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 197:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 200:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 201:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 203:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 204:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 205:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 206:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 207:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 208:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
 209:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 210:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 214:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifdef __cplusplus
 215:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** }
 216:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
 217:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 218:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 220:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 222:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 225:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifdef __cplusplus
 226:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  extern "C" {
 227:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
 228:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 229:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* check device defines and use defaults */
 230:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __CM4_REV
 232:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 235:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 236:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 240:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 241:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 245:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 246:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 250:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 251:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 255:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
 256:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 257:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 259:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 261:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** */
 265:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifdef __cplusplus
 266:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #else
 268:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
 270:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 273:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* following defines should be used for structure members */
 274:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 278:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 280:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 281:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 282:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*******************************************************************************
 283:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  *                 Register Abstraction
 284:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   Core Register contain:
 285:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core Register
 286:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core NVIC Register
 287:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core SCB Register
 288:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core SysTick Register
 289:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core Debug Register
 290:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core MPU Register
 291:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core FPU Register
 292:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  ******************************************************************************/
 293:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 294:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** */
 297:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 298:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 299:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief      Core Register type definitions.
 302:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 303:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 304:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 305:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 306:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 308:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef union
 309:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 310:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   struct
 311:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   {
 312:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } APSR_Type;
 323:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 324:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* APSR Register Definitions */
 325:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 328:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 331:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 334:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 337:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 340:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 343:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 344:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 345:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 347:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef union
 348:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 349:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   struct
 350:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   {
 351:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } IPSR_Type;
 356:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 357:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* IPSR Register Definitions */
 358:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 361:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 362:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 363:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 365:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef union
 366:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 367:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   struct
 368:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   {
 369:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } xPSR_Type;
 383:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 384:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* xPSR Register Definitions */
 385:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 388:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 391:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 394:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 397:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 400:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 403:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 406:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 409:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 412:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 413:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 414:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 416:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef union
 417:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 418:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   struct
 419:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   {
 420:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } CONTROL_Type;
 427:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 428:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* CONTROL Register Definitions */
 429:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 432:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 435:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 438:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 440:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 441:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 442:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 446:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 447:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 448:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 449:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 451:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 452:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 453:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** }  NVIC_Type;
 467:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 468:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 472:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 474:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 475:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 476:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 480:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 481:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 482:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 483:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 485:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 486:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 487:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } SCB_Type;
 509:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 510:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 514:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 517:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 520:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 523:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 526:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 530:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 533:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 536:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 539:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 542:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 545:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 548:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 551:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 554:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 557:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 561:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 565:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 568:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 571:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 574:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 577:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 580:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 583:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB System Control Register Definitions */
 584:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 587:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 590:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 593:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 597:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 600:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 603:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 606:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 609:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 612:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 616:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 619:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 622:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 625:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 628:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 631:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 634:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 637:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 640:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 643:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 646:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 649:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 652:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 655:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 659:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 662:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 665:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 669:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 672:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 675:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 679:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 682:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 685:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 688:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 691:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 693:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 694:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 695:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 699:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 700:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 701:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 702:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 704:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 705:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 706:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } SCnSCB_Type;
 710:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 711:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 715:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 719:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 722:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 725:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 728:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 731:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 733:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 734:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 735:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 739:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 740:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 741:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 742:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 744:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 745:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 746:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } SysTick_Type;
 751:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 752:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 756:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 759:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 762:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 765:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 769:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SysTick Current Register Definitions */
 770:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 773:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 777:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 780:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 783:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 785:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 786:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 787:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 791:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 792:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 793:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 794:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 796:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 797:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 798:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __OM  union
 799:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   {
 800:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } ITM_Type;
 831:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 832:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 836:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 840:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 843:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 846:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 849:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 852:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 855:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 858:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 861:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 864:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 868:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 872:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 876:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 880:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 883:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 886:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 888:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 889:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 890:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 894:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 895:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 896:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 897:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 899:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 900:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 901:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } DWT_Type;
 925:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 926:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT Control Register Definitions */
 927:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 930:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 933:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 936:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 939:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 942:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 945:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 948:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 951:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 954:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 957:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 960:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 963:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 966:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 969:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 972:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 975:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 978:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 981:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 985:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 989:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 993:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 997:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1001:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1005:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1009:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1012:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1015:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1018:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1021:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1024:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1027:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1030:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1033:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1035:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1036:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1037:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1041:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1042:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1043:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1044:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1046:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
1047:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
1048:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } TPI_Type;
1073:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1074:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1078:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1082:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1086:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1089:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1092:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1095:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1099:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1102:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1106:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1110:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1113:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1116:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1119:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1122:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1125:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1128:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1132:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1136:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1139:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1142:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1145:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1148:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1151:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1154:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1158:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1162:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1166:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1169:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1172:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1175:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1178:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1181:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1185:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1188:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1190:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1191:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1193:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1197:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1198:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1199:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1200:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1202:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
1203:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
1204:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } MPU_Type;
1216:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1217:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* MPU Type Register Definitions */
1218:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1221:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1224:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1227:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* MPU Control Register Definitions */
1228:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1231:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1234:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1237:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1241:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1245:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1248:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1251:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1255:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1258:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1261:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1264:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1267:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1270:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1273:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1276:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1279:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1282:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
1284:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1285:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1286:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1288:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1292:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1293:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1294:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1295:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1297:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
1298:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
1299:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } FPU_Type;
1306:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1307:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1311:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1314:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1317:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1320:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1323:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1326:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1329:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1332:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1335:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1339:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1343:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1346:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1349:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1352:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1356:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1359:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1362:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1365:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1368:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1371:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1374:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1377:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1381:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1384:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1387:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1390:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
1392:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1393:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1394:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1395:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1399:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1400:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1401:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1402:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1404:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
1405:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
1406:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } CoreDebug_Type;
1411:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1412:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1416:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1419:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1422:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1425:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1428:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1431:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1434:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1437:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1440:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1443:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1446:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1449:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1453:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1456:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1460:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1463:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1466:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1469:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1472:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1475:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1478:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1481:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1484:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1487:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1490:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1493:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1496:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1498:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1499:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1500:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1504:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1505:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1506:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1507:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \return           Masked and shifted value.
1511:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** */
1512:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1514:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1515:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \param[in] value  Value of register.
1518:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** */
1520:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1522:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1524:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1525:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1526:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1530:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1531:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1532:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1542:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1551:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
1555:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1556:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
1560:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1561:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} */
1562:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1563:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1564:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1565:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*******************************************************************************
1566:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  *                Hardware Abstraction Layer
1567:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   Core Function Interface contains:
1568:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core NVIC Functions
1569:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core SysTick Functions
1570:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core Debug Functions
1571:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core Register Access Functions
1572:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  ******************************************************************************/
1573:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1574:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** */
1576:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1577:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1578:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1579:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1581:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1585:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1586:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1587:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1588:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief   Set Priority Grouping
1589:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****            Only values from 0..7 are used.
1592:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1596:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
1598:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   uint32_t reg_value;
1599:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1601:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** }
1608:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1609:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1610:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1611:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief   Get Priority Grouping
1612:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1615:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
1617:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** }
1619:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1620:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1621:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1622:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief   Enable External Interrupt
1623:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1626:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
  29              		.loc 2 1627 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              		.cfi_def_cfa_register 7
  41 0006 0346     		mov	r3, r0
  42 0008 FB71     		strb	r3, [r7, #7]
1628:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  43              		.loc 2 1628 97
  44 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  45 000c 03F01F02 		and	r2, r3, #31
  46              		.loc 2 1628 7
  47 0010 0749     		ldr	r1, .L2
  48              		.loc 2 1628 16
  49 0012 97F90730 		ldrsb	r3, [r7, #7]
  50              		.loc 2 1628 41
  51 0016 5B09     		lsrs	r3, r3, #5
  52              		.loc 2 1628 67
  53 0018 0120     		movs	r0, #1
  54 001a 00FA02F2 		lsl	r2, r0, r2
  55              		.loc 2 1628 50
  56 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** }
  57              		.loc 2 1629 1
  58 0022 00BF     		nop
  59 0024 0C37     		adds	r7, r7, #12
  60              		.cfi_def_cfa_offset 4
  61 0026 BD46     		mov	sp, r7
  62              		.cfi_def_cfa_register 13
  63              		@ sp needed
  64 0028 5DF8047B 		ldr	r7, [sp], #4
  65              		.cfi_restore 7
  66              		.cfi_def_cfa_offset 0
  67 002c 7047     		bx	lr
  68              	.L3:
  69 002e 00BF     		.align	2
  70              	.L2:
  71 0030 00E100E0 		.word	-536813312
  72              		.cfi_endproc
  73              	.LFE108:
  75              		.global	OC_Delta
  76              		.section	.data.OC_Delta,"aw"
  77              		.align	1
  80              	OC_Delta:
  81 0000 C800     		.short	200
  82              		.section	.text.FTM0_IRQHandler,"ax",%progbits
  83              		.align	1
  84              		.global	FTM0_IRQHandler
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	FTM0_IRQHandler:
  90              	.LFB123:
   1:../source/FTM.c **** 
   2:../source/FTM.c **** #include "FTM.h"
   3:../source/FTM.c **** #include "PORT.h"
   4:../source/FTM.c **** #include "GPIO.h"
   5:../source/FTM.c **** #include "FTM.h"
   6:../source/FTM.c **** 
   7:../source/FTM.c **** 
   8:../source/FTM.c **** 
   9:../source/FTM.c **** void IC_Init(void);
  10:../source/FTM.c **** void OC_ISR(void);
  11:../source/FTM.c **** void IC_ISR(void);
  12:../source/FTM.c **** 
  13:../source/FTM.c **** 
  14:../source/FTM.c **** uint16_t OC_Delta = 200;
  15:../source/FTM.c **** 
  16:../source/FTM.c **** 
  17:../source/FTM.c **** /* FTM0 fault, overflow and channels interrupt handler*/
  18:../source/FTM.c **** 
  19:../source/FTM.c **** __ISR__ FTM0_IRQHandler(void)
  20:../source/FTM.c **** {
  91              		.loc 1 20 1
  92              		.cfi_startproc
  93              		@ Stack Align: May be called with mis-aligned SP.
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 1, uses_anonymous_args = 0
  96 0000 6846     		mov	r0, sp
  97              		.cfi_register 13, 0
  98 0002 20F00701 		bic	r1, r0, #7
  99 0006 8D46     		mov	sp, r1
 100 0008 89B5     		push	{r0, r3, r7, lr}
 101              		.cfi_def_cfa_offset 16
 102              		.cfi_offset 13, -16
 103              		.cfi_offset 3, -12
 104              		.cfi_offset 7, -8
 105              		.cfi_offset 14, -4
 106 000a 00AF     		add	r7, sp, #0
 107              		.cfi_def_cfa_register 7
  21:../source/FTM.c **** 	OC_ISR();
 108              		.loc 1 21 2
 109 000c FFF7FEFF 		bl	OC_ISR
  22:../source/FTM.c **** }
 110              		.loc 1 22 1
 111 0010 00BF     		nop
 112 0012 BD46     		mov	sp, r7
 113              		.cfi_def_cfa_register 13
 114              		@ sp needed
 115 0014 BDE88940 		pop	{r0, r3, r7, lr}
 116              		.cfi_restore 14
 117              		.cfi_restore 7
 118              		.cfi_restore 3
 119              		.cfi_restore 0
 120              		.cfi_def_cfa_offset 0
 121 0018 8546     		mov	sp, r0
 122 001a 7047     		bx	lr
 123              		.cfi_endproc
 124              	.LFE123:
 126              		.section	.text.FTM3_IRQHandler,"ax",%progbits
 127              		.align	1
 128              		.global	FTM3_IRQHandler
 129              		.syntax unified
 130              		.thumb
 131              		.thumb_func
 133              	FTM3_IRQHandler:
 134              	.LFB124:
  23:../source/FTM.c **** 
  24:../source/FTM.c **** /* FTM3 fault, overflow and channels interrupt handler*/
  25:../source/FTM.c **** 
  26:../source/FTM.c **** __ISR__ FTM3_IRQHandler(void)
  27:../source/FTM.c **** {
 135              		.loc 1 27 1
 136              		.cfi_startproc
 137              		@ Stack Align: May be called with mis-aligned SP.
 138              		@ args = 0, pretend = 0, frame = 0
 139              		@ frame_needed = 1, uses_anonymous_args = 0
 140 0000 6846     		mov	r0, sp
 141              		.cfi_register 13, 0
 142 0002 20F00701 		bic	r1, r0, #7
 143 0006 8D46     		mov	sp, r1
 144 0008 89B5     		push	{r0, r3, r7, lr}
 145              		.cfi_def_cfa_offset 16
 146              		.cfi_offset 13, -16
 147              		.cfi_offset 3, -12
 148              		.cfi_offset 7, -8
 149              		.cfi_offset 14, -4
 150 000a 00AF     		add	r7, sp, #0
 151              		.cfi_def_cfa_register 7
  28:../source/FTM.c **** 	IC_ISR();
 152              		.loc 1 28 2
 153 000c FFF7FEFF 		bl	IC_ISR
  29:../source/FTM.c **** }
 154              		.loc 1 29 1
 155 0010 00BF     		nop
 156 0012 BD46     		mov	sp, r7
 157              		.cfi_def_cfa_register 13
 158              		@ sp needed
 159 0014 BDE88940 		pop	{r0, r3, r7, lr}
 160              		.cfi_restore 14
 161              		.cfi_restore 7
 162              		.cfi_restore 3
 163              		.cfi_restore 0
 164              		.cfi_def_cfa_offset 0
 165 0018 8546     		mov	sp, r0
 166 001a 7047     		bx	lr
 167              		.cfi_endproc
 168              	.LFE124:
 170              		.section	.text.OC_ISR,"ax",%progbits
 171              		.align	1
 172              		.global	OC_ISR
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	OC_ISR:
 178              	.LFB125:
  30:../source/FTM.c **** 
  31:../source/FTM.c **** void OC_ISR(void)  //FTM0 CH0 PTC8 as GPIO
  32:../source/FTM.c **** {
 179              		.loc 1 32 1
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 1, uses_anonymous_args = 0
 183 0000 80B5     		push	{r7, lr}
 184              		.cfi_def_cfa_offset 8
 185              		.cfi_offset 7, -8
 186              		.cfi_offset 14, -4
 187 0002 00AF     		add	r7, sp, #0
 188              		.cfi_def_cfa_register 7
  33:../source/FTM.c **** 	FTM_ClearInterruptFlag (FTM0, FTM_CH_0);
 189              		.loc 1 33 2
 190 0004 0021     		movs	r1, #0
 191 0006 0C48     		ldr	r0, .L7
 192 0008 FFF7FEFF 		bl	FTM_ClearInterruptFlag
  34:../source/FTM.c **** 	GPIO_Toggle(PTC, 1 << 8);
 193              		.loc 1 34 2
 194 000c 4FF48071 		mov	r1, #256
 195 0010 0A48     		ldr	r0, .L7+4
 196 0012 FFF7FEFF 		bl	GPIO_Toggle
  35:../source/FTM.c **** 	FTM_SetCounter(FTM0,FTM_CH_0,FTM_GetCounter (FTM0, FTM_CH_0)+OC_Delta); // OC + oc_Delta --> oc
 197              		.loc 1 35 31
 198 0016 0021     		movs	r1, #0
 199 0018 0748     		ldr	r0, .L7
 200 001a FFF7FEFF 		bl	FTM_GetCounter
 201 001e 0346     		mov	r3, r0
 202 0020 1A46     		mov	r2, r3
 203              		.loc 1 35 2
 204 0022 074B     		ldr	r3, .L7+8
 205 0024 1B88     		ldrh	r3, [r3]
 206 0026 1344     		add	r3, r3, r2
 207 0028 9BB2     		uxth	r3, r3
 208 002a 1A46     		mov	r2, r3
 209 002c 0021     		movs	r1, #0
 210 002e 0248     		ldr	r0, .L7
 211 0030 FFF7FEFF 		bl	FTM_SetCounter
  36:../source/FTM.c **** }
 212              		.loc 1 36 1
 213 0034 00BF     		nop
 214 0036 80BD     		pop	{r7, pc}
 215              	.L8:
 216              		.align	2
 217              	.L7:
 218 0038 00800340 		.word	1073971200
 219 003c 80F00F40 		.word	1074786432
 220 0040 00000000 		.word	OC_Delta
 221              		.cfi_endproc
 222              	.LFE125:
 224              		.section	.text.IC_ISR,"ax",%progbits
 225              		.align	1
 226              		.global	IC_ISR
 227              		.syntax unified
 228              		.thumb
 229              		.thumb_func
 231              	IC_ISR:
 232              	.LFB126:
  37:../source/FTM.c **** 
  38:../source/FTM.c **** void IC_ISR(void) //FTM3 CH5 PTC9 as IC
  39:../source/FTM.c **** {
 233              		.loc 1 39 1
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 1, uses_anonymous_args = 0
 237 0000 80B5     		push	{r7, lr}
 238              		.cfi_def_cfa_offset 8
 239              		.cfi_offset 7, -8
 240              		.cfi_offset 14, -4
 241 0002 00AF     		add	r7, sp, #0
 242              		.cfi_def_cfa_register 7
  40:../source/FTM.c **** 	static uint16_t med1,med2,med;
  41:../source/FTM.c **** 	static uint8_t  state=0;
  42:../source/FTM.c **** 
  43:../source/FTM.c **** 	FTM_ClearInterruptFlag (FTM3, FTM_CH_5);
 243              		.loc 1 43 2
 244 0004 0521     		movs	r1, #5
 245 0006 1648     		ldr	r0, .L13
 246 0008 FFF7FEFF 		bl	FTM_ClearInterruptFlag
  44:../source/FTM.c **** 
  45:../source/FTM.c **** 
  46:../source/FTM.c **** 	if(state==0)
 247              		.loc 1 46 10
 248 000c 154B     		ldr	r3, .L13+4
 249 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 250              		.loc 1 46 4
 251 0010 002B     		cmp	r3, #0
 252 0012 0BD1     		bne	.L10
  47:../source/FTM.c **** 	{
  48:../source/FTM.c **** 		med1=FTM_GetCounter (FTM3, FTM_CH_5); //
 253              		.loc 1 48 8
 254 0014 0521     		movs	r1, #5
 255 0016 1248     		ldr	r0, .L13
 256 0018 FFF7FEFF 		bl	FTM_GetCounter
 257 001c 0346     		mov	r3, r0
 258 001e 1A46     		mov	r2, r3
 259              		.loc 1 48 7
 260 0020 114B     		ldr	r3, .L13+8
 261 0022 1A80     		strh	r2, [r3]	@ movhi
  49:../source/FTM.c **** 		state=1;
 262              		.loc 1 49 8
 263 0024 0F4B     		ldr	r3, .L13+4
 264 0026 0122     		movs	r2, #1
 265 0028 1A70     		strb	r2, [r3]
  50:../source/FTM.c **** 	}
  51:../source/FTM.c **** 	else if(state==1)
  52:../source/FTM.c **** 	{
  53:../source/FTM.c **** 		med2=FTM_GetCounter (FTM3, FTM_CH_5);
  54:../source/FTM.c **** 		med=med2-med1;
  55:../source/FTM.c **** 		state=0;					// Set break point here and watch "med" value
  56:../source/FTM.c **** 	}
  57:../source/FTM.c **** 
  58:../source/FTM.c **** 
  59:../source/FTM.c **** }
 266              		.loc 1 59 1
 267 002a 16E0     		b	.L12
 268              	.L10:
  51:../source/FTM.c **** 	{
 269              		.loc 1 51 15
 270 002c 0D4B     		ldr	r3, .L13+4
 271 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  51:../source/FTM.c **** 	{
 272              		.loc 1 51 9
 273 0030 012B     		cmp	r3, #1
 274 0032 12D1     		bne	.L12
  53:../source/FTM.c **** 		med=med2-med1;
 275              		.loc 1 53 8
 276 0034 0521     		movs	r1, #5
 277 0036 0A48     		ldr	r0, .L13
 278 0038 FFF7FEFF 		bl	FTM_GetCounter
 279 003c 0346     		mov	r3, r0
 280 003e 1A46     		mov	r2, r3
  53:../source/FTM.c **** 		med=med2-med1;
 281              		.loc 1 53 7
 282 0040 0A4B     		ldr	r3, .L13+12
 283 0042 1A80     		strh	r2, [r3]	@ movhi
  54:../source/FTM.c **** 		state=0;					// Set break point here and watch "med" value
 284              		.loc 1 54 11
 285 0044 094B     		ldr	r3, .L13+12
 286 0046 1A88     		ldrh	r2, [r3]
 287 0048 074B     		ldr	r3, .L13+8
 288 004a 1B88     		ldrh	r3, [r3]
 289 004c D31A     		subs	r3, r2, r3
 290 004e 9AB2     		uxth	r2, r3
  54:../source/FTM.c **** 		state=0;					// Set break point here and watch "med" value
 291              		.loc 1 54 6
 292 0050 074B     		ldr	r3, .L13+16
 293 0052 1A80     		strh	r2, [r3]	@ movhi
  55:../source/FTM.c **** 	}
 294              		.loc 1 55 8
 295 0054 034B     		ldr	r3, .L13+4
 296 0056 0022     		movs	r2, #0
 297 0058 1A70     		strb	r2, [r3]
 298              	.L12:
 299              		.loc 1 59 1
 300 005a 00BF     		nop
 301 005c 80BD     		pop	{r7, pc}
 302              	.L14:
 303 005e 00BF     		.align	2
 304              	.L13:
 305 0060 00900B40 		.word	1074499584
 306 0064 00000000 		.word	state.3
 307 0068 00000000 		.word	med1.2
 308 006c 00000000 		.word	med2.1
 309 0070 00000000 		.word	med.0
 310              		.cfi_endproc
 311              	.LFE126:
 313              		.section	.text.FTM_Init,"ax",%progbits
 314              		.align	1
 315              		.global	FTM_Init
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 320              	FTM_Init:
 321              	.LFB127:
  60:../source/FTM.c **** 
  61:../source/FTM.c **** 
  62:../source/FTM.c **** void FTM_Init (void)
  63:../source/FTM.c **** {
 322              		.loc 1 63 1
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 0
 325              		@ frame_needed = 1, uses_anonymous_args = 0
 326 0000 80B5     		push	{r7, lr}
 327              		.cfi_def_cfa_offset 8
 328              		.cfi_offset 7, -8
 329              		.cfi_offset 14, -4
 330 0002 00AF     		add	r7, sp, #0
 331              		.cfi_def_cfa_register 7
  64:../source/FTM.c **** 	SIM->SCGC6 |= SIM_SCGC6_FTM0_MASK;
 332              		.loc 1 64 5
 333 0004 2A4B     		ldr	r3, .L16
 334 0006 03F58053 		add	r3, r3, #4096
 335 000a DB6B     		ldr	r3, [r3, #60]
 336 000c 284A     		ldr	r2, .L16
 337              		.loc 1 64 13
 338 000e 43F08073 		orr	r3, r3, #16777216
 339 0012 02F58052 		add	r2, r2, #4096
 340 0016 D363     		str	r3, [r2, #60]
  65:../source/FTM.c **** 	SIM->SCGC6 |= SIM_SCGC6_FTM1_MASK;
 341              		.loc 1 65 5
 342 0018 254B     		ldr	r3, .L16
 343 001a 03F58053 		add	r3, r3, #4096
 344 001e DB6B     		ldr	r3, [r3, #60]
 345 0020 234A     		ldr	r2, .L16
 346              		.loc 1 65 13
 347 0022 43F00073 		orr	r3, r3, #33554432
 348 0026 02F58052 		add	r2, r2, #4096
 349 002a D363     		str	r3, [r2, #60]
  66:../source/FTM.c **** 	SIM->SCGC6 |= SIM_SCGC6_FTM2_MASK;
 350              		.loc 1 66 5
 351 002c 204B     		ldr	r3, .L16
 352 002e 03F58053 		add	r3, r3, #4096
 353 0032 DB6B     		ldr	r3, [r3, #60]
 354 0034 1E4A     		ldr	r2, .L16
 355              		.loc 1 66 13
 356 0036 43F08063 		orr	r3, r3, #67108864
 357 003a 02F58052 		add	r2, r2, #4096
 358 003e D363     		str	r3, [r2, #60]
  67:../source/FTM.c **** 	SIM->SCGC3 |= SIM_SCGC3_FTM2_MASK;
 359              		.loc 1 67 5
 360 0040 1B4B     		ldr	r3, .L16
 361 0042 03F58053 		add	r3, r3, #4096
 362 0046 1B6B     		ldr	r3, [r3, #48]
 363 0048 194A     		ldr	r2, .L16
 364              		.loc 1 67 13
 365 004a 43F08073 		orr	r3, r3, #16777216
 366 004e 02F58052 		add	r2, r2, #4096
 367 0052 1363     		str	r3, [r2, #48]
  68:../source/FTM.c **** 	SIM->SCGC3 |= SIM_SCGC3_FTM3_MASK;
 368              		.loc 1 68 5
 369 0054 164B     		ldr	r3, .L16
 370 0056 03F58053 		add	r3, r3, #4096
 371 005a 1B6B     		ldr	r3, [r3, #48]
 372 005c 144A     		ldr	r2, .L16
 373              		.loc 1 68 13
 374 005e 43F00073 		orr	r3, r3, #33554432
 375 0062 02F58052 		add	r2, r2, #4096
 376 0066 1363     		str	r3, [r2, #48]
  69:../source/FTM.c **** 
  70:../source/FTM.c **** 	NVIC_EnableIRQ(FTM0_IRQn);
 377              		.loc 1 70 2
 378 0068 2A20     		movs	r0, #42
 379 006a FFF7FEFF 		bl	NVIC_EnableIRQ
  71:../source/FTM.c **** 	NVIC_EnableIRQ(FTM1_IRQn);
 380              		.loc 1 71 2
 381 006e 2B20     		movs	r0, #43
 382 0070 FFF7FEFF 		bl	NVIC_EnableIRQ
  72:../source/FTM.c **** 	NVIC_EnableIRQ(FTM2_IRQn);
 383              		.loc 1 72 2
 384 0074 2C20     		movs	r0, #44
 385 0076 FFF7FEFF 		bl	NVIC_EnableIRQ
  73:../source/FTM.c **** 	NVIC_EnableIRQ(FTM3_IRQn);
 386              		.loc 1 73 2
 387 007a 4720     		movs	r0, #71
 388 007c FFF7FEFF 		bl	NVIC_EnableIRQ
  74:../source/FTM.c **** 
  75:../source/FTM.c **** 	FTM0->PWMLOAD = FTM_PWMLOAD_LDOK_MASK | 0x0F;
 389              		.loc 1 75 6
 390 0080 0C4B     		ldr	r3, .L16+4
 391              		.loc 1 75 16
 392 0082 40F20F22 		movw	r2, #527
 393 0086 C3F89820 		str	r2, [r3, #152]
  76:../source/FTM.c **** 	FTM1->PWMLOAD = FTM_PWMLOAD_LDOK_MASK | 0x0F;
 394              		.loc 1 76 6
 395 008a 0B4B     		ldr	r3, .L16+8
 396              		.loc 1 76 16
 397 008c 40F20F22 		movw	r2, #527
 398 0090 C3F89820 		str	r2, [r3, #152]
  77:../source/FTM.c **** 	FTM2->PWMLOAD = FTM_PWMLOAD_LDOK_MASK | 0x0F;
 399              		.loc 1 77 6
 400 0094 094B     		ldr	r3, .L16+12
 401              		.loc 1 77 16
 402 0096 40F20F22 		movw	r2, #527
 403 009a C3F89820 		str	r2, [r3, #152]
  78:../source/FTM.c **** 	FTM3->PWMLOAD = FTM_PWMLOAD_LDOK_MASK | 0x0F;
 404              		.loc 1 78 6
 405 009e 084B     		ldr	r3, .L16+16
 406              		.loc 1 78 16
 407 00a0 40F20F22 		movw	r2, #527
 408 00a4 C3F89820 		str	r2, [r3, #152]
  79:../source/FTM.c **** 
  80:../source/FTM.c **** 	/*
  81:../source/FTM.c **** 	 * TO DO
  82:../source/FTM.c **** 	 */
  83:../source/FTM.c **** 
  84:../source/FTM.c **** 	IC_Init();
 409              		.loc 1 84 2
 410 00a8 FFF7FEFF 		bl	IC_Init
  85:../source/FTM.c **** }
 411              		.loc 1 85 1
 412 00ac 00BF     		nop
 413 00ae 80BD     		pop	{r7, pc}
 414              	.L17:
 415              		.align	2
 416              	.L16:
 417 00b0 00700440 		.word	1074032640
 418 00b4 00800340 		.word	1073971200
 419 00b8 00900340 		.word	1073975296
 420 00bc 00A00340 		.word	1073979392
 421 00c0 00900B40 		.word	1074499584
 422              		.cfi_endproc
 423              	.LFE127:
 425              		.section	.text.IC_Init,"ax",%progbits
 426              		.align	1
 427              		.global	IC_Init
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 432              	IC_Init:
 433              	.LFB128:
  86:../source/FTM.c **** 
  87:../source/FTM.c **** /// FTM Input Capture Example
  88:../source/FTM.c **** 
  89:../source/FTM.c **** // To Test Connect PC9(IC)-PC8(GPIO)
  90:../source/FTM.c **** // or PC9(IC)-PC1(OC)
  91:../source/FTM.c **** 
  92:../source/FTM.c **** 
  93:../source/FTM.c **** void IC_Init (void)
  94:../source/FTM.c **** {
 434              		.loc 1 94 1
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 8
 437              		@ frame_needed = 1, uses_anonymous_args = 0
 438 0000 80B5     		push	{r7, lr}
 439              		.cfi_def_cfa_offset 8
 440              		.cfi_offset 7, -8
 441              		.cfi_offset 14, -4
 442 0002 82B0     		sub	sp, sp, #8
 443              		.cfi_def_cfa_offset 16
 444 0004 00AF     		add	r7, sp, #0
 445              		.cfi_def_cfa_register 7
  95:../source/FTM.c **** 	// PTC1 as OC (FTM0-CH0)
  96:../source/FTM.c **** 	PCRstr UserPCR;
  97:../source/FTM.c **** 
  98:../source/FTM.c **** 	UserPCR.PCR=false;			// Default All false, Set only those needed
 446              		.loc 1 98 13
 447 0006 0023     		movs	r3, #0
 448 0008 7B60     		str	r3, [r7, #4]
  99:../source/FTM.c **** 
 100:../source/FTM.c **** 	UserPCR.FIELD.DSE=true;
 449              		.loc 1 100 19
 450 000a 3B79     		ldrb	r3, [r7, #4]
 451 000c 43F04003 		orr	r3, r3, #64
 452 0010 3B71     		strb	r3, [r7, #4]
 101:../source/FTM.c **** 	UserPCR.FIELD.MUX=PORT_mAlt4;
 453              		.loc 1 101 19
 454 0012 7B79     		ldrb	r3, [r7, #5]
 455 0014 0422     		movs	r2, #4
 456 0016 62F30203 		bfi	r3, r2, #0, #3
 457 001a 7B71     		strb	r3, [r7, #5]
 102:../source/FTM.c **** 	UserPCR.FIELD.IRQC=PORT_eDisabled;
 458              		.loc 1 102 20
 459 001c BB79     		ldrb	r3, [r7, #6]
 460 001e 6FF30303 		bfc	r3, #0, #4
 461 0022 BB71     		strb	r3, [r7, #6]
 103:../source/FTM.c **** 
 104:../source/FTM.c **** 	PORT_Configure2 (PORTC,1,UserPCR);
 462              		.loc 1 104 2
 463 0024 7A68     		ldr	r2, [r7, #4]
 464 0026 0121     		movs	r1, #1
 465 0028 3A48     		ldr	r0, .L19
 466 002a FFF7FEFF 		bl	PORT_Configure2
 105:../source/FTM.c **** 
 106:../source/FTM.c **** 	// PTC8 as GPIO
 107:../source/FTM.c **** 	UserPCR.PCR=false;			// Default All false, Set only those needed
 467              		.loc 1 107 13
 468 002e 0023     		movs	r3, #0
 469 0030 7B60     		str	r3, [r7, #4]
 108:../source/FTM.c **** 
 109:../source/FTM.c **** 	UserPCR.FIELD.DSE=true;
 470              		.loc 1 109 19
 471 0032 3B79     		ldrb	r3, [r7, #4]
 472 0034 43F04003 		orr	r3, r3, #64
 473 0038 3B71     		strb	r3, [r7, #4]
 110:../source/FTM.c **** 	UserPCR.FIELD.MUX=PORT_mGPIO;
 474              		.loc 1 110 19
 475 003a 7B79     		ldrb	r3, [r7, #5]
 476 003c 0122     		movs	r2, #1
 477 003e 62F30203 		bfi	r3, r2, #0, #3
 478 0042 7B71     		strb	r3, [r7, #5]
 111:../source/FTM.c **** 	UserPCR.FIELD.IRQC=PORT_eDisabled;
 479              		.loc 1 111 20
 480 0044 BB79     		ldrb	r3, [r7, #6]
 481 0046 6FF30303 		bfc	r3, #0, #4
 482 004a BB71     		strb	r3, [r7, #6]
 112:../source/FTM.c **** 
 113:../source/FTM.c **** 	PORT_Configure2 (PORTC,8,UserPCR);
 483              		.loc 1 113 2
 484 004c 7A68     		ldr	r2, [r7, #4]
 485 004e 0821     		movs	r1, #8
 486 0050 3048     		ldr	r0, .L19
 487 0052 FFF7FEFF 		bl	PORT_Configure2
 114:../source/FTM.c **** 
 115:../source/FTM.c **** 	GPIO_SetDirection(PTC, 8, GPIO__OUT);
 488              		.loc 1 115 2
 489 0056 4FF0FF32 		mov	r2, #-1
 490 005a 0821     		movs	r1, #8
 491 005c 2E48     		ldr	r0, .L19+4
 492 005e FFF7FEFF 		bl	GPIO_SetDirection
 116:../source/FTM.c **** 
 117:../source/FTM.c **** 
 118:../source/FTM.c **** 	// PTC9 as IC (FTM3-CH5)
 119:../source/FTM.c **** 	UserPCR.PCR=false;			// Default All false, Set only those needed
 493              		.loc 1 119 13
 494 0062 0023     		movs	r3, #0
 495 0064 7B60     		str	r3, [r7, #4]
 120:../source/FTM.c **** 
 121:../source/FTM.c **** 	UserPCR.FIELD.DSE=true;
 496              		.loc 1 121 19
 497 0066 3B79     		ldrb	r3, [r7, #4]
 498 0068 43F04003 		orr	r3, r3, #64
 499 006c 3B71     		strb	r3, [r7, #4]
 122:../source/FTM.c **** 	UserPCR.FIELD.MUX=PORT_mAlt3;
 500              		.loc 1 122 19
 501 006e 7B79     		ldrb	r3, [r7, #5]
 502 0070 0322     		movs	r2, #3
 503 0072 62F30203 		bfi	r3, r2, #0, #3
 504 0076 7B71     		strb	r3, [r7, #5]
 123:../source/FTM.c **** 	UserPCR.FIELD.IRQC=PORT_eDisabled;
 505              		.loc 1 123 20
 506 0078 BB79     		ldrb	r3, [r7, #6]
 507 007a 6FF30303 		bfc	r3, #0, #4
 508 007e BB71     		strb	r3, [r7, #6]
 124:../source/FTM.c **** 
 125:../source/FTM.c **** 	PORT_Configure2 (PORTC,9,UserPCR);
 509              		.loc 1 125 2
 510 0080 7A68     		ldr	r2, [r7, #4]
 511 0082 0921     		movs	r1, #9
 512 0084 2348     		ldr	r0, .L19
 513 0086 FFF7FEFF 		bl	PORT_Configure2
 126:../source/FTM.c **** 
 127:../source/FTM.c **** 	//  Enable Timer advanced modes (FTMEN=1)
 128:../source/FTM.c **** 
 129:../source/FTM.c **** 	FTM0->MODE=(FTM0->MODE & ~FTM_MODE_FTMEN_MASK) | FTM_MODE_FTMEN(1);
 514              		.loc 1 129 18
 515 008a 244B     		ldr	r3, .L19+8
 516 008c 5B6D     		ldr	r3, [r3, #84]
 517              		.loc 1 129 6
 518 008e 234A     		ldr	r2, .L19+8
 519              		.loc 1 129 49
 520 0090 43F00103 		orr	r3, r3, #1
 521              		.loc 1 129 12
 522 0094 5365     		str	r3, [r2, #84]
 130:../source/FTM.c **** 
 131:../source/FTM.c **** 	/// BusClock=sysclk/2= 50MHz
 132:../source/FTM.c **** 	/// Set prescaler = divx32 => Timer Clock = 32 x (1/BusClock)= 32x1/50MHz= 0.64 useg
 133:../source/FTM.c **** 	/// =>Timer Clock x OC_Delta= 0.64 x 100=64 useg
 134:../source/FTM.c **** 
 135:../source/FTM.c **** 	/// ---- Generador
 136:../source/FTM.c **** 
 137:../source/FTM.c **** 	FTM_SetPrescaler(FTM0, FTM_PSC_x32);                     // Set Prescaler = divx32
 523              		.loc 1 137 2
 524 0096 0521     		movs	r1, #5
 525 0098 2048     		ldr	r0, .L19+8
 526 009a FFF7FEFF 		bl	FTM_SetPrescaler
 138:../source/FTM.c **** 	FTM0->CNTIN=0x0000;				  		                 // Free running
 527              		.loc 1 138 6
 528 009e 1F4B     		ldr	r3, .L19+8
 529              		.loc 1 138 13
 530 00a0 0022     		movs	r2, #0
 531 00a2 DA64     		str	r2, [r3, #76]
 139:../source/FTM.c **** 	FTM0->MOD=0xFFFF;
 532              		.loc 1 139 6
 533 00a4 1D4B     		ldr	r3, .L19+8
 534              		.loc 1 139 11
 535 00a6 4FF6FF72 		movw	r2, #65535
 536 00aa 9A60     		str	r2, [r3, #8]
 140:../source/FTM.c **** 	FTM_SetWorkingMode(FTM0,FTM_CH_0,FTM_mOutputCompare);    // OC Function
 537              		.loc 1 140 2
 538 00ac 0122     		movs	r2, #1
 539 00ae 0021     		movs	r1, #0
 540 00b0 1A48     		ldr	r0, .L19+8
 541 00b2 FFF7FEFF 		bl	FTM_SetWorkingMode
 141:../source/FTM.c **** 	FTM_SetOutputCompareEffect (FTM0, FTM_CH_0,FTM_eToggle); // Toggle Output Pin
 542              		.loc 1 141 2
 543 00b6 0122     		movs	r2, #1
 544 00b8 0021     		movs	r1, #0
 545 00ba 1848     		ldr	r0, .L19+8
 546 00bc FFF7FEFF 		bl	FTM_SetOutputCompareEffect
 142:../source/FTM.c **** 	FTM_SetInterruptMode (FTM0,FTM_CH_0, true); 		     // enable interrupts
 547              		.loc 1 142 2
 548 00c0 0122     		movs	r2, #1
 549 00c2 0021     		movs	r1, #0
 550 00c4 1548     		ldr	r0, .L19+8
 551 00c6 FFF7FEFF 		bl	FTM_SetInterruptMode
 143:../source/FTM.c **** 	FTM_StartClock(FTM0);                                    // Select BusClk
 552              		.loc 1 143 2
 553 00ca 1448     		ldr	r0, .L19+8
 554 00cc FFF7FEFF 		bl	FTM_StartClock
 144:../source/FTM.c **** 
 145:../source/FTM.c **** 	//--- medidor
 146:../source/FTM.c **** 
 147:../source/FTM.c **** 	FTM_SetPrescaler(FTM3, FTM_PSC_x32);	 				// Set Prescaler = divx32
 555              		.loc 1 147 2
 556 00d0 0521     		movs	r1, #5
 557 00d2 1348     		ldr	r0, .L19+12
 558 00d4 FFF7FEFF 		bl	FTM_SetPrescaler
 148:../source/FTM.c **** 	FTM3->CNTIN=0x0000;				  		  				// Free running
 559              		.loc 1 148 6
 560 00d8 114B     		ldr	r3, .L19+12
 561              		.loc 1 148 13
 562 00da 0022     		movs	r2, #0
 563 00dc DA64     		str	r2, [r3, #76]
 149:../source/FTM.c **** 	FTM3->MOD=0xFFFF;
 564              		.loc 1 149 6
 565 00de 104B     		ldr	r3, .L19+12
 566              		.loc 1 149 11
 567 00e0 4FF6FF72 		movw	r2, #65535
 568 00e4 9A60     		str	r2, [r3, #8]
 150:../source/FTM.c **** 	FTM_SetWorkingMode(FTM3,FTM_CH_5,FTM_mInputCapture);   // Select IC Function
 569              		.loc 1 150 2
 570 00e6 0022     		movs	r2, #0
 571 00e8 0521     		movs	r1, #5
 572 00ea 0D48     		ldr	r0, .L19+12
 573 00ec FFF7FEFF 		bl	FTM_SetWorkingMode
 151:../source/FTM.c **** 	FTM_SetInputCaptureEdge (FTM3, FTM_CH_5,FTM_eEither);  // Capture on both edges
 574              		.loc 1 151 2
 575 00f0 0322     		movs	r2, #3
 576 00f2 0521     		movs	r1, #5
 577 00f4 0A48     		ldr	r0, .L19+12
 578 00f6 FFF7FEFF 		bl	FTM_SetInputCaptureEdge
 152:../source/FTM.c **** 	FTM_SetInterruptMode (FTM3,FTM_CH_5, true);            // Enable interrupts
 579              		.loc 1 152 2
 580 00fa 0122     		movs	r2, #1
 581 00fc 0521     		movs	r1, #5
 582 00fe 0848     		ldr	r0, .L19+12
 583 0100 FFF7FEFF 		bl	FTM_SetInterruptMode
 153:../source/FTM.c **** 	FTM_StartClock(FTM3);                                  // Select BusClk
 584              		.loc 1 153 2
 585 0104 0648     		ldr	r0, .L19+12
 586 0106 FFF7FEFF 		bl	FTM_StartClock
 154:../source/FTM.c **** }
 587              		.loc 1 154 1
 588 010a 00BF     		nop
 589 010c 0837     		adds	r7, r7, #8
 590              		.cfi_def_cfa_offset 8
 591 010e BD46     		mov	sp, r7
 592              		.cfi_def_cfa_register 13
 593              		@ sp needed
 594 0110 80BD     		pop	{r7, pc}
 595              	.L20:
 596 0112 00BF     		.align	2
 597              	.L19:
 598 0114 00B00440 		.word	1074049024
 599 0118 80F00F40 		.word	1074786432
 600 011c 00800340 		.word	1073971200
 601 0120 00900B40 		.word	1074499584
 602              		.cfi_endproc
 603              	.LFE128:
 605              		.section	.text.FTM_SetPrescaler,"ax",%progbits
 606              		.align	1
 607              		.global	FTM_SetPrescaler
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	FTM_SetPrescaler:
 613              	.LFB129:
 155:../source/FTM.c **** 
 156:../source/FTM.c **** 
 157:../source/FTM.c **** 
 158:../source/FTM.c **** // Setters
 159:../source/FTM.c **** 
 160:../source/FTM.c **** void FTM_SetPrescaler (FTM_t ftm, FTM_Prescal_t data)
 161:../source/FTM.c **** {
 614              		.loc 1 161 1
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 8
 617              		@ frame_needed = 1, uses_anonymous_args = 0
 618              		@ link register save eliminated.
 619 0000 80B4     		push	{r7}
 620              		.cfi_def_cfa_offset 4
 621              		.cfi_offset 7, -4
 622 0002 83B0     		sub	sp, sp, #12
 623              		.cfi_def_cfa_offset 16
 624 0004 00AF     		add	r7, sp, #0
 625              		.cfi_def_cfa_register 7
 626 0006 7860     		str	r0, [r7, #4]
 627 0008 0B46     		mov	r3, r1
 628 000a FB70     		strb	r3, [r7, #3]
 162:../source/FTM.c **** 	ftm->SC = (ftm->SC & ~FTM_SC_PS_MASK) | FTM_SC_PS(data);
 629              		.loc 1 162 16
 630 000c 7B68     		ldr	r3, [r7, #4]
 631 000e 1B68     		ldr	r3, [r3]
 632              		.loc 1 162 21
 633 0010 23F00702 		bic	r2, r3, #7
 634              		.loc 1 162 42
 635 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 636 0016 03F00703 		and	r3, r3, #7
 637              		.loc 1 162 40
 638 001a 1A43     		orrs	r2, r2, r3
 639              		.loc 1 162 10
 640 001c 7B68     		ldr	r3, [r7, #4]
 641 001e 1A60     		str	r2, [r3]
 163:../source/FTM.c **** }
 642              		.loc 1 163 1
 643 0020 00BF     		nop
 644 0022 0C37     		adds	r7, r7, #12
 645              		.cfi_def_cfa_offset 4
 646 0024 BD46     		mov	sp, r7
 647              		.cfi_def_cfa_register 13
 648              		@ sp needed
 649 0026 5DF8047B 		ldr	r7, [sp], #4
 650              		.cfi_restore 7
 651              		.cfi_def_cfa_offset 0
 652 002a 7047     		bx	lr
 653              		.cfi_endproc
 654              	.LFE129:
 656              		.section	.text.FTM_SetModulus,"ax",%progbits
 657              		.align	1
 658              		.global	FTM_SetModulus
 659              		.syntax unified
 660              		.thumb
 661              		.thumb_func
 663              	FTM_SetModulus:
 664              	.LFB130:
 164:../source/FTM.c **** 
 165:../source/FTM.c **** void FTM_SetModulus (FTM_t ftm, FTMData_t data)
 166:../source/FTM.c **** {
 665              		.loc 1 166 1
 666              		.cfi_startproc
 667              		@ args = 0, pretend = 0, frame = 8
 668              		@ frame_needed = 1, uses_anonymous_args = 0
 669              		@ link register save eliminated.
 670 0000 80B4     		push	{r7}
 671              		.cfi_def_cfa_offset 4
 672              		.cfi_offset 7, -4
 673 0002 83B0     		sub	sp, sp, #12
 674              		.cfi_def_cfa_offset 16
 675 0004 00AF     		add	r7, sp, #0
 676              		.cfi_def_cfa_register 7
 677 0006 7860     		str	r0, [r7, #4]
 678 0008 0B46     		mov	r3, r1
 679 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 167:../source/FTM.c **** 	ftm->CNTIN = 0X00;
 680              		.loc 1 167 13
 681 000c 7B68     		ldr	r3, [r7, #4]
 682 000e 0022     		movs	r2, #0
 683 0010 DA64     		str	r2, [r3, #76]
 168:../source/FTM.c **** 	ftm->CNT = 0X00;
 684              		.loc 1 168 11
 685 0012 7B68     		ldr	r3, [r7, #4]
 686 0014 0022     		movs	r2, #0
 687 0016 5A60     		str	r2, [r3, #4]
 169:../source/FTM.c **** 	ftm->MOD = FTM_MOD_MOD(data);
 688              		.loc 1 169 13
 689 0018 7A88     		ldrh	r2, [r7, #2]
 690              		.loc 1 169 11
 691 001a 7B68     		ldr	r3, [r7, #4]
 692 001c 9A60     		str	r2, [r3, #8]
 170:../source/FTM.c **** }
 693              		.loc 1 170 1
 694 001e 00BF     		nop
 695 0020 0C37     		adds	r7, r7, #12
 696              		.cfi_def_cfa_offset 4
 697 0022 BD46     		mov	sp, r7
 698              		.cfi_def_cfa_register 13
 699              		@ sp needed
 700 0024 5DF8047B 		ldr	r7, [sp], #4
 701              		.cfi_restore 7
 702              		.cfi_def_cfa_offset 0
 703 0028 7047     		bx	lr
 704              		.cfi_endproc
 705              	.LFE130:
 707              		.section	.text.FTM_GetModulus,"ax",%progbits
 708              		.align	1
 709              		.global	FTM_GetModulus
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 714              	FTM_GetModulus:
 715              	.LFB131:
 171:../source/FTM.c **** 
 172:../source/FTM.c **** FTMData_t FTM_GetModulus (FTM_t ftm)
 173:../source/FTM.c **** {
 716              		.loc 1 173 1
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 8
 719              		@ frame_needed = 1, uses_anonymous_args = 0
 720              		@ link register save eliminated.
 721 0000 80B4     		push	{r7}
 722              		.cfi_def_cfa_offset 4
 723              		.cfi_offset 7, -4
 724 0002 83B0     		sub	sp, sp, #12
 725              		.cfi_def_cfa_offset 16
 726 0004 00AF     		add	r7, sp, #0
 727              		.cfi_def_cfa_register 7
 728 0006 7860     		str	r0, [r7, #4]
 174:../source/FTM.c **** 	return ftm->MOD & FTM_MOD_MOD_MASK;
 729              		.loc 1 174 12
 730 0008 7B68     		ldr	r3, [r7, #4]
 731 000a 9B68     		ldr	r3, [r3, #8]
 732              		.loc 1 174 18
 733 000c 9BB2     		uxth	r3, r3
 175:../source/FTM.c **** }
 734              		.loc 1 175 1
 735 000e 1846     		mov	r0, r3
 736 0010 0C37     		adds	r7, r7, #12
 737              		.cfi_def_cfa_offset 4
 738 0012 BD46     		mov	sp, r7
 739              		.cfi_def_cfa_register 13
 740              		@ sp needed
 741 0014 5DF8047B 		ldr	r7, [sp], #4
 742              		.cfi_restore 7
 743              		.cfi_def_cfa_offset 0
 744 0018 7047     		bx	lr
 745              		.cfi_endproc
 746              	.LFE131:
 748              		.section	.text.FTM_StartClock,"ax",%progbits
 749              		.align	1
 750              		.global	FTM_StartClock
 751              		.syntax unified
 752              		.thumb
 753              		.thumb_func
 755              	FTM_StartClock:
 756              	.LFB132:
 176:../source/FTM.c **** 
 177:../source/FTM.c **** void FTM_StartClock (FTM_t ftm)
 178:../source/FTM.c **** {
 757              		.loc 1 178 1
 758              		.cfi_startproc
 759              		@ args = 0, pretend = 0, frame = 8
 760              		@ frame_needed = 1, uses_anonymous_args = 0
 761              		@ link register save eliminated.
 762 0000 80B4     		push	{r7}
 763              		.cfi_def_cfa_offset 4
 764              		.cfi_offset 7, -4
 765 0002 83B0     		sub	sp, sp, #12
 766              		.cfi_def_cfa_offset 16
 767 0004 00AF     		add	r7, sp, #0
 768              		.cfi_def_cfa_register 7
 769 0006 7860     		str	r0, [r7, #4]
 179:../source/FTM.c **** 	ftm->SC |= FTM_SC_CLKS(0x01);
 770              		.loc 1 179 5
 771 0008 7B68     		ldr	r3, [r7, #4]
 772 000a 1B68     		ldr	r3, [r3]
 773              		.loc 1 179 10
 774 000c 43F00802 		orr	r2, r3, #8
 775 0010 7B68     		ldr	r3, [r7, #4]
 776 0012 1A60     		str	r2, [r3]
 180:../source/FTM.c **** }
 777              		.loc 1 180 1
 778 0014 00BF     		nop
 779 0016 0C37     		adds	r7, r7, #12
 780              		.cfi_def_cfa_offset 4
 781 0018 BD46     		mov	sp, r7
 782              		.cfi_def_cfa_register 13
 783              		@ sp needed
 784 001a 5DF8047B 		ldr	r7, [sp], #4
 785              		.cfi_restore 7
 786              		.cfi_def_cfa_offset 0
 787 001e 7047     		bx	lr
 788              		.cfi_endproc
 789              	.LFE132:
 791              		.section	.text.FTM_StopClock,"ax",%progbits
 792              		.align	1
 793              		.global	FTM_StopClock
 794              		.syntax unified
 795              		.thumb
 796              		.thumb_func
 798              	FTM_StopClock:
 799              	.LFB133:
 181:../source/FTM.c **** 
 182:../source/FTM.c **** void FTM_StopClock (FTM_t ftm)
 183:../source/FTM.c **** {
 800              		.loc 1 183 1
 801              		.cfi_startproc
 802              		@ args = 0, pretend = 0, frame = 8
 803              		@ frame_needed = 1, uses_anonymous_args = 0
 804              		@ link register save eliminated.
 805 0000 80B4     		push	{r7}
 806              		.cfi_def_cfa_offset 4
 807              		.cfi_offset 7, -4
 808 0002 83B0     		sub	sp, sp, #12
 809              		.cfi_def_cfa_offset 16
 810 0004 00AF     		add	r7, sp, #0
 811              		.cfi_def_cfa_register 7
 812 0006 7860     		str	r0, [r7, #4]
 184:../source/FTM.c **** 	ftm->SC &= ~FTM_SC_CLKS(0x01);
 813              		.loc 1 184 5
 814 0008 7B68     		ldr	r3, [r7, #4]
 815 000a 1B68     		ldr	r3, [r3]
 816              		.loc 1 184 10
 817 000c 23F00802 		bic	r2, r3, #8
 818 0010 7B68     		ldr	r3, [r7, #4]
 819 0012 1A60     		str	r2, [r3]
 185:../source/FTM.c **** }
 820              		.loc 1 185 1
 821 0014 00BF     		nop
 822 0016 0C37     		adds	r7, r7, #12
 823              		.cfi_def_cfa_offset 4
 824 0018 BD46     		mov	sp, r7
 825              		.cfi_def_cfa_register 13
 826              		@ sp needed
 827 001a 5DF8047B 		ldr	r7, [sp], #4
 828              		.cfi_restore 7
 829              		.cfi_def_cfa_offset 0
 830 001e 7047     		bx	lr
 831              		.cfi_endproc
 832              	.LFE133:
 834              		.section	.text.FTM_SetOverflowMode,"ax",%progbits
 835              		.align	1
 836              		.global	FTM_SetOverflowMode
 837              		.syntax unified
 838              		.thumb
 839              		.thumb_func
 841              	FTM_SetOverflowMode:
 842              	.LFB134:
 186:../source/FTM.c **** 
 187:../source/FTM.c **** void FTM_SetOverflowMode (FTM_t ftm, bool mode)
 188:../source/FTM.c **** {
 843              		.loc 1 188 1
 844              		.cfi_startproc
 845              		@ args = 0, pretend = 0, frame = 8
 846              		@ frame_needed = 1, uses_anonymous_args = 0
 847              		@ link register save eliminated.
 848 0000 80B4     		push	{r7}
 849              		.cfi_def_cfa_offset 4
 850              		.cfi_offset 7, -4
 851 0002 83B0     		sub	sp, sp, #12
 852              		.cfi_def_cfa_offset 16
 853 0004 00AF     		add	r7, sp, #0
 854              		.cfi_def_cfa_register 7
 855 0006 7860     		str	r0, [r7, #4]
 856 0008 0B46     		mov	r3, r1
 857 000a FB70     		strb	r3, [r7, #3]
 189:../source/FTM.c **** 	ftm->SC = (ftm->SC & ~FTM_SC_TOIE_MASK) | FTM_SC_TOIE(mode);
 858              		.loc 1 189 16
 859 000c 7B68     		ldr	r3, [r7, #4]
 860 000e 1B68     		ldr	r3, [r3]
 861              		.loc 1 189 21
 862 0010 23F04002 		bic	r2, r3, #64
 863              		.loc 1 189 44
 864 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 865 0016 9B01     		lsls	r3, r3, #6
 866 0018 03F04003 		and	r3, r3, #64
 867              		.loc 1 189 42
 868 001c 1A43     		orrs	r2, r2, r3
 869              		.loc 1 189 10
 870 001e 7B68     		ldr	r3, [r7, #4]
 871 0020 1A60     		str	r2, [r3]
 190:../source/FTM.c **** }
 872              		.loc 1 190 1
 873 0022 00BF     		nop
 874 0024 0C37     		adds	r7, r7, #12
 875              		.cfi_def_cfa_offset 4
 876 0026 BD46     		mov	sp, r7
 877              		.cfi_def_cfa_register 13
 878              		@ sp needed
 879 0028 5DF8047B 		ldr	r7, [sp], #4
 880              		.cfi_restore 7
 881              		.cfi_def_cfa_offset 0
 882 002c 7047     		bx	lr
 883              		.cfi_endproc
 884              	.LFE134:
 886              		.section	.text.FTM_IsOverflowPending,"ax",%progbits
 887              		.align	1
 888              		.global	FTM_IsOverflowPending
 889              		.syntax unified
 890              		.thumb
 891              		.thumb_func
 893              	FTM_IsOverflowPending:
 894              	.LFB135:
 191:../source/FTM.c **** 
 192:../source/FTM.c **** bool FTM_IsOverflowPending (FTM_t ftm)
 193:../source/FTM.c **** {
 895              		.loc 1 193 1
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 8
 898              		@ frame_needed = 1, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 900 0000 80B4     		push	{r7}
 901              		.cfi_def_cfa_offset 4
 902              		.cfi_offset 7, -4
 903 0002 83B0     		sub	sp, sp, #12
 904              		.cfi_def_cfa_offset 16
 905 0004 00AF     		add	r7, sp, #0
 906              		.cfi_def_cfa_register 7
 907 0006 7860     		str	r0, [r7, #4]
 194:../source/FTM.c **** 	return ftm->SC & FTM_SC_TOF_MASK;
 908              		.loc 1 194 12
 909 0008 7B68     		ldr	r3, [r7, #4]
 910 000a 1B68     		ldr	r3, [r3]
 911              		.loc 1 194 17
 912 000c 03F08003 		and	r3, r3, #128
 913 0010 002B     		cmp	r3, #0
 914 0012 14BF     		ite	ne
 915 0014 0123     		movne	r3, #1
 916 0016 0023     		moveq	r3, #0
 917 0018 DBB2     		uxtb	r3, r3
 195:../source/FTM.c **** }
 918              		.loc 1 195 1
 919 001a 1846     		mov	r0, r3
 920 001c 0C37     		adds	r7, r7, #12
 921              		.cfi_def_cfa_offset 4
 922 001e BD46     		mov	sp, r7
 923              		.cfi_def_cfa_register 13
 924              		@ sp needed
 925 0020 5DF8047B 		ldr	r7, [sp], #4
 926              		.cfi_restore 7
 927              		.cfi_def_cfa_offset 0
 928 0024 7047     		bx	lr
 929              		.cfi_endproc
 930              	.LFE135:
 932              		.section	.text.FTM_ClearOverflowFlag,"ax",%progbits
 933              		.align	1
 934              		.global	FTM_ClearOverflowFlag
 935              		.syntax unified
 936              		.thumb
 937              		.thumb_func
 939              	FTM_ClearOverflowFlag:
 940              	.LFB136:
 196:../source/FTM.c **** 
 197:../source/FTM.c **** void FTM_ClearOverflowFlag (FTM_t ftm)
 198:../source/FTM.c **** {
 941              		.loc 1 198 1
 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 8
 944              		@ frame_needed = 1, uses_anonymous_args = 0
 945              		@ link register save eliminated.
 946 0000 80B4     		push	{r7}
 947              		.cfi_def_cfa_offset 4
 948              		.cfi_offset 7, -4
 949 0002 83B0     		sub	sp, sp, #12
 950              		.cfi_def_cfa_offset 16
 951 0004 00AF     		add	r7, sp, #0
 952              		.cfi_def_cfa_register 7
 953 0006 7860     		str	r0, [r7, #4]
 199:../source/FTM.c **** 	ftm->SC &= ~FTM_SC_TOF_MASK;
 954              		.loc 1 199 5
 955 0008 7B68     		ldr	r3, [r7, #4]
 956 000a 1B68     		ldr	r3, [r3]
 957              		.loc 1 199 10
 958 000c 23F08002 		bic	r2, r3, #128
 959 0010 7B68     		ldr	r3, [r7, #4]
 960 0012 1A60     		str	r2, [r3]
 200:../source/FTM.c **** }
 961              		.loc 1 200 1
 962 0014 00BF     		nop
 963 0016 0C37     		adds	r7, r7, #12
 964              		.cfi_def_cfa_offset 4
 965 0018 BD46     		mov	sp, r7
 966              		.cfi_def_cfa_register 13
 967              		@ sp needed
 968 001a 5DF8047B 		ldr	r7, [sp], #4
 969              		.cfi_restore 7
 970              		.cfi_def_cfa_offset 0
 971 001e 7047     		bx	lr
 972              		.cfi_endproc
 973              	.LFE136:
 975              		.section	.text.FTM_SetWorkingMode,"ax",%progbits
 976              		.align	1
 977              		.global	FTM_SetWorkingMode
 978              		.syntax unified
 979              		.thumb
 980              		.thumb_func
 982              	FTM_SetWorkingMode:
 983              	.LFB137:
 201:../source/FTM.c **** 
 202:../source/FTM.c **** void FTM_SetWorkingMode (FTM_t ftm, FTMChannel_t channel, FTMMode_t mode)
 203:../source/FTM.c **** {
 984              		.loc 1 203 1
 985              		.cfi_startproc
 986              		@ args = 0, pretend = 0, frame = 16
 987              		@ frame_needed = 1, uses_anonymous_args = 0
 988              		@ link register save eliminated.
 989 0000 80B4     		push	{r7}
 990              		.cfi_def_cfa_offset 4
 991              		.cfi_offset 7, -4
 992 0002 85B0     		sub	sp, sp, #20
 993              		.cfi_def_cfa_offset 24
 994 0004 00AF     		add	r7, sp, #0
 995              		.cfi_def_cfa_register 7
 996 0006 F860     		str	r0, [r7, #12]
 997 0008 B960     		str	r1, [r7, #8]
 998 000a 1346     		mov	r3, r2
 999 000c FB71     		strb	r3, [r7, #7]
 204:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_MSB_MASK | FTM_CnSC_MSA_MA
 1000              		.loc 1 204 55
 1001 000e FA68     		ldr	r2, [r7, #12]
 1002 0010 BB68     		ldr	r3, [r7, #8]
 1003 0012 0133     		adds	r3, r3, #1
 1004 0014 DB00     		lsls	r3, r3, #3
 1005 0016 1344     		add	r3, r3, r2
 1006 0018 5B68     		ldr	r3, [r3, #4]
 1007              		.loc 1 204 61
 1008 001a 23F03002 		bic	r2, r3, #48
 205:../source/FTM.c **** 			                      (FTM_CnSC_MSB((mode >> 1) & 0X01) | FTM_CnSC_MSA((mode >> 0) & 0X01));
 1009              		.loc 1 205 27
 1010 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1011 0020 5B08     		lsrs	r3, r3, #1
 1012 0022 DBB2     		uxtb	r3, r3
 1013 0024 5B01     		lsls	r3, r3, #5
 1014 0026 03F02001 		and	r1, r3, #32
 1015              		.loc 1 205 62
 1016 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1017 002c 1B01     		lsls	r3, r3, #4
 1018 002e 03F01003 		and	r3, r3, #16
 1019              		.loc 1 205 60
 1020 0032 0B43     		orrs	r3, r3, r1
 204:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_MSB_MASK | FTM_CnSC_MSA_MA
 1021              		.loc 1 204 105
 1022 0034 1A43     		orrs	r2, r2, r3
 204:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_MSB_MASK | FTM_CnSC_MSA_MA
 1023              		.loc 1 204 30
 1024 0036 F968     		ldr	r1, [r7, #12]
 1025 0038 BB68     		ldr	r3, [r7, #8]
 1026 003a 0133     		adds	r3, r3, #1
 1027 003c DB00     		lsls	r3, r3, #3
 1028 003e 0B44     		add	r3, r3, r1
 1029 0040 5A60     		str	r2, [r3, #4]
 206:../source/FTM.c **** }
 1030              		.loc 1 206 1
 1031 0042 00BF     		nop
 1032 0044 1437     		adds	r7, r7, #20
 1033              		.cfi_def_cfa_offset 4
 1034 0046 BD46     		mov	sp, r7
 1035              		.cfi_def_cfa_register 13
 1036              		@ sp needed
 1037 0048 5DF8047B 		ldr	r7, [sp], #4
 1038              		.cfi_restore 7
 1039              		.cfi_def_cfa_offset 0
 1040 004c 7047     		bx	lr
 1041              		.cfi_endproc
 1042              	.LFE137:
 1044              		.section	.text.FTM_GetWorkingMode,"ax",%progbits
 1045              		.align	1
 1046              		.global	FTM_GetWorkingMode
 1047              		.syntax unified
 1048              		.thumb
 1049              		.thumb_func
 1051              	FTM_GetWorkingMode:
 1052              	.LFB138:
 207:../source/FTM.c **** 
 208:../source/FTM.c **** FTMMode_t FTM_GetWorkingMode (FTM_t ftm, FTMChannel_t channel)
 209:../source/FTM.c **** {
 1053              		.loc 1 209 1
 1054              		.cfi_startproc
 1055              		@ args = 0, pretend = 0, frame = 8
 1056              		@ frame_needed = 1, uses_anonymous_args = 0
 1057              		@ link register save eliminated.
 1058 0000 80B4     		push	{r7}
 1059              		.cfi_def_cfa_offset 4
 1060              		.cfi_offset 7, -4
 1061 0002 83B0     		sub	sp, sp, #12
 1062              		.cfi_def_cfa_offset 16
 1063 0004 00AF     		add	r7, sp, #0
 1064              		.cfi_def_cfa_register 7
 1065 0006 7860     		str	r0, [r7, #4]
 1066 0008 3960     		str	r1, [r7]
 210:../source/FTM.c **** 	return (ftm->CONTROLS[channel].CnSC & (FTM_CnSC_MSB_MASK | FTM_CnSC_MSA_MASK)) >> FTM_CnSC_MSA_SHI
 1067              		.loc 1 210 32
 1068 000a 7A68     		ldr	r2, [r7, #4]
 1069 000c 3B68     		ldr	r3, [r7]
 1070 000e 0133     		adds	r3, r3, #1
 1071 0010 DB00     		lsls	r3, r3, #3
 1072 0012 1344     		add	r3, r3, r2
 1073 0014 5B68     		ldr	r3, [r3, #4]
 1074              		.loc 1 210 81
 1075 0016 1B09     		lsrs	r3, r3, #4
 1076 0018 DBB2     		uxtb	r3, r3
 1077 001a 03F00303 		and	r3, r3, #3
 1078 001e DBB2     		uxtb	r3, r3
 211:../source/FTM.c **** }
 1079              		.loc 1 211 1
 1080 0020 1846     		mov	r0, r3
 1081 0022 0C37     		adds	r7, r7, #12
 1082              		.cfi_def_cfa_offset 4
 1083 0024 BD46     		mov	sp, r7
 1084              		.cfi_def_cfa_register 13
 1085              		@ sp needed
 1086 0026 5DF8047B 		ldr	r7, [sp], #4
 1087              		.cfi_restore 7
 1088              		.cfi_def_cfa_offset 0
 1089 002a 7047     		bx	lr
 1090              		.cfi_endproc
 1091              	.LFE138:
 1093              		.section	.text.FTM_SetInputCaptureEdge,"ax",%progbits
 1094              		.align	1
 1095              		.global	FTM_SetInputCaptureEdge
 1096              		.syntax unified
 1097              		.thumb
 1098              		.thumb_func
 1100              	FTM_SetInputCaptureEdge:
 1101              	.LFB139:
 212:../source/FTM.c **** 
 213:../source/FTM.c **** void FTM_SetInputCaptureEdge (FTM_t ftm, FTMChannel_t channel, FTMEdge_t edge)
 214:../source/FTM.c **** {
 1102              		.loc 1 214 1
 1103              		.cfi_startproc
 1104              		@ args = 0, pretend = 0, frame = 16
 1105              		@ frame_needed = 1, uses_anonymous_args = 0
 1106              		@ link register save eliminated.
 1107 0000 80B4     		push	{r7}
 1108              		.cfi_def_cfa_offset 4
 1109              		.cfi_offset 7, -4
 1110 0002 85B0     		sub	sp, sp, #20
 1111              		.cfi_def_cfa_offset 24
 1112 0004 00AF     		add	r7, sp, #0
 1113              		.cfi_def_cfa_register 7
 1114 0006 F860     		str	r0, [r7, #12]
 1115 0008 B960     		str	r1, [r7, #8]
 1116 000a 1346     		mov	r3, r2
 1117 000c FB71     		strb	r3, [r7, #7]
 215:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1118              		.loc 1 215 55
 1119 000e FA68     		ldr	r2, [r7, #12]
 1120 0010 BB68     		ldr	r3, [r7, #8]
 1121 0012 0133     		adds	r3, r3, #1
 1122 0014 DB00     		lsls	r3, r3, #3
 1123 0016 1344     		add	r3, r3, r2
 1124 0018 5B68     		ldr	r3, [r3, #4]
 1125              		.loc 1 215 61
 1126 001a 23F00C02 		bic	r2, r3, #12
 216:../source/FTM.c **** 				                  (FTM_CnSC_ELSB((edge >> 1) & 0X01) | FTM_CnSC_ELSA((edge >> 0) & 0X01));
 1127              		.loc 1 216 24
 1128 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1129 0020 5B08     		lsrs	r3, r3, #1
 1130 0022 DBB2     		uxtb	r3, r3
 1131 0024 DB00     		lsls	r3, r3, #3
 1132 0026 03F00801 		and	r1, r3, #8
 1133              		.loc 1 216 60
 1134 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1135 002c 9B00     		lsls	r3, r3, #2
 1136 002e 03F00403 		and	r3, r3, #4
 1137              		.loc 1 216 58
 1138 0032 0B43     		orrs	r3, r3, r1
 215:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1139              		.loc 1 215 107
 1140 0034 1A43     		orrs	r2, r2, r3
 215:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1141              		.loc 1 215 30
 1142 0036 F968     		ldr	r1, [r7, #12]
 1143 0038 BB68     		ldr	r3, [r7, #8]
 1144 003a 0133     		adds	r3, r3, #1
 1145 003c DB00     		lsls	r3, r3, #3
 1146 003e 0B44     		add	r3, r3, r1
 1147 0040 5A60     		str	r2, [r3, #4]
 217:../source/FTM.c **** }
 1148              		.loc 1 217 1
 1149 0042 00BF     		nop
 1150 0044 1437     		adds	r7, r7, #20
 1151              		.cfi_def_cfa_offset 4
 1152 0046 BD46     		mov	sp, r7
 1153              		.cfi_def_cfa_register 13
 1154              		@ sp needed
 1155 0048 5DF8047B 		ldr	r7, [sp], #4
 1156              		.cfi_restore 7
 1157              		.cfi_def_cfa_offset 0
 1158 004c 7047     		bx	lr
 1159              		.cfi_endproc
 1160              	.LFE139:
 1162              		.section	.text.FTM_GetInputCaptureEdge,"ax",%progbits
 1163              		.align	1
 1164              		.global	FTM_GetInputCaptureEdge
 1165              		.syntax unified
 1166              		.thumb
 1167              		.thumb_func
 1169              	FTM_GetInputCaptureEdge:
 1170              	.LFB140:
 218:../source/FTM.c **** 
 219:../source/FTM.c **** FTMEdge_t FTM_GetInputCaptureEdge (FTM_t ftm, FTMChannel_t channel)
 220:../source/FTM.c **** {
 1171              		.loc 1 220 1
 1172              		.cfi_startproc
 1173              		@ args = 0, pretend = 0, frame = 8
 1174              		@ frame_needed = 1, uses_anonymous_args = 0
 1175              		@ link register save eliminated.
 1176 0000 80B4     		push	{r7}
 1177              		.cfi_def_cfa_offset 4
 1178              		.cfi_offset 7, -4
 1179 0002 83B0     		sub	sp, sp, #12
 1180              		.cfi_def_cfa_offset 16
 1181 0004 00AF     		add	r7, sp, #0
 1182              		.cfi_def_cfa_register 7
 1183 0006 7860     		str	r0, [r7, #4]
 1184 0008 3960     		str	r1, [r7]
 221:../source/FTM.c **** 	return (ftm->CONTROLS[channel].CnSC & (FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_MASK)) >> FTM_CnSC_ELSA_
 1185              		.loc 1 221 32
 1186 000a 7A68     		ldr	r2, [r7, #4]
 1187 000c 3B68     		ldr	r3, [r7]
 1188 000e 0133     		adds	r3, r3, #1
 1189 0010 DB00     		lsls	r3, r3, #3
 1190 0012 1344     		add	r3, r3, r2
 1191 0014 5B68     		ldr	r3, [r3, #4]
 1192              		.loc 1 221 83
 1193 0016 9B08     		lsrs	r3, r3, #2
 1194 0018 DBB2     		uxtb	r3, r3
 1195 001a 03F00303 		and	r3, r3, #3
 1196 001e DBB2     		uxtb	r3, r3
 222:../source/FTM.c **** }
 1197              		.loc 1 222 1
 1198 0020 1846     		mov	r0, r3
 1199 0022 0C37     		adds	r7, r7, #12
 1200              		.cfi_def_cfa_offset 4
 1201 0024 BD46     		mov	sp, r7
 1202              		.cfi_def_cfa_register 13
 1203              		@ sp needed
 1204 0026 5DF8047B 		ldr	r7, [sp], #4
 1205              		.cfi_restore 7
 1206              		.cfi_def_cfa_offset 0
 1207 002a 7047     		bx	lr
 1208              		.cfi_endproc
 1209              	.LFE140:
 1211              		.section	.text.FTM_SetOutputCompareEffect,"ax",%progbits
 1212              		.align	1
 1213              		.global	FTM_SetOutputCompareEffect
 1214              		.syntax unified
 1215              		.thumb
 1216              		.thumb_func
 1218              	FTM_SetOutputCompareEffect:
 1219              	.LFB141:
 223:../source/FTM.c **** 
 224:../source/FTM.c **** void FTM_SetOutputCompareEffect (FTM_t ftm, FTMChannel_t channel, FTMEffect_t effect)
 225:../source/FTM.c **** {
 1220              		.loc 1 225 1
 1221              		.cfi_startproc
 1222              		@ args = 0, pretend = 0, frame = 16
 1223              		@ frame_needed = 1, uses_anonymous_args = 0
 1224              		@ link register save eliminated.
 1225 0000 80B4     		push	{r7}
 1226              		.cfi_def_cfa_offset 4
 1227              		.cfi_offset 7, -4
 1228 0002 85B0     		sub	sp, sp, #20
 1229              		.cfi_def_cfa_offset 24
 1230 0004 00AF     		add	r7, sp, #0
 1231              		.cfi_def_cfa_register 7
 1232 0006 F860     		str	r0, [r7, #12]
 1233 0008 B960     		str	r1, [r7, #8]
 1234 000a 1346     		mov	r3, r2
 1235 000c FB71     		strb	r3, [r7, #7]
 226:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1236              		.loc 1 226 55
 1237 000e FA68     		ldr	r2, [r7, #12]
 1238 0010 BB68     		ldr	r3, [r7, #8]
 1239 0012 0133     		adds	r3, r3, #1
 1240 0014 DB00     		lsls	r3, r3, #3
 1241 0016 1344     		add	r3, r3, r2
 1242 0018 5B68     		ldr	r3, [r3, #4]
 1243              		.loc 1 226 61
 1244 001a 23F00C02 		bic	r2, r3, #12
 227:../source/FTM.c **** 				                  (FTM_CnSC_ELSB((effect >> 1) & 0X01) | FTM_CnSC_ELSA((effect >> 0) & 0X01));
 1245              		.loc 1 227 24
 1246 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1247 0020 5B08     		lsrs	r3, r3, #1
 1248 0022 DBB2     		uxtb	r3, r3
 1249 0024 DB00     		lsls	r3, r3, #3
 1250 0026 03F00801 		and	r1, r3, #8
 1251              		.loc 1 227 62
 1252 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1253 002c 9B00     		lsls	r3, r3, #2
 1254 002e 03F00403 		and	r3, r3, #4
 1255              		.loc 1 227 60
 1256 0032 0B43     		orrs	r3, r3, r1
 226:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1257              		.loc 1 226 107
 1258 0034 1A43     		orrs	r2, r2, r3
 226:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1259              		.loc 1 226 30
 1260 0036 F968     		ldr	r1, [r7, #12]
 1261 0038 BB68     		ldr	r3, [r7, #8]
 1262 003a 0133     		adds	r3, r3, #1
 1263 003c DB00     		lsls	r3, r3, #3
 1264 003e 0B44     		add	r3, r3, r1
 1265 0040 5A60     		str	r2, [r3, #4]
 228:../source/FTM.c **** }
 1266              		.loc 1 228 1
 1267 0042 00BF     		nop
 1268 0044 1437     		adds	r7, r7, #20
 1269              		.cfi_def_cfa_offset 4
 1270 0046 BD46     		mov	sp, r7
 1271              		.cfi_def_cfa_register 13
 1272              		@ sp needed
 1273 0048 5DF8047B 		ldr	r7, [sp], #4
 1274              		.cfi_restore 7
 1275              		.cfi_def_cfa_offset 0
 1276 004c 7047     		bx	lr
 1277              		.cfi_endproc
 1278              	.LFE141:
 1280              		.section	.text.FTM_GetOutputCompareEffect,"ax",%progbits
 1281              		.align	1
 1282              		.global	FTM_GetOutputCompareEffect
 1283              		.syntax unified
 1284              		.thumb
 1285              		.thumb_func
 1287              	FTM_GetOutputCompareEffect:
 1288              	.LFB142:
 229:../source/FTM.c **** 
 230:../source/FTM.c **** FTMEffect_t FTM_GetOutputCompareEffect (FTM_t ftm, FTMChannel_t channel)
 231:../source/FTM.c **** {
 1289              		.loc 1 231 1
 1290              		.cfi_startproc
 1291              		@ args = 0, pretend = 0, frame = 8
 1292              		@ frame_needed = 1, uses_anonymous_args = 0
 1293              		@ link register save eliminated.
 1294 0000 80B4     		push	{r7}
 1295              		.cfi_def_cfa_offset 4
 1296              		.cfi_offset 7, -4
 1297 0002 83B0     		sub	sp, sp, #12
 1298              		.cfi_def_cfa_offset 16
 1299 0004 00AF     		add	r7, sp, #0
 1300              		.cfi_def_cfa_register 7
 1301 0006 7860     		str	r0, [r7, #4]
 1302 0008 3960     		str	r1, [r7]
 232:../source/FTM.c **** 	return (ftm->CONTROLS[channel].CnSC & (FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_MASK)) >> FTM_CnSC_ELSA_
 1303              		.loc 1 232 32
 1304 000a 7A68     		ldr	r2, [r7, #4]
 1305 000c 3B68     		ldr	r3, [r7]
 1306 000e 0133     		adds	r3, r3, #1
 1307 0010 DB00     		lsls	r3, r3, #3
 1308 0012 1344     		add	r3, r3, r2
 1309 0014 5B68     		ldr	r3, [r3, #4]
 1310              		.loc 1 232 83
 1311 0016 9B08     		lsrs	r3, r3, #2
 1312 0018 DBB2     		uxtb	r3, r3
 1313 001a 03F00303 		and	r3, r3, #3
 1314 001e DBB2     		uxtb	r3, r3
 233:../source/FTM.c **** }
 1315              		.loc 1 233 1
 1316 0020 1846     		mov	r0, r3
 1317 0022 0C37     		adds	r7, r7, #12
 1318              		.cfi_def_cfa_offset 4
 1319 0024 BD46     		mov	sp, r7
 1320              		.cfi_def_cfa_register 13
 1321              		@ sp needed
 1322 0026 5DF8047B 		ldr	r7, [sp], #4
 1323              		.cfi_restore 7
 1324              		.cfi_def_cfa_offset 0
 1325 002a 7047     		bx	lr
 1326              		.cfi_endproc
 1327              	.LFE142:
 1329              		.section	.text.FTM_SetPulseWidthModulationLogic,"ax",%progbits
 1330              		.align	1
 1331              		.global	FTM_SetPulseWidthModulationLogic
 1332              		.syntax unified
 1333              		.thumb
 1334              		.thumb_func
 1336              	FTM_SetPulseWidthModulationLogic:
 1337              	.LFB143:
 234:../source/FTM.c **** 
 235:../source/FTM.c **** void FTM_SetPulseWidthModulationLogic (FTM_t ftm, FTMChannel_t channel, FTMLogic_t logic)
 236:../source/FTM.c **** {
 1338              		.loc 1 236 1
 1339              		.cfi_startproc
 1340              		@ args = 0, pretend = 0, frame = 16
 1341              		@ frame_needed = 1, uses_anonymous_args = 0
 1342              		@ link register save eliminated.
 1343 0000 80B4     		push	{r7}
 1344              		.cfi_def_cfa_offset 4
 1345              		.cfi_offset 7, -4
 1346 0002 85B0     		sub	sp, sp, #20
 1347              		.cfi_def_cfa_offset 24
 1348 0004 00AF     		add	r7, sp, #0
 1349              		.cfi_def_cfa_register 7
 1350 0006 F860     		str	r0, [r7, #12]
 1351 0008 B960     		str	r1, [r7, #8]
 1352 000a 1346     		mov	r3, r2
 1353 000c FB71     		strb	r3, [r7, #7]
 237:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1354              		.loc 1 237 55
 1355 000e FA68     		ldr	r2, [r7, #12]
 1356 0010 BB68     		ldr	r3, [r7, #8]
 1357 0012 0133     		adds	r3, r3, #1
 1358 0014 DB00     		lsls	r3, r3, #3
 1359 0016 1344     		add	r3, r3, r2
 1360 0018 5B68     		ldr	r3, [r3, #4]
 1361              		.loc 1 237 61
 1362 001a 23F00C02 		bic	r2, r3, #12
 238:../source/FTM.c **** 				                  (FTM_CnSC_ELSB((logic >> 1) & 0X01) | FTM_CnSC_ELSA((logic >> 0) & 0X01));
 1363              		.loc 1 238 24
 1364 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1365 0020 5B08     		lsrs	r3, r3, #1
 1366 0022 DBB2     		uxtb	r3, r3
 1367 0024 DB00     		lsls	r3, r3, #3
 1368 0026 03F00801 		and	r1, r3, #8
 1369              		.loc 1 238 61
 1370 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1371 002c 9B00     		lsls	r3, r3, #2
 1372 002e 03F00403 		and	r3, r3, #4
 1373              		.loc 1 238 59
 1374 0032 0B43     		orrs	r3, r3, r1
 237:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1375              		.loc 1 237 107
 1376 0034 1A43     		orrs	r2, r2, r3
 237:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1377              		.loc 1 237 30
 1378 0036 F968     		ldr	r1, [r7, #12]
 1379 0038 BB68     		ldr	r3, [r7, #8]
 1380 003a 0133     		adds	r3, r3, #1
 1381 003c DB00     		lsls	r3, r3, #3
 1382 003e 0B44     		add	r3, r3, r1
 1383 0040 5A60     		str	r2, [r3, #4]
 239:../source/FTM.c **** }
 1384              		.loc 1 239 1
 1385 0042 00BF     		nop
 1386 0044 1437     		adds	r7, r7, #20
 1387              		.cfi_def_cfa_offset 4
 1388 0046 BD46     		mov	sp, r7
 1389              		.cfi_def_cfa_register 13
 1390              		@ sp needed
 1391 0048 5DF8047B 		ldr	r7, [sp], #4
 1392              		.cfi_restore 7
 1393              		.cfi_def_cfa_offset 0
 1394 004c 7047     		bx	lr
 1395              		.cfi_endproc
 1396              	.LFE143:
 1398              		.section	.text.FTM_GetPulseWidthModulationLogic,"ax",%progbits
 1399              		.align	1
 1400              		.global	FTM_GetPulseWidthModulationLogic
 1401              		.syntax unified
 1402              		.thumb
 1403              		.thumb_func
 1405              	FTM_GetPulseWidthModulationLogic:
 1406              	.LFB144:
 240:../source/FTM.c **** 
 241:../source/FTM.c **** FTMLogic_t FTM_GetPulseWidthModulationLogic (FTM_t ftm, FTMChannel_t channel)
 242:../source/FTM.c **** {
 1407              		.loc 1 242 1
 1408              		.cfi_startproc
 1409              		@ args = 0, pretend = 0, frame = 8
 1410              		@ frame_needed = 1, uses_anonymous_args = 0
 1411              		@ link register save eliminated.
 1412 0000 80B4     		push	{r7}
 1413              		.cfi_def_cfa_offset 4
 1414              		.cfi_offset 7, -4
 1415 0002 83B0     		sub	sp, sp, #12
 1416              		.cfi_def_cfa_offset 16
 1417 0004 00AF     		add	r7, sp, #0
 1418              		.cfi_def_cfa_register 7
 1419 0006 7860     		str	r0, [r7, #4]
 1420 0008 3960     		str	r1, [r7]
 243:../source/FTM.c **** 	return (ftm->CONTROLS[channel].CnSC & (FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_MASK)) >> FTM_CnSC_ELSA_
 1421              		.loc 1 243 32
 1422 000a 7A68     		ldr	r2, [r7, #4]
 1423 000c 3B68     		ldr	r3, [r7]
 1424 000e 0133     		adds	r3, r3, #1
 1425 0010 DB00     		lsls	r3, r3, #3
 1426 0012 1344     		add	r3, r3, r2
 1427 0014 5B68     		ldr	r3, [r3, #4]
 1428              		.loc 1 243 83
 1429 0016 9B08     		lsrs	r3, r3, #2
 1430 0018 DBB2     		uxtb	r3, r3
 1431 001a 03F00303 		and	r3, r3, #3
 1432 001e DBB2     		uxtb	r3, r3
 244:../source/FTM.c **** }
 1433              		.loc 1 244 1
 1434 0020 1846     		mov	r0, r3
 1435 0022 0C37     		adds	r7, r7, #12
 1436              		.cfi_def_cfa_offset 4
 1437 0024 BD46     		mov	sp, r7
 1438              		.cfi_def_cfa_register 13
 1439              		@ sp needed
 1440 0026 5DF8047B 		ldr	r7, [sp], #4
 1441              		.cfi_restore 7
 1442              		.cfi_def_cfa_offset 0
 1443 002a 7047     		bx	lr
 1444              		.cfi_endproc
 1445              	.LFE144:
 1447              		.section	.text.FTM_SetCounter,"ax",%progbits
 1448              		.align	1
 1449              		.global	FTM_SetCounter
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1454              	FTM_SetCounter:
 1455              	.LFB145:
 245:../source/FTM.c **** 
 246:../source/FTM.c **** void FTM_SetCounter (FTM_t ftm, FTMChannel_t channel, FTMData_t data)
 247:../source/FTM.c **** {
 1456              		.loc 1 247 1
 1457              		.cfi_startproc
 1458              		@ args = 0, pretend = 0, frame = 16
 1459              		@ frame_needed = 1, uses_anonymous_args = 0
 1460              		@ link register save eliminated.
 1461 0000 80B4     		push	{r7}
 1462              		.cfi_def_cfa_offset 4
 1463              		.cfi_offset 7, -4
 1464 0002 85B0     		sub	sp, sp, #20
 1465              		.cfi_def_cfa_offset 24
 1466 0004 00AF     		add	r7, sp, #0
 1467              		.cfi_def_cfa_register 7
 1468 0006 F860     		str	r0, [r7, #12]
 1469 0008 B960     		str	r1, [r7, #8]
 1470 000a 1346     		mov	r3, r2
 1471 000c FB80     		strh	r3, [r7, #6]	@ movhi
 248:../source/FTM.c **** 	ftm->CONTROLS[channel].CnV = FTM_CnV_VAL(data);
 1472              		.loc 1 248 31
 1473 000e FA88     		ldrh	r2, [r7, #6]
 1474              		.loc 1 248 29
 1475 0010 F968     		ldr	r1, [r7, #12]
 1476 0012 BB68     		ldr	r3, [r7, #8]
 1477 0014 0133     		adds	r3, r3, #1
 1478 0016 DB00     		lsls	r3, r3, #3
 1479 0018 0B44     		add	r3, r3, r1
 1480 001a 9A60     		str	r2, [r3, #8]
 249:../source/FTM.c **** }
 1481              		.loc 1 249 1
 1482 001c 00BF     		nop
 1483 001e 1437     		adds	r7, r7, #20
 1484              		.cfi_def_cfa_offset 4
 1485 0020 BD46     		mov	sp, r7
 1486              		.cfi_def_cfa_register 13
 1487              		@ sp needed
 1488 0022 5DF8047B 		ldr	r7, [sp], #4
 1489              		.cfi_restore 7
 1490              		.cfi_def_cfa_offset 0
 1491 0026 7047     		bx	lr
 1492              		.cfi_endproc
 1493              	.LFE145:
 1495              		.section	.text.FTM_GetCounter,"ax",%progbits
 1496              		.align	1
 1497              		.global	FTM_GetCounter
 1498              		.syntax unified
 1499              		.thumb
 1500              		.thumb_func
 1502              	FTM_GetCounter:
 1503              	.LFB146:
 250:../source/FTM.c **** 
 251:../source/FTM.c **** FTMData_t FTM_GetCounter (FTM_t ftm, FTMChannel_t channel)
 252:../source/FTM.c **** {
 1504              		.loc 1 252 1
 1505              		.cfi_startproc
 1506              		@ args = 0, pretend = 0, frame = 8
 1507              		@ frame_needed = 1, uses_anonymous_args = 0
 1508              		@ link register save eliminated.
 1509 0000 80B4     		push	{r7}
 1510              		.cfi_def_cfa_offset 4
 1511              		.cfi_offset 7, -4
 1512 0002 83B0     		sub	sp, sp, #12
 1513              		.cfi_def_cfa_offset 16
 1514 0004 00AF     		add	r7, sp, #0
 1515              		.cfi_def_cfa_register 7
 1516 0006 7860     		str	r0, [r7, #4]
 1517 0008 3960     		str	r1, [r7]
 253:../source/FTM.c **** 	return ftm->CONTROLS[channel].CnV & FTM_CnV_VAL_MASK;
 1518              		.loc 1 253 31
 1519 000a 7A68     		ldr	r2, [r7, #4]
 1520 000c 3B68     		ldr	r3, [r7]
 1521 000e 0133     		adds	r3, r3, #1
 1522 0010 DB00     		lsls	r3, r3, #3
 1523 0012 1344     		add	r3, r3, r2
 1524 0014 9B68     		ldr	r3, [r3, #8]
 1525              		.loc 1 253 36
 1526 0016 9BB2     		uxth	r3, r3
 254:../source/FTM.c **** }
 1527              		.loc 1 254 1
 1528 0018 1846     		mov	r0, r3
 1529 001a 0C37     		adds	r7, r7, #12
 1530              		.cfi_def_cfa_offset 4
 1531 001c BD46     		mov	sp, r7
 1532              		.cfi_def_cfa_register 13
 1533              		@ sp needed
 1534 001e 5DF8047B 		ldr	r7, [sp], #4
 1535              		.cfi_restore 7
 1536              		.cfi_def_cfa_offset 0
 1537 0022 7047     		bx	lr
 1538              		.cfi_endproc
 1539              	.LFE146:
 1541              		.section	.text.FTM_SetInterruptMode,"ax",%progbits
 1542              		.align	1
 1543              		.global	FTM_SetInterruptMode
 1544              		.syntax unified
 1545              		.thumb
 1546              		.thumb_func
 1548              	FTM_SetInterruptMode:
 1549              	.LFB147:
 255:../source/FTM.c **** 
 256:../source/FTM.c **** void FTM_SetInterruptMode (FTM_t ftm, FTMChannel_t channel, bool mode)
 257:../source/FTM.c **** {
 1550              		.loc 1 257 1
 1551              		.cfi_startproc
 1552              		@ args = 0, pretend = 0, frame = 16
 1553              		@ frame_needed = 1, uses_anonymous_args = 0
 1554              		@ link register save eliminated.
 1555 0000 80B4     		push	{r7}
 1556              		.cfi_def_cfa_offset 4
 1557              		.cfi_offset 7, -4
 1558 0002 85B0     		sub	sp, sp, #20
 1559              		.cfi_def_cfa_offset 24
 1560 0004 00AF     		add	r7, sp, #0
 1561              		.cfi_def_cfa_register 7
 1562 0006 F860     		str	r0, [r7, #12]
 1563 0008 B960     		str	r1, [r7, #8]
 1564 000a 1346     		mov	r3, r2
 1565 000c FB71     		strb	r3, [r7, #7]
 258:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~FTM_CnSC_CHIE_MASK) | FTM_CnSC_CHIE(
 1566              		.loc 1 258 55
 1567 000e FA68     		ldr	r2, [r7, #12]
 1568 0010 BB68     		ldr	r3, [r7, #8]
 1569 0012 0133     		adds	r3, r3, #1
 1570 0014 DB00     		lsls	r3, r3, #3
 1571 0016 1344     		add	r3, r3, r2
 1572 0018 5B68     		ldr	r3, [r3, #4]
 1573              		.loc 1 258 61
 1574 001a 23F04002 		bic	r2, r3, #64
 1575              		.loc 1 258 86
 1576 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1577 0020 9B01     		lsls	r3, r3, #6
 1578 0022 03F04003 		and	r3, r3, #64
 1579              		.loc 1 258 84
 1580 0026 1A43     		orrs	r2, r2, r3
 1581              		.loc 1 258 30
 1582 0028 F968     		ldr	r1, [r7, #12]
 1583 002a BB68     		ldr	r3, [r7, #8]
 1584 002c 0133     		adds	r3, r3, #1
 1585 002e DB00     		lsls	r3, r3, #3
 1586 0030 0B44     		add	r3, r3, r1
 1587 0032 5A60     		str	r2, [r3, #4]
 259:../source/FTM.c **** }
 1588              		.loc 1 259 1
 1589 0034 00BF     		nop
 1590 0036 1437     		adds	r7, r7, #20
 1591              		.cfi_def_cfa_offset 4
 1592 0038 BD46     		mov	sp, r7
 1593              		.cfi_def_cfa_register 13
 1594              		@ sp needed
 1595 003a 5DF8047B 		ldr	r7, [sp], #4
 1596              		.cfi_restore 7
 1597              		.cfi_def_cfa_offset 0
 1598 003e 7047     		bx	lr
 1599              		.cfi_endproc
 1600              	.LFE147:
 1602              		.section	.text.FTM_IsInterruptPending,"ax",%progbits
 1603              		.align	1
 1604              		.global	FTM_IsInterruptPending
 1605              		.syntax unified
 1606              		.thumb
 1607              		.thumb_func
 1609              	FTM_IsInterruptPending:
 1610              	.LFB148:
 260:../source/FTM.c **** 
 261:../source/FTM.c **** bool FTM_IsInterruptPending (FTM_t ftm, FTMChannel_t channel)
 262:../source/FTM.c **** {
 1611              		.loc 1 262 1
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 8
 1614              		@ frame_needed = 1, uses_anonymous_args = 0
 1615              		@ link register save eliminated.
 1616 0000 80B4     		push	{r7}
 1617              		.cfi_def_cfa_offset 4
 1618              		.cfi_offset 7, -4
 1619 0002 83B0     		sub	sp, sp, #12
 1620              		.cfi_def_cfa_offset 16
 1621 0004 00AF     		add	r7, sp, #0
 1622              		.cfi_def_cfa_register 7
 1623 0006 7860     		str	r0, [r7, #4]
 1624 0008 3960     		str	r1, [r7]
 263:../source/FTM.c **** 	return ftm->CONTROLS[channel].CnSC & FTM_CnSC_CHF_MASK;
 1625              		.loc 1 263 31
 1626 000a 7A68     		ldr	r2, [r7, #4]
 1627 000c 3B68     		ldr	r3, [r7]
 1628 000e 0133     		adds	r3, r3, #1
 1629 0010 DB00     		lsls	r3, r3, #3
 1630 0012 1344     		add	r3, r3, r2
 1631 0014 5B68     		ldr	r3, [r3, #4]
 1632              		.loc 1 263 37
 1633 0016 03F08003 		and	r3, r3, #128
 1634 001a 002B     		cmp	r3, #0
 1635 001c 14BF     		ite	ne
 1636 001e 0123     		movne	r3, #1
 1637 0020 0023     		moveq	r3, #0
 1638 0022 DBB2     		uxtb	r3, r3
 264:../source/FTM.c **** }
 1639              		.loc 1 264 1
 1640 0024 1846     		mov	r0, r3
 1641 0026 0C37     		adds	r7, r7, #12
 1642              		.cfi_def_cfa_offset 4
 1643 0028 BD46     		mov	sp, r7
 1644              		.cfi_def_cfa_register 13
 1645              		@ sp needed
 1646 002a 5DF8047B 		ldr	r7, [sp], #4
 1647              		.cfi_restore 7
 1648              		.cfi_def_cfa_offset 0
 1649 002e 7047     		bx	lr
 1650              		.cfi_endproc
 1651              	.LFE148:
 1653              		.section	.text.FTM_ClearInterruptFlag,"ax",%progbits
 1654              		.align	1
 1655              		.global	FTM_ClearInterruptFlag
 1656              		.syntax unified
 1657              		.thumb
 1658              		.thumb_func
 1660              	FTM_ClearInterruptFlag:
 1661              	.LFB149:
 265:../source/FTM.c **** 
 266:../source/FTM.c **** void FTM_ClearInterruptFlag (FTM_t ftm, FTMChannel_t channel)
 267:../source/FTM.c **** {
 1662              		.loc 1 267 1
 1663              		.cfi_startproc
 1664              		@ args = 0, pretend = 0, frame = 8
 1665              		@ frame_needed = 1, uses_anonymous_args = 0
 1666              		@ link register save eliminated.
 1667 0000 80B4     		push	{r7}
 1668              		.cfi_def_cfa_offset 4
 1669              		.cfi_offset 7, -4
 1670 0002 83B0     		sub	sp, sp, #12
 1671              		.cfi_def_cfa_offset 16
 1672 0004 00AF     		add	r7, sp, #0
 1673              		.cfi_def_cfa_register 7
 1674 0006 7860     		str	r0, [r7, #4]
 1675 0008 3960     		str	r1, [r7]
 268:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC &= ~FTM_CnSC_CHF_MASK;
 1676              		.loc 1 268 24
 1677 000a 7A68     		ldr	r2, [r7, #4]
 1678 000c 3B68     		ldr	r3, [r7]
 1679 000e 0133     		adds	r3, r3, #1
 1680 0010 DB00     		lsls	r3, r3, #3
 1681 0012 1344     		add	r3, r3, r2
 1682 0014 5B68     		ldr	r3, [r3, #4]
 1683              		.loc 1 268 30
 1684 0016 23F08002 		bic	r2, r3, #128
 1685 001a 7968     		ldr	r1, [r7, #4]
 1686 001c 3B68     		ldr	r3, [r7]
 1687 001e 0133     		adds	r3, r3, #1
 1688 0020 DB00     		lsls	r3, r3, #3
 1689 0022 0B44     		add	r3, r3, r1
 1690 0024 5A60     		str	r2, [r3, #4]
 269:../source/FTM.c **** }
 1691              		.loc 1 269 1
 1692 0026 00BF     		nop
 1693 0028 0C37     		adds	r7, r7, #12
 1694              		.cfi_def_cfa_offset 4
 1695 002a BD46     		mov	sp, r7
 1696              		.cfi_def_cfa_register 13
 1697              		@ sp needed
 1698 002c 5DF8047B 		ldr	r7, [sp], #4
 1699              		.cfi_restore 7
 1700              		.cfi_def_cfa_offset 0
 1701 0030 7047     		bx	lr
 1702              		.cfi_endproc
 1703              	.LFE149:
 1705              		.section	.bss.state.3,"aw",%nobits
 1708              	state.3:
 1709 0000 00       		.space	1
 1710              		.section	.bss.med1.2,"aw",%nobits
 1711              		.align	1
 1714              	med1.2:
 1715 0000 0000     		.space	2
 1716              		.section	.bss.med2.1,"aw",%nobits
 1717              		.align	1
 1720              	med2.1:
 1721 0000 0000     		.space	2
 1722              		.section	.bss.med.0,"aw",%nobits
 1723              		.align	1
 1726              	med.0:
 1727 0000 0000     		.space	2
 1728              		.text
 1729              	.Letext0:
 1730              		.file 3 "/Applications/MCUXpressoIDE_11.8.0_1165/ide/plugins/com.nxp.mcuxpresso.tools.macosx_11.8.
 1731              		.file 4 "/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos
 1732              		.file 5 "../source/FTM.h"
 1733              		.file 6 "../source/PORT.h"
 1734              		.file 7 "../source/GPIO.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 FTM.c
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:21     .text.NVIC_EnableIRQ:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:26     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:71     .text.NVIC_EnableIRQ:0000000000000030 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:80     .data.OC_Delta:0000000000000000 OC_Delta
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:77     .data.OC_Delta:0000000000000000 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:83     .text.FTM0_IRQHandler:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:89     .text.FTM0_IRQHandler:0000000000000000 FTM0_IRQHandler
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:177    .text.OC_ISR:0000000000000000 OC_ISR
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:127    .text.FTM3_IRQHandler:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:133    .text.FTM3_IRQHandler:0000000000000000 FTM3_IRQHandler
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:231    .text.IC_ISR:0000000000000000 IC_ISR
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:171    .text.OC_ISR:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1660   .text.FTM_ClearInterruptFlag:0000000000000000 FTM_ClearInterruptFlag
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1502   .text.FTM_GetCounter:0000000000000000 FTM_GetCounter
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1454   .text.FTM_SetCounter:0000000000000000 FTM_SetCounter
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:218    .text.OC_ISR:0000000000000038 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:225    .text.IC_ISR:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:305    .text.IC_ISR:0000000000000060 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1708   .bss.state.3:0000000000000000 state.3
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1714   .bss.med1.2:0000000000000000 med1.2
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1720   .bss.med2.1:0000000000000000 med2.1
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1726   .bss.med.0:0000000000000000 med.0
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:314    .text.FTM_Init:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:320    .text.FTM_Init:0000000000000000 FTM_Init
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:432    .text.IC_Init:0000000000000000 IC_Init
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:417    .text.FTM_Init:00000000000000b0 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:426    .text.IC_Init:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:612    .text.FTM_SetPrescaler:0000000000000000 FTM_SetPrescaler
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:982    .text.FTM_SetWorkingMode:0000000000000000 FTM_SetWorkingMode
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1218   .text.FTM_SetOutputCompareEffect:0000000000000000 FTM_SetOutputCompareEffect
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1548   .text.FTM_SetInterruptMode:0000000000000000 FTM_SetInterruptMode
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:755    .text.FTM_StartClock:0000000000000000 FTM_StartClock
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1100   .text.FTM_SetInputCaptureEdge:0000000000000000 FTM_SetInputCaptureEdge
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:598    .text.IC_Init:0000000000000114 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:606    .text.FTM_SetPrescaler:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:657    .text.FTM_SetModulus:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:663    .text.FTM_SetModulus:0000000000000000 FTM_SetModulus
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:708    .text.FTM_GetModulus:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:714    .text.FTM_GetModulus:0000000000000000 FTM_GetModulus
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:749    .text.FTM_StartClock:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:792    .text.FTM_StopClock:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:798    .text.FTM_StopClock:0000000000000000 FTM_StopClock
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:835    .text.FTM_SetOverflowMode:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:841    .text.FTM_SetOverflowMode:0000000000000000 FTM_SetOverflowMode
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:887    .text.FTM_IsOverflowPending:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:893    .text.FTM_IsOverflowPending:0000000000000000 FTM_IsOverflowPending
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:933    .text.FTM_ClearOverflowFlag:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:939    .text.FTM_ClearOverflowFlag:0000000000000000 FTM_ClearOverflowFlag
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:976    .text.FTM_SetWorkingMode:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1045   .text.FTM_GetWorkingMode:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1051   .text.FTM_GetWorkingMode:0000000000000000 FTM_GetWorkingMode
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1094   .text.FTM_SetInputCaptureEdge:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1163   .text.FTM_GetInputCaptureEdge:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1169   .text.FTM_GetInputCaptureEdge:0000000000000000 FTM_GetInputCaptureEdge
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1212   .text.FTM_SetOutputCompareEffect:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1281   .text.FTM_GetOutputCompareEffect:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1287   .text.FTM_GetOutputCompareEffect:0000000000000000 FTM_GetOutputCompareEffect
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1330   .text.FTM_SetPulseWidthModulationLogic:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1336   .text.FTM_SetPulseWidthModulationLogic:0000000000000000 FTM_SetPulseWidthModulationLogic
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1399   .text.FTM_GetPulseWidthModulationLogic:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1405   .text.FTM_GetPulseWidthModulationLogic:0000000000000000 FTM_GetPulseWidthModulationLogic
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1448   .text.FTM_SetCounter:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1496   .text.FTM_GetCounter:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1542   .text.FTM_SetInterruptMode:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1603   .text.FTM_IsInterruptPending:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1609   .text.FTM_IsInterruptPending:0000000000000000 FTM_IsInterruptPending
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1654   .text.FTM_ClearInterruptFlag:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1709   .bss.state.3:0000000000000000 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1711   .bss.med1.2:0000000000000000 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1717   .bss.med2.1:0000000000000000 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cci8O3Jy.s:1723   .bss.med.0:0000000000000000 $d
                           .group:0000000000000000 wm4.0.23798b1d0196e1dacad68e887eef18fd
                           .group:0000000000000000 wm4.redlib_version.h.24.4f43d7bc124a54bfe120050dd03d6b37
                           .group:0000000000000000 wm4.libconfigarm.h.19.34723c94cbd19598192aa6b1e87fca41
                           .group:0000000000000000 wm4.stdint.h.31.58198de4ea930fb897655479091e17c7
                           .group:0000000000000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:0000000000000000 wm4.fsl_device_registers.h.32.f10b25a7fd7ad45b9a40904c33f28816
                           .group:0000000000000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:0000000000000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:0000000000000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:0000000000000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:0000000000000000 wm4.MK64F12.h.475.cafa8e1e521f96f0b72de286863a6df7
                           .group:0000000000000000 wm4.MK64F12_features.h.92.512cea46d882153168efeec0bc3a9da7
                           .group:0000000000000000 wm4.hardware.h.27.0531344360c1b4ef1fba1263e2a4c488
                           .group:0000000000000000 wm4.FTM.h.50.04eb788318ca2ef1fa89a1632cdd5465
                           .group:0000000000000000 wm4.GPIO.h.3.3ad5afaee119954e5c1de4410a35f962

UNDEFINED SYMBOLS
GPIO_Toggle
PORT_Configure2
GPIO_SetDirection
