module instr_decoder(input [3:0] IR_REG, output reg [15:0] opcd, output enable);
    
always@(*) begin
    case(IR_REG)
      4'd15 : opcd=16'b1000000000000000;
      4'd14 : opcd=16'b0100000000000000;
      4'd13 : opcd=16'b0010000000000000;
      4'd12 : opcd=16'b0001000000000000;
      4'd11 : opcd=16'b0000100000000000;
      4'd10 : opcd=16'b0000010000000000;
      4'd9  : opcd=16'b0000001000000000;
      4'd8  : opcd=16'b0000000100000000;
      4'd7  : opcd=16'b0000000010000000;
      4'd6  : opcd=16'b0000000001000000;
      4'd5  : opcd=16'b0000000000100000;
      4'd4  : opcd=16'b0000000000010000;
      4'd3  : opcd=16'b0000000000001000;
      4'd2  : opcd=16'b0000000000000100;
      4'd1  : opcd=16'b0000000000000010;
      4'd0  : opcd=16'b0000000000000001;
      endcase
    end
    
    assign enable = opcd[15];
endmodule
