*$
* TPS62733
*****************************************************************************
* (C) Copyright 2012 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS62733
* Date: 21FEB2012
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: Based on TPS62730EVM-726
* EVM Users Guide: Based on SLVU455 - April 2011  
* Datasheet: SLVSAC3 - MAY 2011 - REVISED DEC 2011
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS62733 SW ON/BYP STAT VIN VOUT GND
R_R1         N03055 HS_RST  800  
X_U18         LS_SET LS_RST N70988 LS_ON_PRE SRLATCHRHP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U12         N03055 HS_RST d_d1 PARAMS:
X_U22         MIN_TOFF_N PWM N15895 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U14         HS_ON HS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R6         0 GND  1k  
R_U1_R15         U1_N81506 U1_N124955  1  
C_U1_C6         0 U1_N25391  1n  
X_U1_S2    HS_ON 0 U1_N03823 U1_N01928 ErrorAmp_U1_S2 
X_U1_S3    U1_N58450 0 U1_INNER_FB U1_INNER_REF ErrorAmp_U1_S3 
C_U1_C2         U1_FB VOUT  {Cff}  
E_U1_ABM1         U1_N02528 0 VALUE { IF(V(SDWN_N) < 0.5,0,0.7)    }
R_U1_R1         U1_N00223 U1_N00042  1.6MEG  
E_U1_ABM4         U1_N31733 0 VALUE { LIMIT(((V(U1_N02664) -V(U1_FB))*5.3u),  
+ 500n,-500n)   }
R_U1_R9         U1_N02664 U1_N02528  1  
X_U1_S4    ON/BYP_INT 0 U1_N138510 0 ErrorAmp_U1_S4 
X_U1_U5         SDWN_N U1_N17984 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_V1         U1_N04899 0 10m
X_U1_U3         U1_FB U1_N16375 U1_N17124 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1_U2         U1_INNER_REF U1_INNER_FB PWMIN COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U1_R2         U1_N00042 SW  333k  
V_U1_V3         U1_N47147 0 2.0
R_U1_R10         0 U1_N03823  100MEG  
R_U1_R11         U1_INNER_REF 0  2.4G  
E_U1_GAIN1         U1_INNER_FB 0 VALUE {1 * V(U1_N00223)}
X_U1_U7         U1_VCLAMP U1_N25391 U1_SOFTSTART U1_N35185 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_C3         U1_N01928 U1_INNER_REF  5p  
R_U1_R4         U1_FB VOUT  {RTOP}  
G_U1_ABMII2         U1_N04899 U1_N03823 VALUE { (V(U1_VEQN)*1n) + 1.5u    }
V_U1_V2         U1_N16375 0 665m
R_U1_R3         0 U1_N00042  666k  
G_U1_ABMII1         0 U1_INNER_REF VALUE { V(U1_VCLAMP_OUT)    }
R_U1_R6         U1_INNER_REF U1_N02046  1MEG  
X_U1_U4         U1_N17124 U1_N17984 N38564 U1_SOFTSTART SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_R5         U1_N138510 U1_FB  {RBOT}  
E_U1_ABM5         U1_N81506 0 VALUE { (1.2389e-5*pwr(V(U1_N83902),3))+  
+ (-0.00099405*pwr(V(U1_N83902),2))+  
+ (1.3946*V(U1_N83902))+  
+ -10.643 }
E_U1_ABM3         U1_N27209 0 VALUE { IF(V(U1_VCLAMP) > 125n, 125n,  
+ IF (V(U1_VCLAMP) <-125n,  
+ -125n,V(U1_VCLAMP)))  }
X_U1_U8         PAUSE P100 U1_FBREF_SHORT OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_R7         0 U1_N01928  6.67k  
X_U1_U1         U1_N03823 U1_N04899 d_d1 PARAMS:
E_U1_ABM6         U1_N98387 0 VALUE { {V(U1_N124955)*((1-(V(VIN)-3.6)/6))  
+ }   }
C_U1_C4         0 U1_N02664  1n  
R_U1_R13         U1_VCLAMP U1_N31733  1  
C_U1_C1         VOUT U1_N00223  10p  
R_U1_R14         U1_N35185 U1_VCLAMP_OUT  1  
E_U1_GAIN2         U1_N83902 0 VALUE {1E3 * V(IAVG)}
C_U1_C10         0 U1_VEQN  1n  
C_U1_C9         0 U1_N124955  1n  
R_U1_R12         U1_N27209 U1_N25391  1  
C_U1_C8         0 U1_VCLAMP_OUT  1n  
R_U1_R16         U1_N98387 U1_VEQN  1  
X_U1_U6         U1_INNER_REF U1_N47147 d_d1 PARAMS:
C_U1_C7         0 U1_VCLAMP  1n  
X_U1_S1    U1_FBREF_SHORT 0 U1_INNER_FB U1_N02046 ErrorAmp_U1_S1 
X_U1_U9         ON/BYP_INT SDWN_N U1_N58450 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U25         CLIMIT_LS SDWN N50514 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U21         CAPRIO SDWN N15895 LS_RST OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U14         U6_N15145 DRVH_PRE CAPRIO U6_N20123 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U12         SW U6_N13806 U6_N14289 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U13         DRVL_PRE U6_N14289 U6_N15145 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U17         U6_N16592 U6_N17195 d_d1 PARAMS:
E_U6_ABM1         U6_N13835 0 VALUE { IF(V(0) > 0.5, 208.5m,-1.5m)    }
R_U6_R4         0 U6_N20123  10k  
X_U6_U18         DRVH_PRE DRVL_PRE U6_N17195 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U15         U6_N16390 U6_N16592 PAUSE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U6_R3         U6_N17195 U6_N16592  360  
R_U6_R1         U6_N13835 U6_N13806  1  
C_U6_C4         0 U6_N16592  100p  
X_U6_U16         0 U6_N16390 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_C3         0 U6_N13806  1n  
C_C3         0 IAVG  1n  
X_U16         N48885 N11237 SDWN_N LS_SET AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6         SDWN_N SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_C1         0 HS_RST  10p  
X_U3         MIN_TON MIN_TON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U17         CAPRIO N11237 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U15         HS_ON_N N70988 LS_ON AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7         LS_ON_PRE SDWN_N PWM HS_SET AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U24         PWMIN N51036 PWM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U23         CLIMIT_HS N50514 N66056 N51036 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U13         HS_ON_N N02382 N48885 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM2         N90281 0 VALUE { {{IF(V(DRVH_PRE) >
+  0.5,V(ISENSE_HS),V(ISENSE_LS))  
+ }  
+ }  }
X_U20         LS_ON LS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U10         U3_N10820 U3_N11301 d_d1 PARAMS:
I_U3_I1         U3_N11301 U3_N10820 DC 8u  
X_U3_U11         DRVL_PRE U3_N12733 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U9         U3_N13984 U3_N10820 MIN_TOFF COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U3_V4         U3_N13984 0 667m
C_U3_C2         0 U3_N10820  480f  
X_U3_S1    U3_N12733 0 U3_N10820 0 Mintoff_U3_S1 
V_U3_V5         U3_N11301 0 1.2
X_U9         PWM N02382 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_GAIN1         N73876 0 VALUE {1 * V(HS_ON)}
R_R3         N73876 N73924  144k  
X_U2_U9         U2_N14352 U2_N10820 MIN_TON COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U2_R3         SW U2_N14527  750k  
X_U2_S1    U2_N12733 0 U2_N10820 0 Minton_U2_S1 
R_U2_R1         U2_N10820 VIN  210k  
C_U2_C2         0 U2_N10820  4p  
X_U2_U11         DRVH_PRE U2_N12733 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R4         U2_N14527 0  250k  
C_U2_C3         0 U2_N14352  5p  
R_U2_R2         U2_N14527 U2_N14352  1.3MEG  
X_U8         HS_SET HS_RST HS_ON N39158 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_R8         0 ON/BYP  60MEG  
X_U4_U1         VOUT U4_N16919 U4_N125319 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_U9         U4_N129502 U4_ON_BYP_DEL BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_U8         U4_N129502 U4_N129470 d_d1 PARAMS:
X_U4_U4         VIN U4_N126609 U4_N1265733 U4_N126793 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U4_V4         U4_N126609 0 {VIN_RISING}
R_U4_R2         U4_N129470 U4_N129502  70k  
V_U4_V5         U4_N1265733 0 {VIN_RISING - VIN_FALLING}
C_U4_C2         0 U4_N129502  1n  
V_U4_V1         U4_N16919 0 {0.93*VOUT_REF}
V_U4_V3         U4_N1255053 0 0.2
X_U4_U2         U4_N125319 U4_ON_BYP_DEL U4_N17286 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U5         U4_ON_BYP_DEL U4_N126793 ON/BYP_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U3         ON/BYP U4_N125855 U4_N1255053 U4_N129470 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U4_V2         U4_N125855 0 0.8
X_U4_S1    U4_N17286 0 STAT 0 LogicTrans_U4_S1 
C_C2         0 N73924  100p  
R_R7         IAVG N90281  10k  
X_U10         N02382 MIN_TON_N N02441 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4         MIN_TOFF MIN_TOFF_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U19         N73924 N73876 d_d1 PARAMS:
X_U26         N73924 P100 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U11         CLIMIT_HS N02441 SDWN N03055 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R2         0 N39158  10k  
X_U7_H1    VIN U7_N00276 ISENSE_HS 0 Driver_U7_H1 
X_U7_H2    U7_N00730 0 0 ISENSE_LS Driver_U7_H2 
X_U7_U3         LS_ON U7_N00587 DRVL_PRE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U1         HS_ON U7_N00082 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2n
X_U7_U8         0 U7_N23865 U7_N23443 U7_NMOS_CTRL MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U7_R2         0 ISENSE_LS  1k  
X_U7_U2         HS_ON U7_N00082 DRVH_PRE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U4         LS_ON U7_N00587 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2n
E_U7_ABM4         U7_N48600 0 VALUE { 1m*((-37509.5/(V(VIN) -
+  29.95882))-455.918)    }
R_U7_R5         U7_N23507 U7_N23865  1  
V_U7_V2         SW U7_N12326 545m
V_U7_V1         U7_N11135 SW 545m
R_U7_R1         0 ISENSE_HS  1k  
C_U7_C3         0 U7_N23865  1n  
X_U7_S2    U7_NMOS_CTRL 0 SW U7_N00730 Driver_U7_S2 
X_U7_U6         U7_N12326 U7_N00276 d_d1special PARAMS:
E_U7_ABM3         U7_N23507 0 VALUE { 1m*((-219.375/(V(VIN) + 0.5))+858.75)   
+  }
R_U7_R4         U7_N20687 U7_N45352  1  
X_U7_S4    U7_N33404 0 VOUT VIN Driver_U7_S4 
C_U7_C2         0 U7_N45352  1n  
X_U7_S1    U7_PMOS_CTRL 0 U7_N00276 SW Driver_U7_S1 
X_U7_U9         ON/BYP_INT U7_N48837 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U5         U7_N00730 U7_N11135 d_d1special PARAMS:
E_U7_ABM2         U7_N20687 0 VALUE { 1m*((-302.17/(V(VIN) + 0.88))+912.92)   
+  }
X_U7_U12         DRVL_PRE ON/BYP_INT U7_N23443 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U10         ON/BYP_INT DRVH_PRE U7_N45986 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U11         0 U7_N48600 U7_N48837 U7_N33404 MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U7_U7         0 U7_N45352 U7_N45986 U7_PMOS_CTRL MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U5_R2         U5_N06376 U5_N06443  1  
V_U5_V3         U5_N12138 0  
+PULSE 0 1 1u 10n 10n 1000 2000
C_U5_C2         0 U5_N06443  1n  
E_U5_ABM2         U5_N079791 0 VALUE { (V(U5_N06443) + 1.9)    }
X_U5_U4         U5_N03655 DRVH_PRE CLIMIT_HS AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U5_ABM1         U5_N06376 0 VALUE { (V(U5_OUT) * -100m)    }
V_U5_V2         U5_N03621 0 400m
X_U5_U5         VIN U5_N03743 U5_OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U5_U1         U5_N11335 ISENSE_LS U5_N03489 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U5_U2         DRVL_PRE U5_N03489 CLIMIT_LS AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U5_V1         U5_N11335 0 360m
R_U5_R3         U5_N079791 U5_N03743  1  
C_U5_C3         0 U5_N03743  1n  
X_U5_U3         ISENSE_HS U5_N03621 U5_N03655 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U5_U6         U5_OUT U5_N12138 SDWN_N AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
.PARAM  rtop=480k vin_falling=2.41 rbot=210k vout_ref=2.3 cff=4p
+  vin_rising=2.48
.ENDS TPS62733
*$
.subckt ErrorAmp_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S2
*$
.subckt ErrorAmp_U1_S3 1 2 3 4  
S_U1_S3         3 4 1 2 _U1_S3
RS_U1_S3         1 2 1G
.MODEL         _U1_S3 VSWITCH Roff=1 Ron=10G Voff=0.2V Von=0.9V
.ends ErrorAmp_U1_S3
*$
.subckt ErrorAmp_U1_S4 1 2 3 4  
S_U1_S4         3 4 1 2 _U1_S4
RS_U1_S4         1 2 1G
.MODEL         _U1_S4 VSWITCH Roff=100e6 Ron=1.0 Voff=0.25V Von=0.75
.ends ErrorAmp_U1_S4
*$
.subckt ErrorAmp_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1000e6 Ron=1m Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S1
*$
.subckt Mintoff_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Mintoff_U3_S1
*$
.subckt Minton_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends Minton_U2_S1
*$
.subckt LogicTrans_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=60e6 Ron=1 Voff=0.25 Von=0.75
.ends LogicTrans_U4_S1
*$
.subckt Driver_U7_H1 1 2 3 4  
H_U7_H1         3 4 VH_U7_H1 1
VH_U7_H1         1 2 0V
.ends Driver_U7_H1
*$
.subckt Driver_U7_H2 1 2 3 4  
H_U7_H2         3 4 VH_U7_H2 1
VH_U7_H2         1 2 0V
.ends Driver_U7_H2
*$
.subckt Driver_U7_S2 1 2 3 4  
S_U7_S2         3 4 1 2 _U7_S2
RS_U7_S2         1 2 1G
.MODEL         _U7_S2 VSWITCH Roff=10e6 Ron=100m Voff=0 Von=1
.ends Driver_U7_S2
*$
.subckt Driver_U7_S4 1 2 3 4  
S_U7_S4         3 4 1 2 _U7_S4
RS_U7_S4         1 2 1G
.MODEL         _U7_S4 VSWITCH Roff=10e6 Ron=1.75 Voff=0 Von=1
.ends Driver_U7_S4
*$
.subckt Driver_U7_S1 1 2 3 4  
S_U7_S1         3 4 1 2 _U7_S1
RS_U7_S1         1 2 1G
.MODEL         _U7_S1 VSWITCH Roff=10e6 Ron=100m Voff=0 Von=1
.ends Driver_U7_S1
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$

.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT D_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS D_D1
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT D_D1special 1 2
D1 1 2 DD1spec
.MODEL DD1spec D( IS=1e-15 TT=10p Rs=0.23 N=.1  )
.ENDS D_D1special
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$


