<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN"><HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 7.0/HTML Export Filter">
<LINK REL="STYLESHEET" HREF="ipexpress_tab.css" CHARSET="ISO-8859-1" TYPE="text/css">
<TITLE> Mult_Add_Sub</TITLE>
</HEAD>
<BODY BGCOLOR="#ffffff">
<DIV>
<H4 CLASS="Heading3">
<A NAME="0_pgfId-1181960"></A><A NAME="0_WP0167"></A>Mult_Add_Sub</H4>
<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180436"></A>Description:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180437"></A>Two-input MULTADDSUB block Look-up table (LUT) implementation is available. 
For DSP devices, DSP implementation is also available.</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180438"></A>Devices Supported:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180439"></A>ECP5U, ECP5UM,
LatticeEC, LatticeECP, LatticeECP2, LatticeECP2M, LatticeECP3,
LatticeSC, LatticeSCM, LatticeXP, LatticeXP2, LIFMD, LIFMDF, 
MachXO, MachXO2, MachXO3D, MachXO3L, Platform Manager, Platform Manager 2</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180440"></A>Version: </H6>
  <P CLASS="Body"><A NAME="0_pgfId-1180441"></A>2.9</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180442"></A>Revision History:</H6>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    2.9: Added LIFMDF support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    2.8: Added LIFMD support. Added MachXO3D support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    2.7: Added ECP5 support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    2.6: Added MachXO3L support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    2.5: Fixed dummy cell connection for FCIN.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
2.4: Added dummy slice for ripple chain.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180443"></A>
2.3: Fixed issue with additional pipeline stages when using DSP-based implementation.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180443"></A>
2.2: Added additional pipeline options for DSP-based implementation. Added "wire" declaration in Verilog output.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180443"></A>2.1: Added testbench template.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1183479"></A>2.0: Mixed sign/unsign support. Additional device support.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180444"></A>1.1: Changed the upper limit for &quot;Number of Pipeline Stages&quot; to be the input size instead of unlimited.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180445"></A>1.0: Original released version.</P>
</DIV>
</DIV>
</BODY>
</HTML>
