
---------- Begin Simulation Statistics ----------
final_tick                               1214101062000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54209                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702408                       # Number of bytes of host memory used
host_op_rate                                    54369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22636.35                       # Real time elapsed on the host
host_tick_rate                               53635027                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1227087455                       # Number of instructions simulated
sim_ops                                    1230712854                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.214101                       # Number of seconds simulated
sim_ticks                                1214101062000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.573710                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              154180204                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           182302756                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14681629                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        239936690                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25711695                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       25869586                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          157891                       # Number of indirect misses.
system.cpu0.branchPred.lookups              309180876                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900505                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811491                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9193307                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274872995                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36604266                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441445                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      152950437                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132170312                       # Number of instructions committed
system.cpu0.commit.committedOps            1133984323                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2060463957                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.550354                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.356115                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1533769027     74.44%     74.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    306028953     14.85%     89.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     80319353      3.90%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62609160      3.04%     96.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27471511      1.33%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8085256      0.39%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2692285      0.13%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2884146      0.14%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36604266      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2060463957                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23206637                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097835580                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345532237                       # Number of loads committed
system.cpu0.commit.membars                    3625378                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625384      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630128580     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347343720     30.63%     87.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141469166     12.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133984323                       # Class of committed instruction
system.cpu0.commit.refs                     488812914                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132170312                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133984323                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.142141                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.142141                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            429766361                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5495100                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           151066067                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1307105319                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               726472309                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                913021183                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9209354                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             17605619                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7719964                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  309180876                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232024431                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1342665903                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5078984                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1341137583                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 259                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1686                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29395742                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127483                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         728823343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         179891899                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.552985                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2086189171                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.643735                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880822                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1119909490     53.68%     53.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               722274590     34.62%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               149961086      7.19%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                71155408      3.41%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11690175      0.56%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8480773      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  901710      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1812664      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3275      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2086189171                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       59                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      28                       # number of floating regfile writes
system.cpu0.idleCycles                      339079793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9297843                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               293028582                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.523527                       # Inst execution rate
system.cpu0.iew.exec_refs                   573815492                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 174737858                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              330349360                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            398358520                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816555                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3759246                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           180338593                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1286912359                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            399077634                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6996861                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1269694863                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1130072                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14634194                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9209354                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18280233                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       369241                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        28082883                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10683                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17748                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7604542                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52826283                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     37057905                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17748                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       915307                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8382536                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                552758135                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1255771838                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842087                       # average fanout of values written-back
system.cpu0.iew.wb_producers                465470244                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.517787                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1255862547                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1567920158                       # number of integer regfile reads
system.cpu0.int_regfile_writes              799658173                       # number of integer regfile writes
system.cpu0.ipc                              0.466823                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.466823                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3627114      0.28%      0.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            685352021     53.68%     53.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8565686      0.67%     54.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860628      0.22%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              5      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           402717873     31.54%     86.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          173568347     13.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1276691725                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     60                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                116                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           56                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4147815                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003249                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 655907     15.81%     15.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   304      0.01%     15.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 804778     19.40%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2280438     54.98%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               406384      9.80%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1277212366                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4644008127                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1255771782                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1439857206                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1281469664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1276691725                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442695                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      152927951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           287808                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1250                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     35216200                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2086189171                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.611973                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.845583                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1177528554     56.44%     56.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          626757700     30.04%     86.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          224107695     10.74%     97.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39813419      1.91%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11957429      0.57%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2484547      0.12%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2924149      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             444391      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             171287      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2086189171                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.526412                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         22069302                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11282808                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           398358520                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          180338593                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1513                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2425268964                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3829314                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              363577122                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724679778                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13524447                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               737840466                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24937897                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                38701                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1610346817                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1300763303                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          831977795                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                908413379                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28026091                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9209354                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             67009942                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               107297949                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               59                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1610346758                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        138908                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4776                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29887410                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4768                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3310775315                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2599621241                       # The number of ROB writes
system.cpu0.timesIdled                       21480937                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1475                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            78.940471                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12920003                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16366767                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2488888                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21212218                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1281499                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1591647                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          310148                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25303576                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23421                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811208                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1400783                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17170189                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4149460                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434304                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25318052                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94917143                       # Number of instructions committed
system.cpu1.commit.committedOps              96728531                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    411998386                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.234779                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.029360                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    376366594     91.35%     91.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16935950      4.11%     95.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6159246      1.49%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3526980      0.86%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2282135      0.55%     98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1370883      0.33%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       735452      0.18%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       471686      0.11%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4149460      1.01%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    411998386                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2259233                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92303918                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24476022                       # Number of loads committed
system.cpu1.commit.membars                    3622537                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622537      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56346486     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26287230     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9326698      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96728531                       # Class of committed instruction
system.cpu1.commit.refs                      35613940                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94917143                       # Number of Instructions Simulated
system.cpu1.committedOps                     96728531                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.410591                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.410591                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            331975680                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1094353                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12012963                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             129547137                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                20871991                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 57425398                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1401252                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3157590                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4537319                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25303576                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18791669                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    390254698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               226165                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     145732739                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4978714                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060442                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23467584                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14201502                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.348109                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         416211640                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.359385                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.850028                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               325127675     78.12%     78.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56983634     13.69%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21796551      5.24%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6207154      1.49%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1576030      0.38%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3046249      0.73%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1474123      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     217      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           416211640                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2429032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1463660                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19924059                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.253326                       # Inst execution rate
system.cpu1.iew.exec_refs                    37551870                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11420740                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              276744856                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             30500901                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712988                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1201954                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14458324                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          122032681                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26131130                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1180276                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            106052435                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2193866                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4970089                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1401252                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9546569                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22864                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1173328                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10199                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          519                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          993                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6024879                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3320406                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           519                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       175091                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1288569                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 61894551                       # num instructions consuming a value
system.cpu1.iew.wb_count                    105462432                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.810834                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50186201                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.251916                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     105497661                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               135451550                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73484710                       # number of integer regfile writes
system.cpu1.ipc                              0.226727                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.226727                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622642      3.38%      3.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64655527     60.29%     63.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383186      0.36%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762597      0.71%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28163543     26.26%     91.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9645204      8.99%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             107232711                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3278648                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030575                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 383668     11.70%     11.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  7571      0.23%     11.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 693197     21.14%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1914252     58.39%     91.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               279956      8.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             106888701                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         634109716                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    105462420                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        147337299                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 113894745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                107232711                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8137936                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25304149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           154034                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2703632                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17908730                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    416211640                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.257640                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.727658                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          348944336     83.84%     83.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44656310     10.73%     94.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13690127      3.29%     97.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3302668      0.79%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4143611      1.00%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             537343      0.13%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             607148      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             256680      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              73417      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      416211640                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.256145                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16245987                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3870939                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            30500901                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14458324                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       418640672                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2009544684                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              297305426                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67722148                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10311496                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24400066                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3770723                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                29506                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            160612787                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             125892267                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           87735367                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 57113414                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20852099                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1401252                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35967708                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20013219                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       160612775                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23774                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               648                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21643349                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           648                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   529895236                       # The number of ROB reads
system.cpu1.rob.rob_writes                  248314959                       # The number of ROB writes
system.cpu1.timesIdled                         188452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8995999                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              7647311                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            27915506                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              22893                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2811532                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12732062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25364526                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1448286                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       835368                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65614342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     13538614                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131211903                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       14373982                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8516491                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4881999                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7750455                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              361                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4214213                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4214208                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8516491                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           742                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38095224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38095224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1127212672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1127212672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              529                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12732071                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12732071    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12732071                       # Request fanout histogram
system.membus.respLayer1.occupancy        66810698206                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         48249219939                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       319110000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   439495626.889051                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3585500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1120804500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1212186402000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1914660000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    204010071                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       204010071                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    204010071                       # number of overall hits
system.cpu0.icache.overall_hits::total      204010071                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28014360                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28014360                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28014360                       # number of overall misses
system.cpu0.icache.overall_misses::total     28014360                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 482078829996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 482078829996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 482078829996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 482078829996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232024431                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232024431                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232024431                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232024431                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120739                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120739                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120739                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120739                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17208.275684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17208.275684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17208.275684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17208.275684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2287                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.184615                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     25197073                       # number of writebacks
system.cpu0.icache.writebacks::total         25197073                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2817252                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2817252                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2817252                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2817252                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     25197108                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     25197108                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     25197108                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     25197108                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 431662760996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 431662760996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 431662760996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 431662760996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.108597                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.108597                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.108597                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.108597                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17131.440679                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17131.440679                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17131.440679                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17131.440679                       # average overall mshr miss latency
system.cpu0.icache.replacements              25197073                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    204010071                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      204010071                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28014360                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28014360                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 482078829996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 482078829996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232024431                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232024431                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120739                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120739                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17208.275684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17208.275684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2817252                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2817252                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     25197108                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     25197108                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 431662760996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 431662760996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.108597                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.108597                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17131.440679                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17131.440679                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229207063                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         25197075                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.096574                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        489245969                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       489245969                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    441602813                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       441602813                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    441602813                       # number of overall hits
system.cpu0.dcache.overall_hits::total      441602813                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     62108424                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      62108424                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     62108424                       # number of overall misses
system.cpu0.dcache.overall_misses::total     62108424                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1909726802694                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1909726802694                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1909726802694                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1909726802694                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    503711237                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    503711237                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    503711237                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    503711237                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.123302                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.123302                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.123302                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.123302                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30748.273418                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30748.273418                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30748.273418                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30748.273418                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17412227                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        84757                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1509584                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1361                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    11.534454                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.275533                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     37861978                       # number of writebacks
system.cpu0.dcache.writebacks::total         37861978                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24999950                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24999950                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24999950                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24999950                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     37108474                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     37108474                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     37108474                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     37108474                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 822292858808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 822292858808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 822292858808                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 822292858808                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073670                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073670                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073670                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073670                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22159.166632                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22159.166632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22159.166632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22159.166632                       # average overall mshr miss latency
system.cpu0.dcache.replacements              37861978                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    323917795                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      323917795                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38327352                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38327352                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1079430195500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1079430195500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    362245147                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    362245147                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.105805                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.105805                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28163.443055                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28163.443055                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9849662                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9849662                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28477690                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28477690                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 584060165000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 584060165000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078614                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078614                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20509.394020                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20509.394020                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    117685018                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     117685018                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     23781072                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23781072                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 830296607194                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 830296607194                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141466090                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141466090                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.168104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.168104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34914.179108                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34914.179108                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     15150288                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     15150288                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      8630784                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      8630784                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 238232693808                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 238232693808                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061010                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061010                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27602.671299                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27602.671299                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1761                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1761                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1400                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1400                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9622000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9622000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.442898                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.442898                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6872.857143                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6872.857143                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1389                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1389                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       486500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       486500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003480                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003480                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44227.272727                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44227.272727                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2939                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2939                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       647500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       647500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3093                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3093                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.049790                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.049790                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4204.545455                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4204.545455                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       493500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       493500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.049790                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.049790                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3204.545455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3204.545455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049052                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049052                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762439                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762439                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  67617599000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  67617599000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811491                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811491                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420890                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420890                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88685.913234                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88685.913234                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762439                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762439                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  66855160000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  66855160000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420890                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420890                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87685.913234                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87685.913234                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990459                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          480527779                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         37870611                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.688672                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990459                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999702                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999702                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1048928607                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1048928607                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23508422                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            32295957                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              194624                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              413890                       # number of demand (read+write) hits
system.l2.demand_hits::total                 56412893                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23508422                       # number of overall hits
system.l2.overall_hits::.cpu0.data           32295957                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             194624                       # number of overall hits
system.l2.overall_hits::.cpu1.data             413890                       # number of overall hits
system.l2.overall_hits::total                56412893                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1688682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5564222                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8838                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1918985                       # number of demand (read+write) misses
system.l2.demand_misses::total                9180727                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1688682                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5564222                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8838                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1918985                       # number of overall misses
system.l2.overall_misses::total               9180727                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 140843453997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 453387105168                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    809056998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 197358449918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     792398066081                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 140843453997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 453387105168                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    809056998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 197358449918                       # number of overall miss cycles
system.l2.overall_miss_latency::total    792398066081                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        25197104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        37860179                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          203462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2332875                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65593620                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       25197104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       37860179                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         203462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2332875                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65593620                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.067019                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.146968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.043438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.822584                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139964                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.067019                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.146968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.043438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.822584                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139964                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83404.367428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81482.569381                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91542.995927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102845.228034                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86311.036815                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83404.367428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81482.569381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91542.995927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102845.228034                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86311.036815                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             299381                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      8414                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.581293                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2847847                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4881999                       # number of writebacks
system.l2.writebacks::total                   4881999                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          92797                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              103950                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         92797                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             103950                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1688653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5471425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1907885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9076777                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1688653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5471425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1907885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3765987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12842764                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 123955004498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 392554340293                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    719391998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 177562641442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 694791378231                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 123955004498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 392554340293                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    719391998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 177562641442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 337642829879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1032434208110                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.067018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.144517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.043320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.817826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.138379                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.067018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.144517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.043320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.817826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.195793                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73404.663065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71746.270906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81619.241888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93067.790481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76546.044728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73404.663065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71746.270906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81619.241888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93067.790481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89655.867075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80390.343396                       # average overall mshr miss latency
system.l2.replacements                       25949845                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11272620                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11272620                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11272620                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11272620                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     54050353                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54050353                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     54050353                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54050353                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3765987                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3765987                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 337642829879                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 337642829879                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89655.867075                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89655.867075                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 93                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1574500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       213000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1787500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.854167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.578947                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.808696                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19201.219512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 19363.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19220.430108                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1657000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       221000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1878000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.854167                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.578947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.808696                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20207.317073                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20090.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20193.548387                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       142500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6384343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           168067                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6552410                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3000515                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1253924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4254439                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 220955419686                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 128154946896                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  349110366582                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      9384858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1421991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10806849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.319719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.393680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 73639.165172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102203.121478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82057.908594                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        37284                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3632                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            40916                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2963231                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1250292                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4213523                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 188597826748                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 115362281905                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 303960108653                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.315746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.879255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.389894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 63646.008950                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92268.271656                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72139.183446                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23508422                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        194624                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23703046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1688682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8838                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1697520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 140843453997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    809056998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 141652510995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     25197104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       203462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25400566                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.067019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.043438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.066830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83404.367428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91542.995927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83446.740536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1688653                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8814                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1697467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 123955004498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    719391998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 124674396496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.067018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.043320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.066828                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73404.663065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81619.241888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73447.316794                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25911614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       245823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26157437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2563707                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       665061                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3228768                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 232431685482                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  69203503022                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 301635188504                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28475321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       910884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29386205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.090033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.730127                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.109874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90662.343818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104055.873103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93421.140356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        55513                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7468                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        62981                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2508194                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       657593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3165787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 203956513545                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  62200359537                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 266156873082                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.088083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.721928                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81316.083822                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94587.928304                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84072.893433                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          713                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               725                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          874                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             899                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9612495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       396997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10009492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1587                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1624                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.550725                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.675676                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.553571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10998.278032                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15879.880000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11134.028921                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          152                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          159                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          722                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          740                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14242983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       369996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14612979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.454946                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.486486                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.455665                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19727.123269                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20555.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19747.268919                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999896                       # Cycle average of tags in use
system.l2.tags.total_refs                   134467444                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25950727                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.181645                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.125060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.874281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.575410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.037625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.700532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.686988                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.392579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.180866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.323234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1073297631                       # Number of tag accesses
system.l2.tags.data_accesses               1073297631                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     108073728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     350234048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        564096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     122108864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    233784000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          814764736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    108073728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       564096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     108637824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    312447936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       312447936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1688652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5472407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1907951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3652875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12730699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4881999                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4881999                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         89015430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        288471906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           464620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        100575535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    192557282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             671084773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     89015430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       464620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         89480050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      257349199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            257349199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      257349199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        89015430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       288471906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          464620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       100575535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    192557282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            928433972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3517980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1688652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4056772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1876126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3608123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008286892500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       213258                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       213258                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23473052                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3314504                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12730699                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4881999                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12730699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4881999                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1492212                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1364019                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            364305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            365185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            397887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            426157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1979074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1479632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            494543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            556667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            496634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            487521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           485179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           728416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           730973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1340572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           364991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           540751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            157656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            192405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            183262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            193507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            218482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            270452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            312193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            268094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            263417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           264476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           276968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           174887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           164493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163144                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 343899817022                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                56192435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            554621448272                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30600.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49350.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7585480                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2270944                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12730699                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4881999                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5598164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1762976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  759734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  548063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  322099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  268643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  231247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  199244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  176579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 194360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 308654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 157405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  94725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  75495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  58504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  41402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  21093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 164931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 202357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 213558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 216827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 218827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 225181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 226299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 227893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 231274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 223327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 221298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 219701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 216956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 216265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 219919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4900001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.736196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.079940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.005447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2849858     58.16%     58.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1012346     20.66%     78.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       288322      5.88%     84.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       177136      3.62%     88.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       189929      3.88%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        60066      1.23%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42991      0.88%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31939      0.65%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       247414      5.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4900001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       213258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.698909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    410.072665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       213257    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-188415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        213258                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       213258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.496211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.457269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.214560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172968     81.11%     81.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5340      2.50%     83.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19174      8.99%     92.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8876      4.16%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3561      1.67%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1482      0.69%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              792      0.37%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              436      0.20%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              276      0.13%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              127      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               80      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               47      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               27      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               30      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        213258                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              719263168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                95501568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               225148736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               814764736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            312447936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       592.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    671.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    257.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1214100913000                       # Total gap between requests
system.mem_ctrls.avgGap                      68933.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    108073728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    259633408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       564096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    120072064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    230919872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    225148736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 89015429.919787034392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 213848266.941059648991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 464620.300282712444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 98897915.303857967257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 190198229.148736238480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185444806.076613098383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1688652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5472407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1907951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3652875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4881999                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  54432677634                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 180064053930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    348423054                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  98559986679                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 221216306975                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29831928469383                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32234.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32904.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39530.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51657.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60559.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6110597.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15450481620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8212099170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         36949764180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9552286800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     95839585920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     525073022940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24048051840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       715125292470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        589.016281                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57354820039                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40541280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1116204961961                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19535604060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10383404625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         43293033000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8811406980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     95839585920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     527623771800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21900052800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       727386859185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.115578                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  51148142899                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40541280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1122411639101                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11957415238.095238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   53331696007.475090                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 391491333000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   209678182000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1004422880000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18585035                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18585035                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18585035                       # number of overall hits
system.cpu1.icache.overall_hits::total       18585035                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       206634                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        206634                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       206634                       # number of overall misses
system.cpu1.icache.overall_misses::total       206634                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3596621000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3596621000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3596621000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3596621000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18791669                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18791669                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18791669                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18791669                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010996                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010996                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010996                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010996                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17405.756071                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17405.756071                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17405.756071                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17405.756071                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          345                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    86.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       203430                       # number of writebacks
system.cpu1.icache.writebacks::total           203430                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3172                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3172                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3172                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3172                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       203462                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       203462                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       203462                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       203462                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3288002500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3288002500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3288002500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3288002500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010827                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010827                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010827                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010827                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16160.278086                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16160.278086                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16160.278086                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16160.278086                       # average overall mshr miss latency
system.cpu1.icache.replacements                203430                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18585035                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18585035                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       206634                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       206634                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3596621000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3596621000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18791669                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18791669                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010996                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010996                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17405.756071                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17405.756071                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3172                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3172                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       203462                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       203462                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3288002500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3288002500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010827                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010827                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16160.278086                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16160.278086                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990520                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18726624                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           203430                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            92.054387                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        357902000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990520                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999704                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999704                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37786800                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37786800                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27153120                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27153120                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27153120                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27153120                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7037116                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7037116                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7037116                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7037116                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 673593448700                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 673593448700                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 673593448700                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 673593448700                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34190236                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34190236                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34190236                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34190236                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205822                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205822                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205822                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205822                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95720.100209                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95720.100209                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95720.100209                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95720.100209                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1414088                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       279527                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            24260                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2294                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.288871                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   121.851351                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2332717                       # number of writebacks
system.cpu1.dcache.writebacks::total          2332717                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5407404                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5407404                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5407404                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5407404                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1629712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1629712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1629712                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1629712                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 144550805561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 144550805561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 144550805561                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 144550805561                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88697.147448                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88697.147448                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88697.147448                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88697.147448                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2332717                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20903683                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20903683                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3960297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3960297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 314285222000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 314285222000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24863980                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24863980                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159278                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159278                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79359.003125                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79359.003125                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3049102                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3049102                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       911195                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       911195                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  73790781000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  73790781000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80982.425277                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80982.425277                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6249437                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6249437                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3076819                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3076819                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 359308226700                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 359308226700                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9326256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9326256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.329909                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.329909                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116779.123731                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116779.123731                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2358302                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2358302                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       718517                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       718517                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  70760024561                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  70760024561                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077042                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077042                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98480.654683                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98480.654683                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5846500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5846500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334043                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334043                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37238.853503                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37238.853503                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        20500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        20500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        20500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       647500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       647500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247241                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247241                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5781.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5781.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       535500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       535500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247241                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247241                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4781.250000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4781.250000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099170                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099170                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712038                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712038                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62878204500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62878204500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811208                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811208                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393129                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393129                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88307.371938                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88307.371938                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712038                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712038                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62166166500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62166166500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393129                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393129                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87307.371938                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87307.371938                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.702508                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           30591228                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2341621                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.064124                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        357913500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.702508                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74346384                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74346384                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1214101062000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          54787559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16154619                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     54322567                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21067846                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6615032                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             175                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             382                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10823680                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10823679                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25400570                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29386990                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1624                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1624                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     75591284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    113595017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       610354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7007585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             196804240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3225227264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4846224256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     26041088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    298602112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8396094720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32583196                       # Total snoops (count)
system.tol2bus.snoopTraffic                 313586816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         98179976                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.169842                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.397508                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               82340264     83.87%     83.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15004344     15.28%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 835368      0.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           98179976                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131202679825                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       56840936166                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       38247692123                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3514417245                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         305292301                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           263102                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2203646378000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 121860                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729636                       # Number of bytes of host memory used
host_op_rate                                   122486                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13319.66                       # Real time elapsed on the host
host_tick_rate                               74292089                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1623133826                       # Number of instructions simulated
sim_ops                                    1631470583                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.989545                       # Number of seconds simulated
sim_ticks                                989545316000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.685088                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               25510780                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            28131174                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4058136                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         54166855                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            995429                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1236991                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          241562                       # Number of indirect misses.
system.cpu0.branchPred.lookups               60053993                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       143245                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        202970                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3425678                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  33834964                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11245257                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5428387                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84046026                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           194189397                       # Number of instructions committed
system.cpu0.commit.committedOps             196716869                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1212121597                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.162291                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.915258                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1148942512     94.79%     94.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27793974      2.29%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6789638      0.56%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     11208640      0.92%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2445180      0.20%     98.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1120791      0.09%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1658267      0.14%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       917338      0.08%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11245257      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1212121597                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     24383                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1896683                       # Number of function calls committed.
system.cpu0.commit.int_insts                190717001                       # Number of committed integer instructions.
system.cpu0.commit.loads                     65395131                       # Number of loads committed
system.cpu0.commit.membars                    3861675                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3867270      1.97%      1.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       111993111     56.93%     58.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2359362      1.20%     60.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1177139      0.60%     60.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3730      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         11191      0.01%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1865      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1899      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       65594317     33.34%     94.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11701287      5.95%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3784      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1898      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        196716869                       # Class of committed instruction
system.cpu0.commit.refs                      77301286                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  194189397                       # Number of Instructions Simulated
system.cpu0.committedOps                    196716869                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.040881                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.040881                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1021865224                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               637611                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            20582151                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             300166223                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98234001                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 90898827                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3464853                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1323828                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10798188                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   60053993                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18683635                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1110054144                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               816140                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        10183                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     360392173                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1824                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         5262                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8196204                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038460                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         111091578                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          26506209                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.230806                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1225261093                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.297638                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.848086                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1024459583     83.61%     83.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               124417326     10.15%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                27031615      2.21%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22261184      1.82%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                22204905      1.81%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2621050      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  274055      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   80045      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1911330      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1225261093                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    20947                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   15222                       # number of floating regfile writes
system.cpu0.idleCycles                      336192689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3656446                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                39520406                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.173434                       # Inst execution rate
system.cpu0.iew.exec_refs                   125020732                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12610890                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               30061095                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             98638910                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2150526                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           768307                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            13544151                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          278543848                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            112409842                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2033979                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            270809256                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                291356                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            316241651                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3464853                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            316135134                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5364822                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          386404                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         5255                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3257                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          559                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33243779                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1638007                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3257                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1540304                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2116142                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                201928881                       # num instructions consuming a value
system.cpu0.iew.wb_count                    241671108                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.776317                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156760789                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.154773                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     242424164                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               350298080                       # number of integer regfile reads
system.cpu0.int_regfile_writes              189222002                       # number of integer regfile writes
system.cpu0.ipc                              0.124364                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.124364                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3905634      1.43%      1.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            138141091     50.63%     52.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3325552      1.22%     53.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1177557      0.43%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 38      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3730      0.00%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              11191      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             58      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1865      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1899      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113777050     41.70%     95.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12491455      4.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4119      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1995      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             272843234                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  24895                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              49794                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        24650                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             25665                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4110964                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015067                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 899024     21.87%     21.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3944      0.10%     21.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     12      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3028296     73.66%     95.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               179688      4.37%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             273023669                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1775895585                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    241646458                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        360347669                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 271472405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                272843234                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7071443                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       81827063                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           886853                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1643056                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47261972                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1225261093                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.222682                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.739057                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1079177631     88.08%     88.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           78710382      6.42%     94.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35253356      2.88%     97.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14915326      1.22%     98.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10910862      0.89%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3546284      0.29%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2038071      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             396580      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             312601      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1225261093                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.174737                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6156502                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          857947                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            98638910                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           13544151                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  65190                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 18701                       # number of misc regfile writes
system.cpu0.numCycles                      1561453782                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   417637134                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              354822526                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            149671395                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5003053                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               105235245                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             244037775                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               430459                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            378360748                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             284965848                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          222821438                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 93780103                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4805197                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3464853                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            252734427                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73150111                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            21041                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       378339707                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     415223939                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1947103                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 58686436                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1982323                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1481312558                       # The number of ROB reads
system.cpu0.rob.rob_writes                  574673082                       # The number of ROB writes
system.cpu0.timesIdled                        3751669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                37073                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.778448                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26064548                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29693562                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4291550                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         53843206                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1477102                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1823153                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          346051                       # Number of indirect misses.
system.cpu1.branchPred.lookups               60445647                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       251039                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        181343                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3592871                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  35585528                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11036926                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        4740408                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       81735403                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           201856974                       # Number of instructions committed
system.cpu1.commit.committedOps             204040860                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1147887681                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177753                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.940587                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1079452542     94.04%     94.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30772119      2.68%     96.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8483810      0.74%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     11596471      1.01%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2828789      0.25%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1255421      0.11%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1607182      0.14%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       854421      0.07%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11036926      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1147887681                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     99836                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2763612                       # Number of function calls committed.
system.cpu1.commit.int_insts                198676178                       # Number of committed integer instructions.
system.cpu1.commit.loads                     65545837                       # Number of loads committed
system.cpu1.commit.membars                    3325551                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3348579      1.64%      1.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       118181872     57.92%     59.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2276499      1.12%     60.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1061467      0.52%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15352      0.01%     61.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         46056      0.02%     61.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7676      0.00%     61.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7676      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       65711796     32.21%     93.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      13360811      6.55%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15384      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7692      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204040860                       # Class of committed instruction
system.cpu1.commit.refs                      79095683                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  201856974                       # Number of Instructions Simulated
system.cpu1.committedOps                    204040860                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.100362                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.100362                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            921407138                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               703838                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21498376                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             304521503                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               126293540                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 99171459                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3655658                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1414934                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10365514                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   60445647                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20850540                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1015134658                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1110239                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        19154                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     361571506                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                2474                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         2492                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8709454                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036967                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         141379804                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27541650                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.221129                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1160893309                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.314587                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.863414                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               957356393     82.47%     82.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               127679758     11.00%     93.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                27499982      2.37%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21799667      1.88%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                21788715      1.88%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2431435      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  375465      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  136338      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1825556      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1160893309                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    84702                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   61559                       # number of floating regfile writes
system.cpu1.idleCycles                      474221295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3819491                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                41099868                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.168823                       # Inst execution rate
system.cpu1.iew.exec_refs                   125567072                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14253943                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               28634351                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             97881060                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1928114                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           956906                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15127525                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          283599177                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            111313129                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2240935                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            276044771                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                286821                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            307743188                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3655658                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            307634819                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5192785                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          704244                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8599                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3807                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          459                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32335223                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1577679                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3807                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1656251                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2163240                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                197309870                       # num instructions consuming a value
system.cpu1.iew.wb_count                    247528999                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.781806                       # average fanout of values written-back
system.cpu1.iew.wb_producers                154258082                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.151383                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     248283840                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               356700679                       # number of integer regfile reads
system.cpu1.int_regfile_writes              192602378                       # number of integer regfile writes
system.cpu1.ipc                              0.123451                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.123451                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3410102      1.23%      1.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            143629341     51.61%     52.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3219635      1.16%     53.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1063436      0.38%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  6      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15352      0.01%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              46056      0.02%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             57      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7676      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7676      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           112695847     40.50%     94.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           14167152      5.09%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          15591      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7779      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             278285706                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 100197                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             200390                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       100016                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            100598                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4201715                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015099                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 911764     21.70%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5862      0.14%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     16      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3064080     72.92%     94.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               219989      5.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             278977122                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1722326422                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    247428983                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        363059278                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 277441759                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                278285706                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6157418                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       79558317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           860376                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1417010                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     46191397                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1160893309                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.239717                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.761993                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1010344092     87.03%     87.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           82905179      7.14%     94.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           35311315      3.04%     97.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14923486      1.29%     98.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10934783      0.94%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3687223      0.32%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2032711      0.18%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             420234      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             334286      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1160893309                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.170193                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5394089                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          760856                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            97881060                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15127525                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 176018                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 76760                       # number of misc regfile writes
system.cpu1.numCycles                      1635114604                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   343890628                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              344660863                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            154357158                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5015595                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               133189348                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             231720010                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               424049                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            384444348                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             290301102                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          225896017                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                101760361                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4071118                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3655658                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            239368194                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                71538859                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            84751                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       384359597                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     338258885                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1710631                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 55406149                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1740014                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1422043344                       # The number of ROB reads
system.cpu1.rob.rob_writes                  584567088                       # The number of ROB writes
system.cpu1.timesIdled                        4983879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10440625                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2656031                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            18525892                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               2628                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6953126                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     39140000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      76121578                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3514105                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2148438                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38378364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25094126                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76829600                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27242564                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           35988768                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7506029                       # Transaction distribution
system.membus.trans_dist::CleanEvict         29500740                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           142893                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          82033                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2889349                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2884934                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      35988769                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         11744                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    114995259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              114995259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2968302784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2968302784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           176752                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          39114788                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                39114788    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            39114788                       # Request fanout histogram
system.membus.respLayer1.occupancy       206057226911                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        115379799307                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   989545316000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   989545316000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              24166                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        12083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17282513.324506                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   54148071.207159                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        12083    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1800672000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          12083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   780720707500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 208824608500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15051809                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15051809                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15051809                       # number of overall hits
system.cpu0.icache.overall_hits::total       15051809                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3631816                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3631816                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3631816                       # number of overall misses
system.cpu0.icache.overall_misses::total      3631816                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 251938275794                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 251938275794                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 251938275794                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 251938275794                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18683625                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18683625                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18683625                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18683625                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.194385                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.194385                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.194385                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.194385                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69369.779690                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69369.779690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69369.779690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69369.779690                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       268616                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3005                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    89.389684                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3375290                       # number of writebacks
system.cpu0.icache.writebacks::total          3375290                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       255330                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       255330                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       255330                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       255330                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3376486                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3376486                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3376486                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3376486                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 232645835301                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 232645835301                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 232645835301                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 232645835301                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.180719                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.180719                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.180719                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.180719                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68901.762158                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68901.762158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68901.762158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68901.762158                       # average overall mshr miss latency
system.cpu0.icache.replacements               3375290                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15051809                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15051809                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3631816                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3631816                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 251938275794                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 251938275794                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18683625                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18683625                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.194385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.194385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69369.779690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69369.779690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       255330                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       255330                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3376486                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3376486                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 232645835301                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 232645835301                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.180719                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.180719                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68901.762158                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68901.762158                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.994719                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18428409                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3376517                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.457816                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.994719                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999835                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999835                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         40743735                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        40743735                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66157101                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66157101                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66157101                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66157101                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31501982                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31501982                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31501982                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31501982                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2640052959876                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2640052959876                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2640052959876                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2640052959876                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     97659083                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     97659083                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     97659083                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97659083                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.322571                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.322571                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.322571                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.322571                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83805.931953                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83805.931953                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83805.931953                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83805.931953                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    351447238                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       122900                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5910542                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1842                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.461085                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.720955                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15311266                       # number of writebacks
system.cpu0.dcache.writebacks::total         15311266                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16040798                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16040798                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16040798                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16040798                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15461184                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15461184                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15461184                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15461184                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1453820574209                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1453820574209                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1453820574209                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1453820574209                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.158318                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.158318                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.158318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.158318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 94030.352023                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94030.352023                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 94030.352023                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94030.352023                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15311225                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     59690606                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       59690606                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27586365                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27586365                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2351737215000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2351737215000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     87276971                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     87276971                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.316078                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.316078                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85249.985455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85249.985455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13900689                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13900689                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13685676                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13685676                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1297824115000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1297824115000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156807                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156807                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 94830.837366                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94830.837366                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6466495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6466495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3915617                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3915617                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 288315744876                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 288315744876                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10382112                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10382112                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.377150                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.377150                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73632.264053                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73632.264053                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2140109                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2140109                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1775508                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1775508                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 155996459209                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 155996459209                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.171016                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.171016                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87860.183795                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87860.183795                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1293346                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1293346                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        62097                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        62097                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2211578000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2211578000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1355443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1355443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.045813                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.045813                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35614.892829                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35614.892829                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        41093                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        41093                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        21004                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        21004                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    349639000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    349639000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015496                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015496                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16646.305466                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16646.305466                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1269357                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1269357                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        50259                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        50259                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    565503000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    565503000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1319616                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1319616                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038086                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038086                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11251.775801                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11251.775801                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        50147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        50147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    515641000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    515641000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038001                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038001                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10282.589188                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10282.589188                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      4563500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      4563500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      4278500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      4278500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       133846                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         133846                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        69124                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        69124                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1873664905                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1873664905                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       202970                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       202970                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.340563                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.340563                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 27105.851875                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 27105.851875                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        69121                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        69121                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1804514905                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1804514905                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.340548                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.340548                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 26106.608773                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 26106.608773                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.838210                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           84489064                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15462222                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.464225                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.838210                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.994944                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994944                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        216536414                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       216536414                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              955349                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1796433                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1116218                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1804944                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5672944                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             955349                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1796433                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1116218                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1804944                       # number of overall hits
system.l2.overall_hits::total                 5672944                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2420757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13496927                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3529090                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12934685                       # number of demand (read+write) misses
system.l2.demand_misses::total               32381459                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2420757                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13496927                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3529090                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12934685                       # number of overall misses
system.l2.overall_misses::total              32381459                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 216572331695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1406207676317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 306266714645                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1345806698198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3274853420855                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 216572331695                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1406207676317                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 306266714645                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1345806698198                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3274853420855                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3376106                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15293360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4645308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14739629                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             38054403                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3376106                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15293360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4645308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14739629                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            38054403                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.717026                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.882535                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.759711                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.877545                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.850925                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.717026                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.882535                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.759711                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.877545                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.850925                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89464.713598                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104187.247684                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86783.480910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104046.345017                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101133.596879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89464.713598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104187.247684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86783.480910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104046.345017                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101133.596879                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             914019                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     30892                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.587563                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5984707                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7506029                       # number of writebacks
system.l2.writebacks::total                   7506029                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          23609                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         167657                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          30505                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         163077                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              384848                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         23609                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        167657                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         30505                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        163077                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             384848                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2397148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13329270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3498585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12771608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          31996611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2397148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13329270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3498585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12771608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6955052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         38951663                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 190938577255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1262658643643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 269205620721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1208223205778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2931026047397                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 190938577255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1262658643643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 269205620721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1208223205778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 634528376073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3565554423470                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.710033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.871572                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.753144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.866481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.840812                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.710033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.871572                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.753144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.866481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.023578                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79652.394118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94728.266713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76947.000208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94602.277628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91604.265445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79652.394118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94728.266713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76947.000208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94602.277628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91232.729255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91537.925440                       # average overall mshr miss latency
system.l2.replacements                       63729924                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8205273                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8205273                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8205273                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8205273                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     27134397                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27134397                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     27134397                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27134397                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6955052                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6955052                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 634528376073                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 634528376073                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91232.729255                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91232.729255                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           11277                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3609                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                14886                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         22630                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12957                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              35587                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    243128000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    197129000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    440257000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        33907                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        16566                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            50473                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.667414                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.782144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.705070                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10743.614671                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 15214.092768                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12371.287268                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           59                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           45                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             104                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        22571                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12912                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         35483                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    459332496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    262858996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    722191492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.665674                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.779428                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.703010                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20350.560276                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20357.728934                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20353.168898                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          9723                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          3244                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              12967                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         9310                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5790                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            15100                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    127786999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     48196000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    175982999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        19033                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9034                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          28067                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.489150                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.640912                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.537998                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13725.778625                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  8324.006908                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11654.503245                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           44                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            50                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         9266                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5784                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        15050                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    187711426                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    117147978                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    304859404                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.486839                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.640248                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.536217                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20258.086121                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20253.799793                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20256.438804                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           186262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           201544                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                387806                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1540862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1428859                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2969721                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 151575499149                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 137821975783                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  289397474932                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1727124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1630403                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3357527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.892155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.876384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.884497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98370.586820                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96455.966462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97449.381586                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        44427                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        39960                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            84387                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1496435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1388899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2885334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 133882194196                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 121543132575                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 255425326771                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.866432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.851875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.859363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89467.430390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87510.418378                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88525.393168                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        955349                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1116218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2071567                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2420757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3529090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5949847                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 216572331695                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 306266714645                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 522839046340                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3376106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4645308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8021414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.717026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.759711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.741745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89464.713598                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86783.480910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87874.368255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        23609                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        30505                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         54114                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2397148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3498585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5895733                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 190938577255                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 269205620721                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 460144197976                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.710033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.753144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.734999                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79652.394118                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76947.000208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78046.987198                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1610171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1603400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3213571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11956065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11505826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23461891                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1254632177168                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1207984722415                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2462616899583                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13566236                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13109226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26675462                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.881310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.877689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.879531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104936.881588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104988.961454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104962.421809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       123230                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       123117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       246347                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11832835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11382709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     23215544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1128776449447                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1086680073203                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2215456522650                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.872227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.868298                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.870296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95393.576387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95467.614362                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95429.877613                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3387                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1311                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4698                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         5769                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6331                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           12100                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9296496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     11961495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     21257991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         9156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         7642                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         16798                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.630079                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.828448                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.720324                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1611.457098                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1889.353183                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1756.858760                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          170                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          186                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          356                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         5599                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         6145                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        11744                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    108836468                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    120111975                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    228948443                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.611512                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.804109                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.699131                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19438.554742                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19546.293735                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19494.928730                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998388                       # Cycle average of tags in use
system.l2.tags.total_refs                    79940998                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  63735044                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.254271                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.564586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.965474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.037859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        6.488123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       11.211162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.731184                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.383822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.188092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.101377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.175174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.089550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999975                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 651652580                       # Number of tag accesses
system.l2.tags.data_accesses                651652580                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     153417472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     853232256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     223909440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     817629120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    439728640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2487916928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    153417472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    223909440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     377326912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    480385856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       480385856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2397148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13331754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3498585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12775455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6870760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            38873702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7506029                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7506029                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        155038349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        862246774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        226275074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        826267485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    444374434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2514202117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    155038349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    226275074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        381313423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      485461199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            485461199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      485461199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       155038349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       862246774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       226275074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       826267485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    444374434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2999663316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7338454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2397132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12998099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3498571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12447424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6852637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000307331750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       452795                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       452795                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            67302345                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6908882                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    38873703                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7506029                       # Number of write requests accepted
system.mem_ctrls.readBursts                  38873703                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7506029                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 679840                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                167575                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1133902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            948224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1885890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1340721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1138960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3669468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4596804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3997167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3350855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3483309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3103138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3900859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1687811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1770892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1138040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1047823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            467637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            377775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            585387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            254692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            636973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            692271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            440670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            383622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            467497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           445125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           629776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           562144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           402388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           347423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317811                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1305285099995                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               190969315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2021420031245                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34175.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52925.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21814754                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4546021                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              38873703                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7506029                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8502739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7338948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6190592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4918070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3423681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2210299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1413197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  966978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  693272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  551291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 484352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 551546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 308304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 217280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 165851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 123216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  82945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  42867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  32862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 212171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 346621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 420328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 455039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 470476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 478317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 484792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 486590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 488122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 494360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 480304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 475523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 470157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 466489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 463862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 465017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  32231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     72                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19171551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.999738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.351211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   185.491900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11487266     59.92%     59.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4710872     24.57%     84.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1201782      6.27%     90.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       612767      3.20%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       341733      1.78%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       212019      1.11%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       143863      0.75%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        95564      0.50%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       365685      1.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19171551                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       452795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      84.351302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.414136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.761266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         230993     51.01%     51.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       140831     31.10%     82.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        46434     10.25%     92.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        21610      4.77%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         7962      1.76%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         2692      0.59%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         1138      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          558      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          280      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          161      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           71      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           33      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           22      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        452795                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       452795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.207036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.192343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.731158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           411454     90.87%     90.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8378      1.85%     92.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20306      4.48%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8480      1.87%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2780      0.61%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              789      0.17%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              336      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              141      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               52      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               17      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        452795                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2444407232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                43509760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               469661760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2487916992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            480385856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2470.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       474.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2514.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    485.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  989545418500                       # Total gap between requests
system.mem_ctrls.avgGap                      21335.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    153416448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    831878336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    223908544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    796635136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    438568768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    469661760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 155037314.127410829067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 840667246.410370588303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 226274168.933563023806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 805051697.096810936928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 443202308.079037010670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 474623801.867402315140                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2397149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13331754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3498585                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12775455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6870760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7506029                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  91499124082                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 710345141158                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 124276444108                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 679258644509                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 416040677388                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24605406327055                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38169.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53282.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35521.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53169.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60552.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3278085.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          72774735600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38680696890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        139106670780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        18561202920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78113982960.001556                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     445240082640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5046384480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       797523756270.012573                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        805.949706                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9428466290                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33043140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 947073709710                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          64110152820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          34075339155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        133597511040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        19745584380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78113982960.001556                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     446953070580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3603868320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       780199509255.012573                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        788.442426                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5666210947                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33043140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 950835965053                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              32036                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16019                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10737004.057682                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   68258564.411557                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16019    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1721329500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16019                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   817549248000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 171996068000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15866614                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15866614                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15866614                       # number of overall hits
system.cpu1.icache.overall_hits::total       15866614                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4983909                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4983909                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4983909                       # number of overall misses
system.cpu1.icache.overall_misses::total      4983909                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 352616260022                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 352616260022                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 352616260022                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 352616260022                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20850523                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20850523                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20850523                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20850523                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.239030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.239030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.239030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.239030                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70750.942688                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70750.942688                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70750.942688                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70750.942688                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1056516                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             8485                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   124.515734                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4644516                       # number of writebacks
system.cpu1.icache.writebacks::total          4644516                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       338429                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       338429                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       338429                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       338429                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4645480                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4645480                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4645480                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4645480                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 326217067028                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 326217067028                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 326217067028                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 326217067028                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.222799                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.222799                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.222799                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.222799                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70222.467221                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70222.467221                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70222.467221                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70222.467221                       # average overall mshr miss latency
system.cpu1.icache.replacements               4644516                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15866614                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15866614                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4983909                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4983909                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 352616260022                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 352616260022                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20850523                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20850523                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.239030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.239030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70750.942688                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70750.942688                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       338429                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       338429                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4645480                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4645480                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 326217067028                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 326217067028                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.222799                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.222799                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70222.467221                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70222.467221                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988800                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20573967                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4645512                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.428784                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988800                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999650                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999650                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46346526                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46346526                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     67998799                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        67998799                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     67998799                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67998799                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     30798689                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      30798689                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     30798689                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30798689                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2548376278295                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2548376278295                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2548376278295                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2548376278295                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     98797488                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98797488                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     98797488                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98797488                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.311736                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.311736                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.311736                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.311736                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82743.011506                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82743.011506                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82743.011506                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82743.011506                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    339674292                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       119898                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5705294                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1745                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.536685                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.709456                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14796970                       # number of writebacks
system.cpu1.dcache.writebacks::total         14796970                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     15888702                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15888702                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     15888702                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15888702                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14909987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14909987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14909987                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14909987                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1391120245596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1391120245596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1391120245596                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1391120245596                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150915                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150915                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150915                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150915                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93301.237995                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93301.237995                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93301.237995                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93301.237995                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14796969                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     59706142                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59706142                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     26872492                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     26872492                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2272496125500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2272496125500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     86578634                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     86578634                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.310382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.310382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84565.887135                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84565.887135                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13646628                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13646628                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13225864                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13225864                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1248177324500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1248177324500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152761                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152761                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94373.972430                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94373.972430                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8292657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8292657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3926197                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3926197                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 275880152795                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 275880152795                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12218854                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12218854                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.321323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.321323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70266.507971                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70266.507971                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2242074                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2242074                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1684123                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1684123                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 142942921096                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 142942921096                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.137830                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.137830                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84876.770340                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84876.770340                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1102347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1102347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        90632                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        90632                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4559221000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4559221000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1192979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1192979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075971                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075971                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 50304.759908                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50304.759908                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        40755                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        40755                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        49877                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        49877                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2627321000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2627321000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.041809                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.041809                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 52676.002967                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52676.002967                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1096563                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1096563                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        46578                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        46578                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    380405500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    380405500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1143141                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1143141                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.040746                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.040746                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8167.063850                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8167.063850                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        46564                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        46564                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    335254500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    335254500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.040733                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.040733                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7199.864702                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7199.864702                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data     19326000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     19326000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data     17913000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     17913000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       123647                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         123647                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        57696                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        57696                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1316751981                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1316751981                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       181343                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       181343                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.318160                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.318160                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22822.240381                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22822.240381                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          369                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          369                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        57327                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        57327                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1251250981                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1251250981                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.316125                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.316125                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21826.556090                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21826.556090                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.835010                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           85414639                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14952364                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.712450                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.835010                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994844                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994844                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        217582237                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       217582237                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 989545316000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          35004278                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15711302                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29922724                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        56223895                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12076828                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          155864                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         95013                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         250877                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1698                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3413759                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3413760                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8021965                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26982314                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        16798                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        16798                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     10127880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46268235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13935304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     44633737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114965156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    432089280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1958695360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    594548736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1890340672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4875674048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        76344429                       # Total snoops (count)
system.tol2bus.snoopTraffic                 503767616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        114502146                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.289390                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493130                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               83515039     72.94%     72.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1               28838477     25.19%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2148537      1.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     93      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          114502146                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76550359348                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23270599998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5079047772                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22496301050                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6986254327                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10516                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
