INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'left_shift' is redefined [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sim_1/new/tb_alu.v:30]
WARNING: [VRFC 10-9157] macro 'right_shift' is redefined [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sim_1/new/tb_alu.v:31]
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sim_1/new/tb_alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux_tb
