Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec  9 15:44:21 2018
| Host         : DESKTOP-7MRF67A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.119        0.000                      0                   74        0.088        0.000                      0                   74        3.000        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK_Converter/inst/clkIn  {0.000 5.000}      10.000          100.000         
  clkOut_clkConverter     {0.000 20.000}     40.000          25.000          
  clkfbout_clkConverter   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_Converter/inst/clkIn                                                                                                                                                    3.000        0.000                       0                     1  
  clkOut_clkConverter          36.119        0.000                      0                   74        0.088        0.000                      0                   74       19.500        0.000                       0                    46  
  clkfbout_clkConverter                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_Converter/inst/clkIn
  To Clock:  CLK_Converter/inst/clkIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_Converter/inst/clkIn
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_Converter/inst/clkIn }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkOut_clkConverter
  To Clock:  clkOut_clkConverter

Setup :            0  Failing Endpoints,  Worst Slack       36.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.119ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.642ns (19.695%)  route 2.618ns (80.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.636     1.636    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  VGA_THING/vcount_reg[8]/Q
                         net (fo=6, routed)           1.746     3.901    VGA_THING/vcount_reg__0[8]
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.124     4.025 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.871     4.896    VGA_THING/clear
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.518    41.518    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[6]/C
                         clock pessimism              0.118    41.636    
                         clock uncertainty           -0.098    41.539    
    SLICE_X6Y49          FDRE (Setup_fdre_C_R)       -0.524    41.015    VGA_THING/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         41.015    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                 36.119    

Slack (MET) :             36.119ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.642ns (19.695%)  route 2.618ns (80.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.636     1.636    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  VGA_THING/vcount_reg[8]/Q
                         net (fo=6, routed)           1.746     3.901    VGA_THING/vcount_reg__0[8]
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.124     4.025 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.871     4.896    VGA_THING/clear
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.518    41.518    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[7]/C
                         clock pessimism              0.118    41.636    
                         clock uncertainty           -0.098    41.539    
    SLICE_X6Y49          FDRE (Setup_fdre_C_R)       -0.524    41.015    VGA_THING/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         41.015    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                 36.119    

Slack (MET) :             36.119ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.642ns (19.695%)  route 2.618ns (80.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.636     1.636    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  VGA_THING/vcount_reg[8]/Q
                         net (fo=6, routed)           1.746     3.901    VGA_THING/vcount_reg__0[8]
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.124     4.025 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.871     4.896    VGA_THING/clear
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.518    41.518    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[8]/C
                         clock pessimism              0.118    41.636    
                         clock uncertainty           -0.098    41.539    
    SLICE_X6Y49          FDRE (Setup_fdre_C_R)       -0.524    41.015    VGA_THING/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         41.015    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                 36.119    

Slack (MET) :             36.119ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.642ns (19.695%)  route 2.618ns (80.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.636     1.636    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  VGA_THING/vcount_reg[8]/Q
                         net (fo=6, routed)           1.746     3.901    VGA_THING/vcount_reg__0[8]
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.124     4.025 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.871     4.896    VGA_THING/clear
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.518    41.518    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[9]/C
                         clock pessimism              0.118    41.636    
                         clock uncertainty           -0.098    41.539    
    SLICE_X6Y49          FDRE (Setup_fdre_C_R)       -0.524    41.015    VGA_THING/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         41.015    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                 36.119    

Slack (MET) :             36.138ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/greenOut_reg/CE
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.196ns (34.606%)  route 2.260ns (65.394%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.624     1.624    VGA_THING/CLK
    SLICE_X7Y50          FDRE                                         r  VGA_THING/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     2.043 f  VGA_THING/vcount_reg[3]/Q
                         net (fo=7, routed)           0.869     2.912    VGA_THING/vcount_reg__0[3]
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.326     3.238 r  VGA_THING/vcount[9]_i_4/O
                         net (fo=5, routed)           0.756     3.994    VGA_THING/vcount[9]_i_4_n_0
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.327     4.321 r  VGA_THING/redOut_i_3/O
                         net (fo=1, routed)           0.445     4.766    VGA_THING/redOut_i_3_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I5_O)        0.124     4.890 r  VGA_THING/redOut_i_1/O
                         net (fo=2, routed)           0.190     5.080    VGA_THING/redOut_i_1_n_0
    SLICE_X1Y49          FDRE                                         r  VGA_THING/greenOut_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.520    41.520    VGA_THING/CLK
    SLICE_X1Y49          FDRE                                         r  VGA_THING/greenOut_reg/C
                         clock pessimism              0.000    41.520    
                         clock uncertainty           -0.098    41.423    
    SLICE_X1Y49          FDRE (Setup_fdre_C_CE)      -0.205    41.218    VGA_THING/greenOut_reg
  -------------------------------------------------------------------
                         required time                         41.218    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 36.138    

Slack (MET) :             36.138ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/redOut_reg/CE
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.196ns (34.606%)  route 2.260ns (65.394%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.624     1.624    VGA_THING/CLK
    SLICE_X7Y50          FDRE                                         r  VGA_THING/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     2.043 f  VGA_THING/vcount_reg[3]/Q
                         net (fo=7, routed)           0.869     2.912    VGA_THING/vcount_reg__0[3]
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.326     3.238 r  VGA_THING/vcount[9]_i_4/O
                         net (fo=5, routed)           0.756     3.994    VGA_THING/vcount[9]_i_4_n_0
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.327     4.321 r  VGA_THING/redOut_i_3/O
                         net (fo=1, routed)           0.445     4.766    VGA_THING/redOut_i_3_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I5_O)        0.124     4.890 r  VGA_THING/redOut_i_1/O
                         net (fo=2, routed)           0.190     5.080    VGA_THING/redOut_i_1_n_0
    SLICE_X1Y49          FDRE                                         r  VGA_THING/redOut_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.520    41.520    VGA_THING/CLK
    SLICE_X1Y49          FDRE                                         r  VGA_THING/redOut_reg/C
                         clock pessimism              0.000    41.520    
                         clock uncertainty           -0.098    41.423    
    SLICE_X1Y49          FDRE (Setup_fdre_C_CE)      -0.205    41.218    VGA_THING/redOut_reg
  -------------------------------------------------------------------
                         required time                         41.218    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 36.138    

Slack (MET) :             36.140ns  (required time - arrival time)
  Source:                 VGA_THING/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.842ns (25.257%)  route 2.492ns (74.743%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  VGA_THING/hcount_reg[3]/Q
                         net (fo=6, routed)           0.981     3.027    VGA_THING/hcount_reg__0[3]
    SLICE_X0Y50          LUT6 (Prop_lut6_I3_O)        0.299     3.326 r  VGA_THING/hcount[9]_i_3/O
                         net (fo=1, routed)           0.563     3.889    VGA_THING/hcount[9]_i_3_n_0
    SLICE_X0Y49          LUT5 (Prop_lut5_I4_O)        0.124     4.013 r  VGA_THING/hcount[9]_i_1/O
                         net (fo=20, routed)          0.948     4.961    VGA_THING/sel
    SLICE_X3Y50          FDRE                                         r  VGA_THING/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.510    41.510    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/hcount_reg[2]/C
                         clock pessimism              0.117    41.627    
                         clock uncertainty           -0.098    41.529    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    41.100    VGA_THING/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         41.100    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                 36.140    

Slack (MET) :             36.140ns  (required time - arrival time)
  Source:                 VGA_THING/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.842ns (25.257%)  route 2.492ns (74.743%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.419     2.046 f  VGA_THING/hcount_reg[3]/Q
                         net (fo=6, routed)           0.981     3.027    VGA_THING/hcount_reg__0[3]
    SLICE_X0Y50          LUT6 (Prop_lut6_I3_O)        0.299     3.326 r  VGA_THING/hcount[9]_i_3/O
                         net (fo=1, routed)           0.563     3.889    VGA_THING/hcount[9]_i_3_n_0
    SLICE_X0Y49          LUT5 (Prop_lut5_I4_O)        0.124     4.013 r  VGA_THING/hcount[9]_i_1/O
                         net (fo=20, routed)          0.948     4.961    VGA_THING/sel
    SLICE_X3Y50          FDRE                                         r  VGA_THING/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.510    41.510    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/hcount_reg[3]/C
                         clock pessimism              0.117    41.627    
                         clock uncertainty           -0.098    41.529    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    41.100    VGA_THING/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         41.100    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                 36.140    

Slack (MET) :             36.240ns  (required time - arrival time)
  Source:                 VGA_THING/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 1.101ns (33.688%)  route 2.167ns (66.312%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.639     1.639    VGA_THING/CLK
    SLICE_X0Y49          FDRE                                         r  VGA_THING/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.419     2.058 f  VGA_THING/hcount_reg[1]/Q
                         net (fo=8, routed)           1.187     3.245    VGA_THING/hcount_reg__0[1]
    SLICE_X0Y50          LUT5 (Prop_lut5_I1_O)        0.327     3.572 r  VGA_THING/hcount[9]_i_4/O
                         net (fo=4, routed)           0.457     4.029    VGA_THING/hcount[9]_i_4_n_0
    SLICE_X0Y50          LUT3 (Prop_lut3_I1_O)        0.355     4.384 r  VGA_THING/hcount[6]_i_1/O
                         net (fo=1, routed)           0.524     4.908    VGA_THING/plusOp[6]
    SLICE_X0Y50          FDRE                                         r  VGA_THING/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.510    41.510    VGA_THING/CLK
    SLICE_X0Y50          FDRE                                         r  VGA_THING/hcount_reg[6]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.098    41.412    
    SLICE_X0Y50          FDRE (Setup_fdre_C_D)       -0.265    41.147    VGA_THING/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         41.147    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                 36.240    

Slack (MET) :             36.263ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.642ns (21.498%)  route 2.344ns (78.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.636     1.636    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  VGA_THING/vcount_reg[8]/Q
                         net (fo=6, routed)           1.746     3.901    VGA_THING/vcount_reg__0[8]
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.124     4.025 r  VGA_THING/vcount[9]_i_1/O
                         net (fo=10, routed)          0.598     4.623    VGA_THING/clear
    SLICE_X6Y50          FDRE                                         r  VGA_THING/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          1.508    41.508    VGA_THING/CLK
    SLICE_X6Y50          FDRE                                         r  VGA_THING/vcount_reg[4]/C
                         clock pessimism              0.000    41.508    
                         clock uncertainty           -0.098    41.410    
    SLICE_X6Y50          FDRE (Setup_fdre_C_R)       -0.524    40.886    VGA_THING/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         40.886    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 36.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hCountOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.046%)  route 0.227ns (63.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.596     0.596    VGA_THING/CLK
    SLICE_X0Y49          FDRE                                         r  VGA_THING/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.128     0.724 r  VGA_THING/hcount_reg[1]/Q
                         net (fo=8, routed)           0.227     0.951    VGA_THING/hcount_reg__0[1]
    SLICE_X2Y50          FDRE                                         r  VGA_THING/hCountOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X2Y50          FDRE                                         r  VGA_THING/hCountOut_reg[1]/C
                         clock pessimism              0.000     0.864    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)        -0.002     0.863    VGA_THING/hCountOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.477%)  route 0.262ns (58.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.596     0.596    VGA_THING/CLK
    SLICE_X0Y49          FDRE                                         r  VGA_THING/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  VGA_THING/hcount_reg[0]/Q
                         net (fo=9, routed)           0.262     0.999    VGA_THING/hcount_reg__0[0]
    SLICE_X0Y50          LUT5 (Prop_lut5_I2_O)        0.045     1.044 r  VGA_THING/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.044    VGA_THING/plusOp[4]
    SLICE_X0Y50          FDRE                                         r  VGA_THING/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X0Y50          FDRE                                         r  VGA_THING/hcount_reg[4]/C
                         clock pessimism              0.000     0.864    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.091     0.956    VGA_THING/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.224ns (45.455%)  route 0.269ns (54.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.596     0.596    VGA_THING/CLK
    SLICE_X0Y49          FDRE                                         r  VGA_THING/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.128     0.724 r  VGA_THING/hcount_reg[1]/Q
                         net (fo=8, routed)           0.269     0.992    VGA_THING/hcount_reg__0[1]
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.096     1.088 r  VGA_THING/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.088    VGA_THING/plusOp[3]
    SLICE_X3Y50          FDRE                                         r  VGA_THING/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/hcount_reg[3]/C
                         clock pessimism              0.000     0.864    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.107     0.971    VGA_THING/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.227ns (45.785%)  route 0.269ns (54.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.596     0.596    VGA_THING/CLK
    SLICE_X0Y49          FDRE                                         r  VGA_THING/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.128     0.724 r  VGA_THING/hcount_reg[1]/Q
                         net (fo=8, routed)           0.269     0.992    VGA_THING/hcount_reg__0[1]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.099     1.091 r  VGA_THING/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.091    VGA_THING/plusOp[2]
    SLICE_X3Y50          FDRE                                         r  VGA_THING/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/hcount_reg[2]/C
                         clock pessimism              0.000     0.864    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     0.956    VGA_THING/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.592     0.592    VGA_THING/CLK
    SLICE_X7Y50          FDRE                                         r  VGA_THING/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  VGA_THING/vcount_reg[0]/Q
                         net (fo=9, routed)           0.123     0.855    VGA_THING/vcount_reg__0[0]
    SLICE_X6Y50          LUT6 (Prop_lut6_I2_O)        0.045     0.900 r  VGA_THING/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.900    VGA_THING/plusOp__0[5]
    SLICE_X6Y50          FDRE                                         r  VGA_THING/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.863     0.863    VGA_THING/CLK
    SLICE_X6Y50          FDRE                                         r  VGA_THING/vcount_reg[5]/C
                         clock pessimism             -0.258     0.605    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.120     0.725    VGA_THING/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.070%)  route 0.387ns (64.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.592     0.592    VGA_THING/CLK
    SLICE_X6Y50          FDRE                                         r  VGA_THING/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  VGA_THING/vcount_reg[5]/Q
                         net (fo=9, routed)           0.387     1.143    VGA_THING/vcount_reg__0[5]
    SLICE_X6Y49          LUT6 (Prop_lut6_I2_O)        0.045     1.188 r  VGA_THING/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     1.188    VGA_THING/plusOp__0[9]
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.865     0.865    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[9]/C
                         clock pessimism              0.000     0.865    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     0.986    VGA_THING/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vCountOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.441%)  route 0.150ns (51.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.592     0.592    VGA_THING/CLK
    SLICE_X7Y50          FDRE                                         r  VGA_THING/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  VGA_THING/vcount_reg[2]/Q
                         net (fo=8, routed)           0.150     0.883    VGA_THING/vcount_reg__0[2]
    SLICE_X4Y50          FDRE                                         r  VGA_THING/vCountOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.863     0.863    VGA_THING/CLK
    SLICE_X4Y50          FDRE                                         r  VGA_THING/vCountOut_reg[2]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.070     0.678    VGA_THING/vCountOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hCountOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.582%)  route 0.143ns (50.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X3Y50          FDRE                                         r  VGA_THING/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_THING/hcount_reg[2]/Q
                         net (fo=7, routed)           0.143     0.878    VGA_THING/hcount_reg__0[2]
    SLICE_X2Y50          FDRE                                         r  VGA_THING/hCountOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X2Y50          FDRE                                         r  VGA_THING/hCountOut_reg[2]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.063     0.670    VGA_THING/hCountOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X1Y52          FDRE                                         r  VGA_THING/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_THING/hcount_reg[7]/Q
                         net (fo=7, routed)           0.179     0.914    VGA_THING/hcount_reg__0[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I0_O)        0.042     0.956 r  VGA_THING/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.956    VGA_THING/plusOp[8]
    SLICE_X1Y52          FDRE                                         r  VGA_THING/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X1Y52          FDRE                                         r  VGA_THING/hcount_reg[8]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.107     0.701    VGA_THING/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  VGA_THING/vcount_reg[8]/Q
                         net (fo=6, routed)           0.187     0.945    VGA_THING/vcount_reg__0[8]
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.043     0.988 r  VGA_THING/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.988    VGA_THING/plusOp__0[8]
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=44, routed)          0.865     0.865    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[8]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.133     0.727    VGA_THING/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkOut_clkConverter
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_Converter/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    CLK_Converter/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y49      VGA_THING/redOut_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y50      VGA_THING/vCountOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y50      VGA_THING/vCountOut_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y50      VGA_THING/vCountOut_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y50      VGA_THING/vCountOut_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y50      VGA_THING/vCountOut_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y50      VGA_THING/vCountOut_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y50      VGA_THING/vCountOut_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y50      VGA_THING/vCountOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y50      VGA_THING/vCountOut_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y50      VGA_THING/vCountOut_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y50      VGA_THING/vCountOut_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y50      VGA_THING/vCountOut_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y50      VGA_THING/vCountOut_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y50      VGA_THING/vCountOut_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y50      VGA_THING/vCountOut_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y51      VGA_THING/vCountOut_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y51      VGA_THING/vCountOut_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y49      VGA_THING/redOut_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y49      VGA_THING/redOut_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y50      VGA_THING/vCountOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y50      VGA_THING/vCountOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y50      VGA_THING/vCountOut_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y50      VGA_THING/vCountOut_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y50      VGA_THING/vCountOut_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y50      VGA_THING/vCountOut_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y50      VGA_THING/vCountOut_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y50      VGA_THING/vCountOut_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkConverter
  To Clock:  clkfbout_clkConverter

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkConverter
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_Converter/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT



