{
  "analysis_summary": {
    "description": "Complete list of all 524 peripheral accesses in chronological order",
    "total_accesses": 430,
    "board_init_accesses": 124,
    "xspi_init_accesses": 306
  },
  "all_peripheral_accesses": [
    {
      "global_step": 1,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL4",
      "address": "0x40001020",
      "source_file": "fsl_clock.c",
      "line_number": 57,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 2,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x4",
      "address": "0x40001004",
      "source_file": "fsl_clock.c",
      "line_number": 58,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 3,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL5",
      "address": "0x40001024",
      "source_file": "fsl_clock.c",
      "line_number": 63,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 4,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x8",
      "address": "0x40001008",
      "source_file": "fsl_clock.c",
      "line_number": 64,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 5,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "REG_0x40",
      "address": "0x40001028",
      "source_file": "fsl_clock.c",
      "line_number": 69,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 6,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x12",
      "address": "0x4000100C",
      "source_file": "fsl_clock.c",
      "line_number": 70,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 7,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "REG_0x44",
      "address": "0x4000102C",
      "source_file": "fsl_clock.c",
      "line_number": 75,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 8,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL0",
      "address": "0x40001010",
      "source_file": "fsl_clock.c",
      "line_number": 76,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 9,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "REG_0x48",
      "address": "0x40001030",
      "source_file": "fsl_clock.c",
      "line_number": 81,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 10,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL1",
      "address": "0x40001014",
      "source_file": "fsl_clock.c",
      "line_number": 82,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 11,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "REG_0x52",
      "address": "0x40001034",
      "source_file": "fsl_clock.c",
      "line_number": 87,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 12,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL2",
      "address": "0x40001018",
      "source_file": "fsl_clock.c",
      "line_number": 88,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 13,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "REG_0x4",
      "address": "0x40002004",
      "source_file": "fsl_clock.c",
      "line_number": 111,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 14,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 112,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 15,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x88",
      "address": "0x40001058",
      "source_file": "fsl_clock.c",
      "line_number": 117,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 16,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "REG_0x88",
      "address": "0x40001058",
      "source_file": "fsl_clock.c",
      "line_number": 117,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 17,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableClock",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x88",
      "address": "0x40001058",
      "source_file": "fsl_clock.c",
      "line_number": 118,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 18,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_AttachClk",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 317,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 19,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_AttachClk",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 317,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 20,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_AttachClk",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 321,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 21,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_AttachClk",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 321,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 22,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_SetClkDiv",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 376,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 23,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_SetClkDiv",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 376,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 24,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_SetClkDiv",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 381,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 25,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_SetClkDiv",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 381,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 26,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_SetClkDiv",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 385,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 27,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_SetClkDiv",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 387,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 28,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroClkOutput",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x96",
      "address": "0x40001060",
      "source_file": "fsl_clock.c",
      "line_number": 685,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 29,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroClkOutput",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x96",
      "address": "0x40001060",
      "source_file": "fsl_clock.c",
      "line_number": 691,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 30,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroClkOutput",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 707,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 31,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroClkOutput",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 707,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 32,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroClkOutput",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 708,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 33,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroAutoTuning",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 743,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 34,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroAutoTuning",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 750,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 35,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroAutoTuning",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 756,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 36,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroAutoTuning",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 760,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 37,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroAutoTuning",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 765,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 38,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroAutoTuning",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 769,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 39,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroAutoTuning",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 772,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 40,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroAutoTuning",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 783,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 41,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroClkFreqCloseLoop",
      "operation": "write",
      "peripheral": "CLKCTL1",
      "register": "REG_0x24",
      "address": "0x40003018",
      "source_file": "fsl_clock.c",
      "line_number": 819,
      "purpose": "Enable CLKCTL1 functionality"
    },
    {
      "global_step": 42,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFroClkFreqCloseLoop",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 845,
      "purpose": "Enable SYSCON0 functionality"
    },
    {
      "global_step": 43,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_ConfigFroTrim",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 807,
      "purpose": "Configure SYSCON0 settings"
    },
    {
      "global_step": 44,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_ConfigFroTrim",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 807,
      "purpose": "Configure SYSCON0 settings"
    },
    {
      "global_step": 45,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_InitMainPll",
      "operation": "write",
      "peripheral": "CLKCTL1",
      "register": "PSCCTL4",
      "address": "0x40003010",
      "source_file": "fsl_clock.c",
      "line_number": 876,
      "purpose": "Initialize CLKCTL1 controller"
    },
    {
      "global_step": 46,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_InitMainPll",
      "operation": "write",
      "peripheral": "CLKCTL1",
      "register": "REG_0x24",
      "address": "0x40003018",
      "source_file": "fsl_clock.c",
      "line_number": 891,
      "purpose": "Initialize CLKCTL1 controller"
    },
    {
      "global_step": 47,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_InitAudioPll",
      "operation": "write",
      "peripheral": "CLKCTL1",
      "register": "PSCCTL4",
      "address": "0x40003010",
      "source_file": "fsl_clock.c",
      "line_number": 950,
      "purpose": "Initialize CLKCTL1 controller"
    },
    {
      "global_step": 48,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_InitAudioPll",
      "operation": "write",
      "peripheral": "CLKCTL1",
      "register": "REG_0x24",
      "address": "0x40003018",
      "source_file": "fsl_clock.c",
      "line_number": 966,
      "purpose": "Initialize CLKCTL1 controller"
    },
    {
      "global_step": 49,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFro0ClkForDomain",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x96",
      "address": "0x40001060",
      "source_file": "fsl_clock.c",
      "line_number": 1133,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 50,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_EnableFro0ClkForDomain",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "REG_0x104",
      "address": "0x40001068",
      "source_file": "fsl_clock.c",
      "line_number": 1141,
      "purpose": "Enable CLKCTL0 functionality"
    },
    {
      "global_step": 51,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_DisableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "REG_0x60",
      "address": "0x4000103C",
      "source_file": "fsl_clock.c",
      "line_number": 204,
      "purpose": "Disable CLKCTL0 functionality"
    },
    {
      "global_step": 52,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_DisableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL0_SET",
      "address": "0x40001040",
      "source_file": "fsl_clock.c",
      "line_number": 207,
      "purpose": "Disable CLKCTL0 functionality"
    },
    {
      "global_step": 53,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_DisableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL1_SET",
      "address": "0x40001044",
      "source_file": "fsl_clock.c",
      "line_number": 210,
      "purpose": "Disable CLKCTL0 functionality"
    },
    {
      "global_step": 54,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_DisableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL2_SET",
      "address": "0x40001048",
      "source_file": "fsl_clock.c",
      "line_number": 213,
      "purpose": "Disable CLKCTL0 functionality"
    },
    {
      "global_step": 55,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_DisableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL3_SET",
      "address": "0x4000104C",
      "source_file": "fsl_clock.c",
      "line_number": 216,
      "purpose": "Disable CLKCTL0 functionality"
    },
    {
      "global_step": 56,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_DisableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL4_SET",
      "address": "0x40001050",
      "source_file": "fsl_clock.c",
      "line_number": 219,
      "purpose": "Disable CLKCTL0 functionality"
    },
    {
      "global_step": 57,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_DisableClock",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "REG_0x8",
      "address": "0x40002008",
      "source_file": "fsl_clock.c",
      "line_number": 231,
      "purpose": "Disable SYSCON0 functionality"
    },
    {
      "global_step": 58,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_DisableClock",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x88",
      "address": "0x40001058",
      "source_file": "fsl_clock.c",
      "line_number": 234,
      "purpose": "Disable CLKCTL0 functionality"
    },
    {
      "global_step": 59,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_DisableClock",
      "operation": "write",
      "peripheral": "CLKCTL0",
      "register": "REG_0x88",
      "address": "0x40001058",
      "source_file": "fsl_clock.c",
      "line_number": 234,
      "purpose": "Disable CLKCTL0 functionality"
    },
    {
      "global_step": 60,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetComputeMainClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x136",
      "address": "0x40001088",
      "source_file": "fsl_clock.c",
      "line_number": 1307,
      "purpose": "Access REG_0x136 register"
    },
    {
      "global_step": 61,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetComputeMainClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL0_CLR",
      "address": "0x40001070",
      "source_file": "fsl_clock.c",
      "line_number": 1330,
      "purpose": "Access PSCCTL0_CLR register"
    },
    {
      "global_step": 62,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetClockOutClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x332",
      "address": "0x4000114C",
      "source_file": "fsl_clock.c",
      "line_number": 2300,
      "purpose": "Access REG_0x332 register"
    },
    {
      "global_step": 63,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetClockOutClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x332",
      "address": "0x4000114C",
      "source_file": "fsl_clock.c",
      "line_number": 2302,
      "purpose": "Access REG_0x332 register"
    },
    {
      "global_step": 64,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetClockOutClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x336",
      "address": "0x40001150",
      "source_file": "fsl_clock.c",
      "line_number": 2326,
      "purpose": "Access REG_0x336 register"
    },
    {
      "global_step": 65,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetWdtClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x232",
      "address": "0x400010E8",
      "source_file": "fsl_clock.c",
      "line_number": 2067,
      "purpose": "Access REG_0x232 register"
    },
    {
      "global_step": 66,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetWdtClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x232",
      "address": "0x400010E8",
      "source_file": "fsl_clock.c",
      "line_number": 2069,
      "purpose": "Access REG_0x232 register"
    },
    {
      "global_step": 67,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetWdtClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x240",
      "address": "0x400010F0",
      "source_file": "fsl_clock.c",
      "line_number": 2082,
      "purpose": "Access REG_0x240 register"
    },
    {
      "global_step": 68,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetWdtClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x240",
      "address": "0x400010F0",
      "source_file": "fsl_clock.c",
      "line_number": 2084,
      "purpose": "Access REG_0x240 register"
    },
    {
      "global_step": 69,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetXspiClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x184",
      "address": "0x400010B8",
      "source_file": "fsl_clock.c",
      "line_number": 1909,
      "purpose": "Access REG_0x184 register"
    },
    {
      "global_step": 70,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetXspiClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x184",
      "address": "0x400010B8",
      "source_file": "fsl_clock.c",
      "line_number": 1911,
      "purpose": "Access REG_0x184 register"
    },
    {
      "global_step": 71,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetXspiClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x188",
      "address": "0x400010BC",
      "source_file": "fsl_clock.c",
      "line_number": 1929,
      "purpose": "Access REG_0x188 register"
    },
    {
      "global_step": 72,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetXspiClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x196",
      "address": "0x400010C4",
      "source_file": "fsl_clock.c",
      "line_number": 1938,
      "purpose": "Access REG_0x196 register"
    },
    {
      "global_step": 73,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetXspiClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x196",
      "address": "0x400010C4",
      "source_file": "fsl_clock.c",
      "line_number": 1940,
      "purpose": "Access REG_0x196 register"
    },
    {
      "global_step": 74,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetXspiClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x200",
      "address": "0x400010C8",
      "source_file": "fsl_clock.c",
      "line_number": 1958,
      "purpose": "Access REG_0x200 register"
    },
    {
      "global_step": 75,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetSctClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x208",
      "address": "0x400010D0",
      "source_file": "fsl_clock.c",
      "line_number": 2009,
      "purpose": "Access REG_0x208 register"
    },
    {
      "global_step": 76,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetSctClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x208",
      "address": "0x400010D0",
      "source_file": "fsl_clock.c",
      "line_number": 2011,
      "purpose": "Access REG_0x208 register"
    },
    {
      "global_step": 77,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetSctClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x212",
      "address": "0x400010D4",
      "source_file": "fsl_clock.c",
      "line_number": 2030,
      "purpose": "Access REG_0x212 register"
    },
    {
      "global_step": 78,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetHifi4ClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x148",
      "address": "0x40001094",
      "source_file": "fsl_clock.c",
      "line_number": 1337,
      "purpose": "Access REG_0x148 register"
    },
    {
      "global_step": 79,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetHifi4ClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x148",
      "address": "0x40001094",
      "source_file": "fsl_clock.c",
      "line_number": 1339,
      "purpose": "Access REG_0x148 register"
    },
    {
      "global_step": 80,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetHifi4ClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x144",
      "address": "0x40001090",
      "source_file": "fsl_clock.c",
      "line_number": 1363,
      "purpose": "Access REG_0x144 register"
    },
    {
      "global_step": 81,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetLPFlexCommClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x262",
      "address": "0x40001106",
      "source_file": "fsl_clock.c",
      "line_number": 1697,
      "purpose": "Access REG_0x262 register"
    },
    {
      "global_step": 82,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetMclkInClkFreq",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.h",
      "line_number": 2355,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 83,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetSystickClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x248",
      "address": "0x400010F8",
      "source_file": "fsl_clock.c",
      "line_number": 2107,
      "purpose": "Access REG_0x248 register"
    },
    {
      "global_step": 84,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetSystickClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x248",
      "address": "0x400010F8",
      "source_file": "fsl_clock.c",
      "line_number": 2109,
      "purpose": "Access REG_0x248 register"
    },
    {
      "global_step": 85,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetSystickClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x252",
      "address": "0x400010FC",
      "source_file": "fsl_clock.c",
      "line_number": 2128,
      "purpose": "Access REG_0x252 register"
    },
    {
      "global_step": 86,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetI3cClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x308",
      "address": "0x40001134",
      "source_file": "fsl_clock.c",
      "line_number": 2168,
      "purpose": "Access REG_0x308 register"
    },
    {
      "global_step": 87,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetI3cClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x308",
      "address": "0x40001134",
      "source_file": "fsl_clock.c",
      "line_number": 2170,
      "purpose": "Access REG_0x308 register"
    },
    {
      "global_step": 88,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetI3cClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x324",
      "address": "0x40001144",
      "source_file": "fsl_clock.c",
      "line_number": 2194,
      "purpose": "Access REG_0x324 register"
    },
    {
      "global_step": 89,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_CalFroFreq",
      "operation": "read",
      "peripheral": "CLKCTL1",
      "register": "PSCCTL2",
      "address": "0x40003008",
      "source_file": "fsl_clock.c",
      "line_number": 599,
      "purpose": "Access PSCCTL2 register"
    },
    {
      "global_step": 90,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_CalFroFreq",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 605,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 91,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_CalFroFreq",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 607,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 92,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_CalFroFreq",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 609,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 93,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_CalFroFreq",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 611,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 94,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_CalFroFreq",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 612,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 95,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_CalFroFreq",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 613,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 96,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetFroFlags",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 666,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 97,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetXtalInClkFreq",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.h",
      "line_number": 2186,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 98,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_DisableFro",
      "operation": "write",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 858,
      "purpose": "Disable SYSCON0 functionality"
    },
    {
      "global_step": 99,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_DisableFro",
      "operation": "write",
      "peripheral": "CLKCTL1",
      "register": "PSCCTL4",
      "address": "0x40003010",
      "source_file": "fsl_clock.c",
      "line_number": 862,
      "purpose": "Disable CLKCTL1 functionality"
    },
    {
      "global_step": 100,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetOsc32KFreq",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 1090,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 101,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetComputeBaseClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL2_CLR",
      "address": "0x40001078",
      "source_file": "fsl_clock.c",
      "line_number": 1148,
      "purpose": "Access PSCCTL2_CLR register"
    },
    {
      "global_step": 102,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetComputeDspBaseClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL3_CLR",
      "address": "0x4000107C",
      "source_file": "fsl_clock.c",
      "line_number": 1176,
      "purpose": "Access PSCCTL3_CLR register"
    },
    {
      "global_step": 103,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetVdd2ComBaseClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "PSCCTL4_CLR",
      "address": "0x40001080",
      "source_file": "fsl_clock.c",
      "line_number": 1204,
      "purpose": "Access PSCCTL4_CLR register"
    },
    {
      "global_step": 104,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetComputeAudioClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x344",
      "address": "0x40001158",
      "source_file": "fsl_clock.c",
      "line_number": 1230,
      "purpose": "Access REG_0x344 register"
    },
    {
      "global_step": 105,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetSenseAudioClkFreq",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.c",
      "line_number": 1254,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 106,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetFCClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x260",
      "address": "0x40001104",
      "source_file": "fsl_clock.c",
      "line_number": 1267,
      "purpose": "Access REG_0x260 register"
    },
    {
      "global_step": 107,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetFCClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x260",
      "address": "0x40001104",
      "source_file": "fsl_clock.c",
      "line_number": 1268,
      "purpose": "Access REG_0x260 register"
    },
    {
      "global_step": 108,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetFCClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x261",
      "address": "0x40001105",
      "source_file": "fsl_clock.c",
      "line_number": 1269,
      "purpose": "Access REG_0x261 register"
    },
    {
      "global_step": 109,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetSysOscFreq",
      "operation": "read",
      "peripheral": "SYSCON0",
      "register": "AHBMATPRIO",
      "address": "0x40002000",
      "source_file": "fsl_clock.h",
      "line_number": 2347,
      "purpose": "Access AHBMATPRIO register"
    },
    {
      "global_step": 110,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetUtickClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x220",
      "address": "0x400010DC",
      "source_file": "fsl_clock.c",
      "line_number": 2037,
      "purpose": "Access REG_0x220 register"
    },
    {
      "global_step": 111,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetUtickClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x220",
      "address": "0x400010DC",
      "source_file": "fsl_clock.c",
      "line_number": 2039,
      "purpose": "Access REG_0x220 register"
    },
    {
      "global_step": 112,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetUtickClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x224",
      "address": "0x400010E0",
      "source_file": "fsl_clock.c",
      "line_number": 2058,
      "purpose": "Access REG_0x224 register"
    },
    {
      "global_step": 113,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetCTimerClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x288",
      "address": "0x40001120",
      "source_file": "fsl_clock.c",
      "line_number": 2135,
      "purpose": "Access REG_0x288 register"
    },
    {
      "global_step": 114,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetCTimerClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x288",
      "address": "0x40001120",
      "source_file": "fsl_clock.c",
      "line_number": 2137,
      "purpose": "Access REG_0x288 register"
    },
    {
      "global_step": 115,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetCTimerClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x280",
      "address": "0x40001118",
      "source_file": "fsl_clock.c",
      "line_number": 2161,
      "purpose": "Access REG_0x280 register"
    },
    {
      "global_step": 116,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetTrngClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x296",
      "address": "0x40001128",
      "source_file": "fsl_clock.c",
      "line_number": 2201,
      "purpose": "Access REG_0x296 register"
    },
    {
      "global_step": 117,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetTrngClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x296",
      "address": "0x40001128",
      "source_file": "fsl_clock.c",
      "line_number": 2203,
      "purpose": "Access REG_0x296 register"
    },
    {
      "global_step": 118,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetTrngClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x300",
      "address": "0x4000112C",
      "source_file": "fsl_clock.c",
      "line_number": 2227,
      "purpose": "Access REG_0x300 register"
    },
    {
      "global_step": 119,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetTpiuClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x172",
      "address": "0x400010AC",
      "source_file": "fsl_clock.c",
      "line_number": 2234,
      "purpose": "Access REG_0x172 register"
    },
    {
      "global_step": 120,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetTpiuClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x172",
      "address": "0x400010AC",
      "source_file": "fsl_clock.c",
      "line_number": 2236,
      "purpose": "Access REG_0x172 register"
    },
    {
      "global_step": 121,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetTpiuClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x176",
      "address": "0x400010B0",
      "source_file": "fsl_clock.c",
      "line_number": 2260,
      "purpose": "Access REG_0x176 register"
    },
    {
      "global_step": 122,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetSaiClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x268",
      "address": "0x4000110C",
      "source_file": "fsl_clock.c",
      "line_number": 2267,
      "purpose": "Access REG_0x268 register"
    },
    {
      "global_step": 123,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetSaiClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x268",
      "address": "0x4000110C",
      "source_file": "fsl_clock.c",
      "line_number": 2269,
      "purpose": "Access REG_0x268 register"
    },
    {
      "global_step": 124,
      "function_group": "BOARD_InitHardware",
      "function": "CLOCK_GetSaiClkFreq",
      "operation": "read",
      "peripheral": "CLKCTL0",
      "register": "REG_0x272",
      "address": "0x40001110",
      "source_file": "fsl_clock.c",
      "line_number": 2293,
      "purpose": "Access REG_0x272 register"
    },
    {
      "global_step": 125,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Init",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 460,
      "purpose": "Initialize XSPI2 controller"
    },
    {
      "global_step": 126,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Init",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 463,
      "purpose": "Initialize XSPI2 controller"
    },
    {
      "global_step": 127,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Init",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 468,
      "purpose": "Initialize XSPI2 controller"
    },
    {
      "global_step": 128,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Init",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 468,
      "purpose": "Initialize XSPI2 controller"
    },
    {
      "global_step": 129,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateLUT",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 577,
      "purpose": "Module configuration"
    },
    {
      "global_step": 130,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateLUT",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 578,
      "purpose": "Module configuration"
    },
    {
      "global_step": 131,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateLUT",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 583,
      "purpose": "Module configuration"
    },
    {
      "global_step": 132,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateLUT",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 587,
      "purpose": "Module configuration"
    },
    {
      "global_step": 133,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateLUT",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 588,
      "purpose": "Module configuration"
    },
    {
      "global_step": 134,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 379,
      "purpose": "Module configuration"
    },
    {
      "global_step": 135,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 387,
      "purpose": "Module configuration"
    },
    {
      "global_step": 136,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 391,
      "purpose": "Module configuration"
    },
    {
      "global_step": 137,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 398,
      "purpose": "Module configuration"
    },
    {
      "global_step": 138,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 398,
      "purpose": "Module configuration"
    },
    {
      "global_step": 139,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 407,
      "purpose": "Module configuration"
    },
    {
      "global_step": 140,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 407,
      "purpose": "Module configuration"
    },
    {
      "global_step": 141,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 411,
      "purpose": "Module configuration"
    },
    {
      "global_step": 142,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 411,
      "purpose": "Module configuration"
    },
    {
      "global_step": 143,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 420,
      "purpose": "Module configuration"
    },
    {
      "global_step": 144,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 420,
      "purpose": "Module configuration"
    },
    {
      "global_step": 145,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 421,
      "purpose": "Module configuration"
    },
    {
      "global_step": 146,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAndClearError",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 421,
      "purpose": "Module configuration"
    },
    {
      "global_step": 147,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableModule",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1123,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 148,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableModule",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1123,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 149,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableModule",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1127,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 150,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableModule",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1127,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 151,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ClearAhbBuffer",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 2150,
      "purpose": "Module configuration"
    },
    {
      "global_step": 152,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ClearAhbBuffer",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 2150,
      "purpose": "Module configuration"
    },
    {
      "global_step": 153,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ClearAhbBuffer",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 2151,
      "purpose": "Module configuration"
    },
    {
      "global_step": 154,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ClearTxBuffer",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1650,
      "purpose": "Module configuration"
    },
    {
      "global_step": 155,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ClearTxBuffer",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1650,
      "purpose": "Module configuration"
    },
    {
      "global_step": 156,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ClearRxBuffer",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1702,
      "purpose": "Module configuration"
    },
    {
      "global_step": 157,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ClearRxBuffer",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1702,
      "purpose": "Module configuration"
    },
    {
      "global_step": 158,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableDozeMode",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1252,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 159,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableDozeMode",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1252,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 160,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableDozeMode",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1256,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 161,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableDozeMode",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1256,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 162,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbAccessConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2756,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 163,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbAccessConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2756,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 164,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbAccessConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2766,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 165,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbAccessConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2766,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 166,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_GetBusIdleStatus",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1565,
      "purpose": "Module configuration"
    },
    {
      "global_step": 167,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ResetSfmAndAhbDomain",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 606,
      "purpose": "Module configuration"
    },
    {
      "global_step": 168,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ResetSfmAndAhbDomain",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 606,
      "purpose": "Module configuration"
    },
    {
      "global_step": 169,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ResetSfmAndAhbDomain",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 613,
      "purpose": "Module configuration"
    },
    {
      "global_step": 170,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ResetSfmAndAhbDomain",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 613,
      "purpose": "Module configuration"
    },
    {
      "global_step": 171,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetHyperBusX16Mode",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 641,
      "purpose": "Module configuration"
    },
    {
      "global_step": 172,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetHyperBusX16Mode",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 641,
      "purpose": "Module configuration"
    },
    {
      "global_step": 173,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckModuleEnabled",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1141,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 174,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 679,
      "purpose": "Module configuration"
    },
    {
      "global_step": 175,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 679,
      "purpose": "Module configuration"
    },
    {
      "global_step": 176,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 680,
      "purpose": "Module configuration"
    },
    {
      "global_step": 177,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 680,
      "purpose": "Module configuration"
    },
    {
      "global_step": 178,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 681,
      "purpose": "Module configuration"
    },
    {
      "global_step": 179,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 681,
      "purpose": "Module configuration"
    },
    {
      "global_step": 180,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 699,
      "purpose": "Module configuration"
    },
    {
      "global_step": 181,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 699,
      "purpose": "Module configuration"
    },
    {
      "global_step": 182,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 703,
      "purpose": "Module configuration"
    },
    {
      "global_step": 183,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 703,
      "purpose": "Module configuration"
    },
    {
      "global_step": 184,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 705,
      "purpose": "Module configuration"
    },
    {
      "global_step": 185,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 705,
      "purpose": "Module configuration"
    },
    {
      "global_step": 186,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 709,
      "purpose": "Module configuration"
    },
    {
      "global_step": 187,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 709,
      "purpose": "Module configuration"
    },
    {
      "global_step": 188,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 711,
      "purpose": "Module configuration"
    },
    {
      "global_step": 189,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 714,
      "purpose": "Module configuration"
    },
    {
      "global_step": 190,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 714,
      "purpose": "Module configuration"
    },
    {
      "global_step": 191,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 742,
      "purpose": "Module configuration"
    },
    {
      "global_step": 192,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 742,
      "purpose": "Module configuration"
    },
    {
      "global_step": 193,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 746,
      "purpose": "Module configuration"
    },
    {
      "global_step": 194,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 746,
      "purpose": "Module configuration"
    },
    {
      "global_step": 195,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 748,
      "purpose": "Module configuration"
    },
    {
      "global_step": 196,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 748,
      "purpose": "Module configuration"
    },
    {
      "global_step": 197,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 752,
      "purpose": "Module configuration"
    },
    {
      "global_step": 198,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 752,
      "purpose": "Module configuration"
    },
    {
      "global_step": 199,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 753,
      "purpose": "Module configuration"
    },
    {
      "global_step": 200,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 753,
      "purpose": "Module configuration"
    },
    {
      "global_step": 201,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 754,
      "purpose": "Module configuration"
    },
    {
      "global_step": 202,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 754,
      "purpose": "Module configuration"
    },
    {
      "global_step": 203,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDllValue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 755,
      "purpose": "Module configuration"
    },
    {
      "global_step": 204,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDataLearningConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 791,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 205,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDataLearningConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 791,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 206,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDataLearningConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 795,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 207,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAhbReadAccessAsserted",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1578,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 208,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckIPAccessAsserted",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1895,
      "purpose": "Module configuration"
    },
    {
      "global_step": 209,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckAhbWriteAccessAsserted",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1591,
      "purpose": "Write data to XSPI2"
    },
    {
      "global_step": 210,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDeviceAddrMode",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 831,
      "purpose": "Module configuration"
    },
    {
      "global_step": 211,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDeviceAddrMode",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 830,
      "purpose": "Module configuration"
    },
    {
      "global_step": 212,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDeviceAddrMode",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 835,
      "purpose": "Module configuration"
    },
    {
      "global_step": 213,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDeviceAddrMode",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 835,
      "purpose": "Module configuration"
    },
    {
      "global_step": 214,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDeviceAddrMode",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 836,
      "purpose": "Module configuration"
    },
    {
      "global_step": 215,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateDeviceAddrMode",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 836,
      "purpose": "Module configuration"
    },
    {
      "global_step": 216,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 890,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 217,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 890,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 218,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 894,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 219,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 894,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 220,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 901,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 221,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 901,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 222,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 902,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 223,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 902,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 224,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 907,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 225,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 907,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 226,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 914,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 227,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 914,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 228,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 915,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 229,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 915,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 230,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 919,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 231,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 919,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 232,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 925,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 233,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 924,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 234,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 929,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 235,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 929,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 236,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 933,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 237,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 932,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 238,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 948,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 239,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 948,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 240,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 950,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 241,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 950,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 242,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 952,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 243,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 952,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 244,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 956,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 245,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 956,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 246,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 961,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 247,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 964,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 248,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 973,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 249,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 975,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 250,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 975,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 251,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 979,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 252,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 979,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 253,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 984,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 254,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetDeviceConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 984,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 255,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_GetPPWBFromPageSize",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 184,
      "purpose": "Module configuration"
    },
    {
      "global_step": 256,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableVariableLatency",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1230,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 257,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableVariableLatency",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1230,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 258,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableVariableLatency",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1234,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 259,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableVariableLatency",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1234,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 260,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetSFMStatusRegInfo",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2616,
      "purpose": "Module configuration"
    },
    {
      "global_step": 261,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetSFMStatusRegInfo",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2623,
      "purpose": "Module configuration"
    },
    {
      "global_step": 262,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetSFMStatusRegInfo",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2630,
      "purpose": "Module configuration"
    },
    {
      "global_step": 263,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateRxBufferWaterMark",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1035,
      "purpose": "Module configuration"
    },
    {
      "global_step": 264,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateTxBufferWaterMark",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1064,
      "purpose": "Module configuration"
    },
    {
      "global_step": 265,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateSFPConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1130,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 266,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateSFPConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1130,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 267,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateSFPConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1152,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 268,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateSFPConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1152,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 269,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateSFPConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1193,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 270,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateSFPConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1193,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 271,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateSFPArbitrationLockTimeoutCounter",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1239,
      "purpose": "Module configuration"
    },
    {
      "global_step": 272,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckGlobalConfigLocked",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1184,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 273,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateIPAccessTimeoutCounter",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1265,
      "purpose": "Module configuration"
    },
    {
      "global_step": 274,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_GetMdadErrorReason",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1284,
      "purpose": "Module configuration"
    },
    {
      "global_step": 275,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_GetMdadErrorReason",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1288,
      "purpose": "Module configuration"
    },
    {
      "global_step": 276,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_StartIpAccess",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1368,
      "purpose": "Module configuration"
    },
    {
      "global_step": 277,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_StartIpAccess",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1371,
      "purpose": "Module configuration"
    },
    {
      "global_step": 278,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_StartIpAccess",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1382,
      "purpose": "Module configuration"
    },
    {
      "global_step": 279,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_StartIpAccess",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1398,
      "purpose": "Module configuration"
    },
    {
      "global_step": 280,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ClearErrorStatusFlags",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1525,
      "purpose": "Module configuration"
    },
    {
      "global_step": 281,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckIpRequestGranted",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1553,
      "purpose": "Module configuration"
    },
    {
      "global_step": 282,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_StartIpAccessNonBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1441,
      "purpose": "Module configuration"
    },
    {
      "global_step": 283,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_StartIpAccessNonBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1445,
      "purpose": "Module configuration"
    },
    {
      "global_step": 284,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_StartIpAccessNonBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1478,
      "purpose": "Module configuration"
    },
    {
      "global_step": 285,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_StartIpAccessNonBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1483,
      "purpose": "Module configuration"
    },
    {
      "global_step": 286,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableInterrupts",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1417,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 287,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableInterrupts",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1417,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 288,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableInterrupts",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1418,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 289,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableInterrupts",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1418,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 290,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_DisableInterrupts",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1429,
      "purpose": "Disable XSPI2 functionality"
    },
    {
      "global_step": 291,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_DisableInterrupts",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1429,
      "purpose": "Disable XSPI2 functionality"
    },
    {
      "global_step": 292,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_DisableInterrupts",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1430,
      "purpose": "Disable XSPI2 functionality"
    },
    {
      "global_step": 293,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_DisableInterrupts",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1430,
      "purpose": "Disable XSPI2 functionality"
    },
    {
      "global_step": 294,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ClearIPAccessSeqPointer",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1905,
      "purpose": "Module configuration"
    },
    {
      "global_step": 295,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ClearIPAccessSeqPointer",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1905,
      "purpose": "Module configuration"
    },
    {
      "global_step": 296,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_WriteBlocking",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1546,
      "purpose": "Write data to XSPI2"
    },
    {
      "global_step": 297,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_WriteBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1550,
      "purpose": "Write data to XSPI2"
    },
    {
      "global_step": 298,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_WriteBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1561,
      "purpose": "Write data to XSPI2"
    },
    {
      "global_step": 299,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_WriteBlocking",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1564,
      "purpose": "Write data to XSPI2"
    },
    {
      "global_step": 300,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_WriteBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1581,
      "purpose": "Write data to XSPI2"
    },
    {
      "global_step": 301,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_WriteBlocking",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1584,
      "purpose": "Write data to XSPI2"
    },
    {
      "global_step": 302,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_WriteBlocking",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1591,
      "purpose": "Write data to XSPI2"
    },
    {
      "global_step": 303,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckTxBuffLockOpen",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1681,
      "purpose": "Module configuration"
    },
    {
      "global_step": 304,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ReadBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1615,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 305,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ReadBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1632,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 306,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ReadBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1632,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 307,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ReadBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1637,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 308,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ReadBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1639,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 309,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ReadBlocking",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1642,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 310,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ReadBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1657,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 311,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ReadBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1670,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 312,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ReadBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1685,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 313,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ReadBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1695,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 314,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CheckFSMValid",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1976,
      "purpose": "Module configuration"
    },
    {
      "global_step": 315,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_GetRxBufferAvailableBytesCount",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1779,
      "purpose": "Module configuration"
    },
    {
      "global_step": 316,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_GetRxBufferRemovedBytesCount",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1791,
      "purpose": "Module configuration"
    },
    {
      "global_step": 317,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_TriggerRxBufferPopEvent",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1732,
      "purpose": "Module configuration"
    },
    {
      "global_step": 318,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_TransferBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1734,
      "purpose": "Transfer data via XSPI2"
    },
    {
      "global_step": 319,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_TransferBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1740,
      "purpose": "Transfer data via XSPI2"
    },
    {
      "global_step": 320,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_TransferBlocking",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 1848,
      "purpose": "Transfer data via XSPI2"
    },
    {
      "global_step": 321,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ResetTgQueue",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1160,
      "purpose": "Module configuration"
    },
    {
      "global_step": 322,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ResetTgQueue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1160,
      "purpose": "Module configuration"
    },
    {
      "global_step": 323,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbAccessBoundary",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2050,
      "purpose": "Module configuration"
    },
    {
      "global_step": 324,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbAccessBoundary",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2050,
      "purpose": "Module configuration"
    },
    {
      "global_step": 325,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbReadDataSeqId",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2083,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 326,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbReadDataSeqId",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2083,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 327,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbWriteDataSeqId",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2115,
      "purpose": "Write data to XSPI2"
    },
    {
      "global_step": 328,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbWriteDataSeqId",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2115,
      "purpose": "Write data to XSPI2"
    },
    {
      "global_step": 329,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbBufferConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2173,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 330,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbBufferConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2179,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 331,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbBufferConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2179,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 332,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbBufferConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2184,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 333,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbBufferConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2184,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 334,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbBufferConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2190,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 335,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbBufferConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2190,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 336,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbBufferConfig",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2201,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 337,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbBufferConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2201,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 338,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbBufferConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2214,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 339,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateAhbBufferSize",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2664,
      "purpose": "Module configuration"
    },
    {
      "global_step": 340,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateAhbBufferSize",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2665,
      "purpose": "Module configuration"
    },
    {
      "global_step": 341,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateAhbBufferSize",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2666,
      "purpose": "Module configuration"
    },
    {
      "global_step": 342,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableAhbBufferPerfMonitor",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2705,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 343,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableAhbBufferPerfMonitor",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2712,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 344,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbAccessSplitSize",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2264,
      "purpose": "Module configuration"
    },
    {
      "global_step": 345,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbAccessSplitSize",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2264,
      "purpose": "Module configuration"
    },
    {
      "global_step": 346,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbAccessSplitSize",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2268,
      "purpose": "Module configuration"
    },
    {
      "global_step": 347,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbAccessSplitSize",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2268,
      "purpose": "Module configuration"
    },
    {
      "global_step": 348,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbAccessSplitSize",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2269,
      "purpose": "Module configuration"
    },
    {
      "global_step": 349,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbAccessSplitSize",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2269,
      "purpose": "Module configuration"
    },
    {
      "global_step": 350,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdateAhbHreadyTimeOutValue",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2300,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 351,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbErrorPayload",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2332,
      "purpose": "Module configuration"
    },
    {
      "global_step": 352,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbErrorPayload",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2333,
      "purpose": "Module configuration"
    },
    {
      "global_step": 353,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ReturnAhbReadErrorInfo",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2349,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 354,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ReturnAhbReadErrorInfo",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2350,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 355,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_GetAhbRequestSuspendInfo",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2366,
      "purpose": "Module configuration"
    },
    {
      "global_step": 356,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_GetAhbRequestSuspendInfo",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2382,
      "purpose": "Module configuration"
    },
    {
      "global_step": 357,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableAhbBufferWriteFlush",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2417,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 358,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableAhbBufferWriteFlush",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2417,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 359,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableAhbBufferWriteFlush",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2421,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 360,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableAhbBufferWriteFlush",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2421,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 361,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_BlockAccessAfterAhbWrite",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2472,
      "purpose": "Write data to XSPI2"
    },
    {
      "global_step": 362,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_BlockAccessAfterAhbWrite",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2476,
      "purpose": "Write data to XSPI2"
    },
    {
      "global_step": 363,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SelectPPWFlagClearPolicy",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2513,
      "purpose": "Module configuration"
    },
    {
      "global_step": 364,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SelectPPWFlagClearPolicy",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2513,
      "purpose": "Module configuration"
    },
    {
      "global_step": 365,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SelectPPWFlagClearPolicy",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2517,
      "purpose": "Module configuration"
    },
    {
      "global_step": 366,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SelectPPWFlagClearPolicy",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2517,
      "purpose": "Module configuration"
    },
    {
      "global_step": 367,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdatePageWaitTimeCounter",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2546,
      "purpose": "Module configuration"
    },
    {
      "global_step": 368,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_UpdatePageWaitTimeCounter",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2551,
      "purpose": "Module configuration"
    },
    {
      "global_step": 369,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbReadStatusRegSeqId",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2586,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 370,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_SetAhbReadStatusRegSeqId",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2586,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 371,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_GetAhbSubBufferStatus",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2690,
      "purpose": "Module configuration"
    },
    {
      "global_step": 372,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableAhbReadPrefetch",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 2470,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 373,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableAhbReadPrefetch",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 2470,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 374,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableAhbReadPrefetch",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 2474,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 375,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_EnableAhbReadPrefetch",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 2474,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 376,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CommonIRQHandler",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2805,
      "purpose": "Module configuration"
    },
    {
      "global_step": 377,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CommonIRQHandler",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2813,
      "purpose": "Module configuration"
    },
    {
      "global_step": 378,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CommonIRQHandler",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2842,
      "purpose": "Module configuration"
    },
    {
      "global_step": 379,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CommonIRQHandler",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2848,
      "purpose": "Module configuration"
    },
    {
      "global_step": 380,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CommonIRQHandler",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2863,
      "purpose": "Module configuration"
    },
    {
      "global_step": 381,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CommonIRQHandler",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2884,
      "purpose": "Module configuration"
    },
    {
      "global_step": 382,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CommonIRQHandler",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2896,
      "purpose": "Module configuration"
    },
    {
      "global_step": 383,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CommonIRQHandler",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2910,
      "purpose": "Module configuration"
    },
    {
      "global_step": 384,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_CommonIRQHandler",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 2918,
      "purpose": "Module configuration"
    },
    {
      "global_step": 385,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_EnableCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3000,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 386,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_EnableCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3006,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 387,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_EnableCache",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3006,
      "purpose": "Enable XSPI2 functionality"
    },
    {
      "global_step": 388,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_InvalidateCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3036,
      "purpose": "Module configuration"
    },
    {
      "global_step": 389,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_InvalidateCache",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3036,
      "purpose": "Module configuration"
    },
    {
      "global_step": 390,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_InvalidateCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3039,
      "purpose": "Module configuration"
    },
    {
      "global_step": 391,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_InvalidateCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3044,
      "purpose": "Module configuration"
    },
    {
      "global_step": 392,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_InvalidateCache",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3044,
      "purpose": "Module configuration"
    },
    {
      "global_step": 393,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_DisableCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3018,
      "purpose": "Disable XSPI2 functionality"
    },
    {
      "global_step": 394,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_DisableCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3024,
      "purpose": "Disable XSPI2 functionality"
    },
    {
      "global_step": 395,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_DisableCache",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3024,
      "purpose": "Disable XSPI2 functionality"
    },
    {
      "global_step": 396,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3102,
      "purpose": "Module configuration"
    },
    {
      "global_step": 397,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanCache",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3102,
      "purpose": "Module configuration"
    },
    {
      "global_step": 398,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3105,
      "purpose": "Module configuration"
    },
    {
      "global_step": 399,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3110,
      "purpose": "Module configuration"
    },
    {
      "global_step": 400,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanCache",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3110,
      "purpose": "Module configuration"
    },
    {
      "global_step": 401,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_InvalidateCacheByRange",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3077,
      "purpose": "Module configuration"
    },
    {
      "global_step": 402,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_InvalidateCacheByRange",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3078,
      "purpose": "Module configuration"
    },
    {
      "global_step": 403,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_InvalidateCacheByRange",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3083,
      "purpose": "Module configuration"
    },
    {
      "global_step": 404,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_InvalidateCacheByRange",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3086,
      "purpose": "Module configuration"
    },
    {
      "global_step": 405,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanCacheByRange",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3143,
      "purpose": "Module configuration"
    },
    {
      "global_step": 406,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanCacheByRange",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3144,
      "purpose": "Module configuration"
    },
    {
      "global_step": 407,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanCacheByRange",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3149,
      "purpose": "Module configuration"
    },
    {
      "global_step": 408,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanCacheByRange",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3152,
      "purpose": "Module configuration"
    },
    {
      "global_step": 409,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanInvalidateCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3168,
      "purpose": "Module configuration"
    },
    {
      "global_step": 410,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanInvalidateCache",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3168,
      "purpose": "Module configuration"
    },
    {
      "global_step": 411,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanInvalidateCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3172,
      "purpose": "Module configuration"
    },
    {
      "global_step": 412,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanInvalidateCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3177,
      "purpose": "Module configuration"
    },
    {
      "global_step": 413,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanInvalidateCache",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3177,
      "purpose": "Module configuration"
    },
    {
      "global_step": 414,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanInvalidateByRange",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3211,
      "purpose": "Module configuration"
    },
    {
      "global_step": 415,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanInvalidateByRange",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3212,
      "purpose": "Module configuration"
    },
    {
      "global_step": 416,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanInvalidateByRange",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3217,
      "purpose": "Module configuration"
    },
    {
      "global_step": 417,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_CleanInvalidateByRange",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3220,
      "purpose": "Module configuration"
    },
    {
      "global_step": 418,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_ReadCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3241,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 419,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_ReadCache",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3241,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 420,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_ReadCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3242,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 421,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_ReadCache",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3242,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 422,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_ReadCache",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3244,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 423,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_ReadCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3245,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 424,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_ReadCache",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3248,
      "purpose": "Read data from XSPI2"
    },
    {
      "global_step": 425,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_SetRegionConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3290,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 426,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_SetRegionConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3291,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 427,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_Cache64_SetRegionConfig",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.c",
      "line_number": 3293,
      "purpose": "Configure XSPI2 settings"
    },
    {
      "global_step": 428,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_ClearCmdExecutionArbitrationStatusFlags",
      "operation": "write",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1615,
      "purpose": "Module configuration"
    },
    {
      "global_step": 429,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_GetErrorStatusFlags",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1514,
      "purpose": "Module configuration"
    },
    {
      "global_step": 430,
      "function_group": "xspi_hyper_ram_init",
      "function": "XSPI_GetCmdExecutionArbitrationStatusFlags",
      "operation": "read",
      "peripheral": "XSPI2",
      "register": "MCR",
      "address": "0x40411000",
      "source_file": "fsl_xspi.h",
      "line_number": 1604,
      "purpose": "Module configuration"
    }
  ]
}