xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
clk_division.v,verilog,xil_defaultlib,../../../../project_13.srcs/sources_1/ip/Clk_Division_0/clk_division.v,
Clk_Division_0.v,verilog,xil_defaultlib,../../../../project_13.srcs/sources_1/ip/Clk_Division_0/sim/Clk_Division_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
