{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596657089977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596657089977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  5 13:51:29 2020 " "Processing started: Wed Aug  5 13:51:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596657089977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1596657089977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Taller -c Taller --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Taller -c Taller --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1596657089977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1596657090229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1596657090229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixedPointAdder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fixedPointAdder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fixedPointAdder " "Found entity 1: fixedPointAdder" {  } { { "fixedPointAdder.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/fixedPointAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixedPointAdder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fixedPointAdder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fixedPointAdder_tb " "Found entity 1: fixedPointAdder_tb" {  } { { "fixedPointAdder_tb.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/fixedPointAdder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorgate " "Found entity 1: xorgate" {  } { { "xorgate.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/xorgate.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Top.sv 1 1 " "Found 1 design units, including 1 entities, in source file Top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mul.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overFlowDetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file overFlowDetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overFlowDetector " "Found entity 1: overFlowDetector" {  } { { "overFlowDetector.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/overFlowDetector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file addUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addUnit " "Found entity 1: addUnit" {  } { { "addUnit.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/addUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mulUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mulUnit " "Found entity 1: mulUnit" {  } { { "mulUnit.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signInverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file signInverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signInverter " "Found entity 1: signInverter" {  } { { "signInverter.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/signInverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsignInverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file testsignInverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testsignInverter " "Found entity 1: testsignInverter" {  } { { "testsignInverter.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/testsignInverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testMult.sv 1 1 " "Found 1 design units, including 1 entities, in source file testMult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testMult " "Found entity 1: testMult" {  } { { "testMult.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/testMult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overFlowDetectorTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file overFlowDetectorTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overFlowDetectorTest " "Found entity 1: overFlowDetectorTest" {  } { { "overFlowDetectorTest.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/overFlowDetectorTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulUnitTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file mulUnitTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mulUnitTest " "Found entity 1: mulUnitTest" {  } { { "mulUnitTest.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mulUnitTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "extender.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file signedmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signedmult " "Found entity 1: signedmult" {  } { { "signedmult.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/signedmult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitExtender.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitExtender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 onebitExtender " "Found entity 1: onebitExtender" {  } { { "onebitExtender.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/onebitExtender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to32extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file to32extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 to32extender " "Found entity 1: to32extender" {  } { { "to32extender.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/to32extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high.sv 1 1 " "Found 1 design units, including 1 entities, in source file high.sv" { { "Info" "ISGN_ENTITY_NAME" "1 high " "Found entity 1: high" {  } { { "high.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/high.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32Adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit32Adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit32Adder " "Found entity 1: bit32Adder" {  } { { "bit32Adder.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/bit32Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mid.sv 1 1 " "Found 1 design units, including 1 entities, in source file mid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mid " "Found entity 1: mid" {  } { { "mid.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low.sv 1 1 " "Found 1 design units, including 1 entities, in source file low.sv" { { "Info" "ISGN_ENTITY_NAME" "1 low " "Found entity 1: low" {  } { { "low.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/low.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file highTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highTest " "Found entity 1: highTest" {  } { { "highTest.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/highTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file midTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 midTest " "Found entity 1: midTest" {  } { { "midTest.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/midTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file lowtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lowtest " "Found entity 1: lowtest" {  } { { "lowtest.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/lowtest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingpPointMult.sv 1 1 " "Found 1 design units, including 1 entities, in source file floatingpPointMult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floatingpPointMult " "Found entity 1: floatingpPointMult" {  } { { "floatingpPointMult.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftShifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file leftShifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leftShifter " "Found entity 1: leftShifter" {  } { { "leftShifter.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/leftShifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightShifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rightShifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rightShifter " "Found entity 1: rightShifter" {  } { { "rightShifter.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/rightShifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outSelector.sv 1 1 " "Found 1 design units, including 1 entities, in source file outSelector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outSelector " "Found entity 1: outSelector" {  } { { "outSelector.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/outSelector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32OverflowDetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit32OverflowDetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit32OverflowDetector " "Found entity 1: bit32OverflowDetector" {  } { { "bit32OverflowDetector.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/bit32OverflowDetector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingpPointMultTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file floatingpPointMultTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floatingpPointMultTest " "Found entity 1: floatingpPointMultTest" {  } { { "floatingpPointMultTest.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMultTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IIR.sv 1 1 " "Found 1 design units, including 1 entities, in source file IIR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IIR " "Found entity 1: IIR" {  } { { "IIR.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IIR_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file IIR_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_tb " "Found entity 1: IIR_tb" {  } { { "IIR_tb.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleRegister.sv 1 1 " "Found 1 design units, including 1 entities, in source file simpleRegister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simpleRegister " "Found entity 1: simpleRegister" {  } { { "simpleRegister.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleRegister_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simpleRegister_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simpleRegister_tb " "Found entity 1: simpleRegister_tb" {  } { { "simpleRegister_tb.sv" "" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/simpleRegister_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596657100357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596657100357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IIR " "Elaborating entity \"IIR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1596657100407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleRegister simpleRegister:sRegister " "Elaborating entity \"simpleRegister\" for hierarchy \"simpleRegister:sRegister\"" {  } { { "IIR.sv" "sRegister" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatingpPointMult floatingpPointMult:mult1 " "Elaborating entity \"floatingpPointMult\" for hierarchy \"floatingpPointMult:mult1\"" {  } { { "IIR.sv" "mult1" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "low floatingpPointMult:mult1\|low:lowUnit " "Elaborating entity \"low\" for hierarchy \"floatingpPointMult:mult1\|low:lowUnit\"" {  } { { "floatingpPointMult.sv" "lowUnit" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mulUnit floatingpPointMult:mult1\|low:lowUnit\|mulUnit:multiplicationUnit " "Elaborating entity \"mulUnit\" for hierarchy \"floatingpPointMult:mult1\|low:lowUnit\|mulUnit:multiplicationUnit\"" {  } { { "low.sv" "multiplicationUnit" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/low.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signInverter floatingpPointMult:mult1\|low:lowUnit\|mulUnit:multiplicationUnit\|signInverter:invertA " "Elaborating entity \"signInverter\" for hierarchy \"floatingpPointMult:mult1\|low:lowUnit\|mulUnit:multiplicationUnit\|signInverter:invertA\"" {  } { { "mulUnit.sv" "invertA" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender floatingpPointMult:mult1\|low:lowUnit\|mulUnit:multiplicationUnit\|extender:extenderA " "Elaborating entity \"extender\" for hierarchy \"floatingpPointMult:mult1\|low:lowUnit\|mulUnit:multiplicationUnit\|extender:extenderA\"" {  } { { "mulUnit.sv" "extenderA" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul floatingpPointMult:mult1\|low:lowUnit\|mulUnit:multiplicationUnit\|mul:multiplier " "Elaborating entity \"mul\" for hierarchy \"floatingpPointMult:mult1\|low:lowUnit\|mulUnit:multiplicationUnit\|mul:multiplier\"" {  } { { "mulUnit.sv" "multiplier" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overFlowDetector floatingpPointMult:mult1\|low:lowUnit\|mulUnit:multiplicationUnit\|overFlowDetector:over " "Elaborating entity \"overFlowDetector\" for hierarchy \"floatingpPointMult:mult1\|low:lowUnit\|mulUnit:multiplicationUnit\|overFlowDetector:over\"" {  } { { "mulUnit.sv" "over" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorgate floatingpPointMult:mult1\|low:lowUnit\|mulUnit:multiplicationUnit\|xorgate:xorg " "Elaborating entity \"xorgate\" for hierarchy \"floatingpPointMult:mult1\|low:lowUnit\|mulUnit:multiplicationUnit\|xorgate:xorg\"" {  } { { "mulUnit.sv" "xorg" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mulUnit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to32extender floatingpPointMult:mult1\|low:lowUnit\|to32extender:resultExtender " "Elaborating entity \"to32extender\" for hierarchy \"floatingpPointMult:mult1\|low:lowUnit\|to32extender:resultExtender\"" {  } { { "low.sv" "resultExtender" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/low.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mid floatingpPointMult:mult1\|mid:midUnit " "Elaborating entity \"mid\" for hierarchy \"floatingpPointMult:mult1\|mid:midUnit\"" {  } { { "floatingpPointMult.sv" "midUnit" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitExtender floatingpPointMult:mult1\|mid:midUnit\|onebitExtender:extendA " "Elaborating entity \"onebitExtender\" for hierarchy \"floatingpPointMult:mult1\|mid:midUnit\|onebitExtender:extendA\"" {  } { { "mid.sv" "extendA" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mid.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32Adder floatingpPointMult:mult1\|mid:midUnit\|bit32Adder:add " "Elaborating entity \"bit32Adder\" for hierarchy \"floatingpPointMult:mult1\|mid:midUnit\|bit32Adder:add\"" {  } { { "mid.sv" "add" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/mid.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high floatingpPointMult:mult1\|high:highUnit " "Elaborating entity \"high\" for hierarchy \"floatingpPointMult:mult1\|high:highUnit\"" {  } { { "floatingpPointMult.sv" "highUnit" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShifter floatingpPointMult:mult1\|leftShifter:highshifter " "Elaborating entity \"leftShifter\" for hierarchy \"floatingpPointMult:mult1\|leftShifter:highshifter\"" {  } { { "floatingpPointMult.sv" "highshifter" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightShifter floatingpPointMult:mult1\|rightShifter:lowShifter " "Elaborating entity \"rightShifter\" for hierarchy \"floatingpPointMult:mult1\|rightShifter:lowShifter\"" {  } { { "floatingpPointMult.sv" "lowShifter" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32OverflowDetector floatingpPointMult:mult1\|bit32OverflowDetector:detector " "Elaborating entity \"bit32OverflowDetector\" for hierarchy \"floatingpPointMult:mult1\|bit32OverflowDetector:detector\"" {  } { { "floatingpPointMult.sv" "detector" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outSelector floatingpPointMult:mult1\|outSelector:outGen " "Elaborating entity \"outSelector\" for hierarchy \"floatingpPointMult:mult1\|outSelector:outGen\"" {  } { { "floatingpPointMult.sv" "outGen" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/floatingpPointMult.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixedPointAdder fixedPointAdder:adder1 " "Elaborating entity \"fixedPointAdder\" for hierarchy \"fixedPointAdder:adder1\"" {  } { { "IIR.sv" "adder1" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596657100493 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x\[32\] " "Net \"x\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "x\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100696 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100696 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x\[32\] " "Net \"x\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "x\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1_b1\[32\] " "Net \"w1_b1\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "w1_b1\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100708 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100708 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x\[32\] " "Net \"x\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "x\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100721 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1_a\[32\] " "Net \"w1_a\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "w1_a\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100721 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1_b1\[32\] " "Net \"w1_b1\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "w1_b1\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100721 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100721 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x\[32\] " "Net \"x\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "x\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1_a\[32\] " "Net \"w1_a\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "w1_a\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1_b1\[32\] " "Net \"w1_b1\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "w1_b1\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100736 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w0_b0\[32\] " "Net \"w0_b0\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "w0_b0\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100736 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100736 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x\[32\] " "Net \"x\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "x\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100737 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1_a\[32\] " "Net \"w1_a\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "w1_a\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100737 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1_b1\[32\] " "Net \"w1_b1\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "w1_b1\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100737 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w0_b0\[32\] " "Net \"w0_b0\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "w0_b0\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100737 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w0\[32\] " "Net \"w0\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "w0\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100737 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[32\] " "Net \"w1\[32\]\" is missing source, defaulting to GND" {  } { { "IIR.sv" "w1\[32\]" { Text "/home/gsegura/Documents/TEC/2020/analogico/ProyectoFinal/IIR_Verilog/Floating point multiplication unit/IIR.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100737 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596657100737 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1596657100861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1250 " "Peak virtual memory: 1250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596657100881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  5 13:51:40 2020 " "Processing ended: Wed Aug  5 13:51:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596657100881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596657100881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596657100881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596657100881 ""}
