Vivado Simulator 2020.2
Time resolution is 1 ps
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[0].CV .DUT.ROW.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[0].CV .DUT.COLUMN.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[1].CV .DUT.ROW.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[1].CV .DUT.COLUMN.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[2].CV .DUT.ROW.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[2].CV .DUT.COLUMN.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[3].CV .DUT.ROW.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[3].CV .DUT.COLUMN.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[4].CV .DUT.ROW.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[4].CV .DUT.COLUMN.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[5].CV .DUT.ROW.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[5].CV .DUT.COLUMN.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[6].CV .DUT.ROW.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[6].CV .DUT.COLUMN.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[7].CV .DUT.ROW.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[7].CV .DUT.COLUMN.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[8].CV .DUT.ROW.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cnn_tb.DUT.SWC.\genblk4[8].CV .DUT.COLUMN.inst.\native_mem_module.blk_mem_gen_v8_4_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/CNN Top Module/CNN Top Module.srcs/sources_1/new/cnn_tb.v" Line 60
