/*
 *  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/

/**
 *  \file   hw_ipu_m4_nvic.h
 *
 *  \brief  Register-level header file for IPU_M4_NVIC
 *
*/

#ifndef IPU_M4_NVIC_H_
#define IPU_M4_NVIC_H_

#ifdef __cplusplus
extern "C"
{
#endif


/****************************************************************************************************
* Register Definitions
****************************************************************************************************/
#define IPU_M4_NVIC_INTERRUPT_CONTROLLER_TYPE                   (0x4U)
#define IPU_M4_NVIC_AUXILIARY_CONTROL                           (0x8U)
#define IPU_M4_NVIC_SYSTICK_CONTROL_AND_STATUS                  (0x10U)
#define IPU_M4_NVIC_SYSTICK_RELOAD_VALUE                        (0x14U)
#define IPU_M4_NVIC_SYSTICK_CURRENT_VALUE                       (0x18U)
#define IPU_M4_NVIC_SYSTICK_CALIBRATION_VALUE                   (0x1cU)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31               (0x100U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63              (0x104U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_64_95              (0x108U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31               (0x180U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63              (0x184U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_64_95              (0x188U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31             (0x200U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63            (0x204U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_64_95            (0x208U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31             (0x280U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63            (0x284U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_64_95            (0x288U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31              (0x300U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63             (0x304U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_64_95             (0x308U)
#define IPU_M4_NVIC_EXTERNAL_INT_PRIORITY_LEVEL(n)              ((uint32_t)0x400U + ((n) * 0x4U))
#define IPU_M4_NVIC_EXTERNAL_INT_PRIORITY_LEVEL_NUM_ELEMS       (16U)
#define IPU_M4_NVIC_CPU_ID_BASE_REGISTER                        (0xd00U)
#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE                 (0xd04U)
#define IPU_M4_NVIC_VECTOR_TABLE_OFFSET                         (0xd08U)
#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL           (0xd0cU)
#define IPU_M4_NVIC_SYSTEM_CONTROL                              (0xd10U)
#define IPU_M4_NVIC_CONFIGURATION_CONTROL                       (0xd14U)
#define IPU_M4_NVIC_SYSTEM_EXCEPTION_PRIORITY_LEVEL(n)          ((uint32_t)0xd18U + ((n) * 0x4U))
#define IPU_M4_NVIC_SYSTEM_EXCEPTION_PRIORITY_LEVEL_NUM_ELEMS   (3U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE            (0xd24U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS                   (0xd28U)
#define IPU_M4_NVIC_HARD_FAULT_STATUS                           (0xd2cU)
#define IPU_M4_NVIC_DEBUG_FAULT_STATUS                          (0xd30U)
#define IPU_M4_NVIC_MEMORY_MANAGE_ADDRESS                       (0xd34U)
#define IPU_M4_NVIC_BUS_FAULT_MANAGE_ADDRESS                    (0xd38U)
#define IPU_M4_NVIC_AUXILIARY_FAULT_STATUS                      (0xd3cU)
#define IPU_M4_NVIC_MPU_TYPE                                    (0xd90U)
#define IPU_M4_NVIC_MPU_CONTROL                                 (0xd94U)
#define IPU_M4_NVIC_MPU_REGION_NUMBER                           (0xd98U)
#define IPU_M4_NVIC_MPU_REGION_BASE_ADDRESS                     (0xd9cU)
#define IPU_M4_NVIC_MPU_REGION_BASE_ATTRIBUTE_AND_SIZE          (0xda0U)
#define IPU_M4_NVIC_MPU_ALIAS(n)                                ((uint32_t)0xda4U + ((n) * 0x4U))
#define IPU_M4_NVIC_MPU_ALIAS_NUM_ELEMS                         (6U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS            (0xdf0U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR                (0xdf4U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_DATA                    (0xdf8U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL         (0xdfcU)
#define IPU_M4_NVIC_SOFTWARE_TRIGGER_INTERRUPT                  (0xf00U)
#define IPU_M4_NVIC_PERIPHERAL_ID_4                             (0xfd0U)
#define IPU_M4_NVIC_PERIPHERAL_ID_5                             (0xfd4U)
#define IPU_M4_NVIC_PERIPHERAL_ID_6                             (0xfd8U)
#define IPU_M4_NVIC_PERIPHERAL_ID_7                             (0xfdcU)
#define IPU_M4_NVIC_PERIPHERAL_ID_0                             (0xfe0U)
#define IPU_M4_NVIC_PERIPHERAL_ID_1                             (0xfe4U)
#define IPU_M4_NVIC_PERIPHERAL_ID_2                             (0xfe8U)
#define IPU_M4_NVIC_PERIPHERAL_ID_3                             (0xfecU)
#define IPU_M4_NVIC_COMPONENT_ID_0                              (0xff0U)
#define IPU_M4_NVIC_COMPONENT_ID_1                              (0xff4U)
#define IPU_M4_NVIC_COMPONENT_ID_2                              (0xff8U)
#define IPU_M4_NVIC_COMPONENT_ID_3                              (0xffcU)


/****************************************************************************************************
* Field Definition Macros
****************************************************************************************************/

#define IPU_M4_NVIC_INTERRUPT_CONTROLLER_TYPE_INTLINESNUM_SHIFT  (0U)
#define IPU_M4_NVIC_INTERRUPT_CONTROLLER_TYPE_INTLINESNUM_MASK  (0x0000001fU)

#define IPU_M4_NVIC_AUXILIARY_CONTROL_DISMCYCINT_SHIFT          (0U)
#define IPU_M4_NVIC_AUXILIARY_CONTROL_DISMCYCINT_MASK           (0x00000001U)

#define IPU_M4_NVIC_AUXILIARY_CONTROL_DISDEFWBUF_SHIFT          (1U)
#define IPU_M4_NVIC_AUXILIARY_CONTROL_DISDEFWBUF_MASK           (0x00000002U)

#define IPU_M4_NVIC_AUXILIARY_CONTROL_DISFOLD_SHIFT             (2U)
#define IPU_M4_NVIC_AUXILIARY_CONTROL_DISFOLD_MASK              (0x00000004U)

#define IPU_M4_NVIC_SYSTICK_CONTROL_AND_STATUS_ENABLE_SHIFT     (0U)
#define IPU_M4_NVIC_SYSTICK_CONTROL_AND_STATUS_ENABLE_MASK      (0x00000001U)

#define IPU_M4_NVIC_SYSTICK_CONTROL_AND_STATUS_TICKINT_SHIFT    (1U)
#define IPU_M4_NVIC_SYSTICK_CONTROL_AND_STATUS_TICKINT_MASK     (0x00000002U)

#define IPU_M4_NVIC_SYSTICK_CONTROL_AND_STATUS_CLKSOURCE_SHIFT  (2U)
#define IPU_M4_NVIC_SYSTICK_CONTROL_AND_STATUS_CLKSOURCE_MASK   (0x00000004U)

#define IPU_M4_NVIC_SYSTICK_CONTROL_AND_STATUS_COUNTFLAG_SHIFT  (16U)
#define IPU_M4_NVIC_SYSTICK_CONTROL_AND_STATUS_COUNTFLAG_MASK   (0x00010000U)

#define IPU_M4_NVIC_SYSTICK_RELOAD_VALUE_SHIFT                  (0U)
#define IPU_M4_NVIC_SYSTICK_RELOAD_VALUE_MASK                   (0x00ffffffU)

#define IPU_M4_NVIC_SYSTICK_CURRENT_VALUE_SHIFT                 (0U)
#define IPU_M4_NVIC_SYSTICK_CURRENT_VALUE_MASK                  (0x00000001U)

#define IPU_M4_NVIC_SYSTICK_CALIBRATION_VALUE_TENMS_SHIFT       (0U)
#define IPU_M4_NVIC_SYSTICK_CALIBRATION_VALUE_TENMS_MASK        (0x00ffffffU)

#define IPU_M4_NVIC_SYSTICK_CALIBRATION_VALUE_NOREF_SHIFT       (31U)
#define IPU_M4_NVIC_SYSTICK_CALIBRATION_VALUE_NOREF_MASK        (0x80000000U)

#define IPU_M4_NVIC_SYSTICK_CALIBRATION_VALUE_SKEW_SHIFT        (30U)
#define IPU_M4_NVIC_SYSTICK_CALIBRATION_VALUE_SKEW_MASK         (0x40000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA0_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA0_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA1_SHIFT  (1U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA1_MASK  (0x00000002U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA2_SHIFT  (2U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA2_MASK  (0x00000004U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA3_SHIFT  (3U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA3_MASK  (0x00000008U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA4_SHIFT  (4U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA4_MASK  (0x00000010U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA5_SHIFT  (5U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA5_MASK  (0x00000020U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA6_SHIFT  (6U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA6_MASK  (0x00000040U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA7_SHIFT  (7U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA7_MASK  (0x00000080U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA8_SHIFT  (8U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA8_MASK  (0x00000100U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA9_SHIFT  (9U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA9_MASK  (0x00000200U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA10_SHIFT  (10U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA10_MASK  (0x00000400U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA11_SHIFT  (11U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA11_MASK  (0x00000800U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA12_SHIFT  (12U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA12_MASK  (0x00001000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA13_SHIFT  (13U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA13_MASK  (0x00002000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA14_SHIFT  (14U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA14_MASK  (0x00004000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA15_SHIFT  (15U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA15_MASK  (0x00008000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA16_SHIFT  (16U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA16_MASK  (0x00010000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA17_SHIFT  (17U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA17_MASK  (0x00020000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA18_SHIFT  (18U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA18_MASK  (0x00040000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA19_SHIFT  (19U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA19_MASK  (0x00080000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA20_SHIFT  (20U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA20_MASK  (0x00100000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA21_SHIFT  (21U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA21_MASK  (0x00200000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA22_SHIFT  (22U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA22_MASK  (0x00400000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA23_SHIFT  (23U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA23_MASK  (0x00800000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA24_SHIFT  (24U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA24_MASK  (0x01000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA25_SHIFT  (25U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA25_MASK  (0x02000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA26_SHIFT  (26U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA26_MASK  (0x04000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA27_SHIFT  (27U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA27_MASK  (0x08000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA28_SHIFT  (28U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA28_MASK  (0x10000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA29_SHIFT  (29U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA29_MASK  (0x20000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA30_SHIFT  (30U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA30_MASK  (0x40000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA31_SHIFT  (31U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_0_31_SETENA31_MASK  (0x80000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA32_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA32_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA33_SHIFT  (1U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA33_MASK  (0x00000002U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA34_SHIFT  (2U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA34_MASK  (0x00000004U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA35_SHIFT  (3U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA35_MASK  (0x00000008U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA36_SHIFT  (4U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA36_MASK  (0x00000010U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA37_SHIFT  (5U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA37_MASK  (0x00000020U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA38_SHIFT  (6U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA38_MASK  (0x00000040U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA39_SHIFT  (7U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA39_MASK  (0x00000080U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA40_SHIFT  (8U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA40_MASK  (0x00000100U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA41_SHIFT  (9U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA41_MASK  (0x00000200U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA42_SHIFT  (10U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA42_MASK  (0x00000400U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA43_SHIFT  (11U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA43_MASK  (0x00000800U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA44_SHIFT  (12U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA44_MASK  (0x00001000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA45_SHIFT  (13U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA45_MASK  (0x00002000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA46_SHIFT  (14U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA46_MASK  (0x00004000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA47_SHIFT  (15U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA47_MASK  (0x00008000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA48_SHIFT  (16U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA48_MASK  (0x00010000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA49_SHIFT  (17U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA49_MASK  (0x00020000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA50_SHIFT  (18U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA50_MASK  (0x00040000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA51_SHIFT  (19U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA51_MASK  (0x00080000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA52_SHIFT  (20U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA52_MASK  (0x00100000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA53_SHIFT  (21U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA53_MASK  (0x00200000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA54_SHIFT  (22U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA54_MASK  (0x00400000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA55_SHIFT  (23U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA55_MASK  (0x00800000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA56_SHIFT  (24U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA56_MASK  (0x01000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA57_SHIFT  (25U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA57_MASK  (0x02000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA58_SHIFT  (26U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA58_MASK  (0x04000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA59_SHIFT  (27U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA59_MASK  (0x08000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA60_SHIFT  (28U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA60_MASK  (0x10000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA61_SHIFT  (29U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA61_MASK  (0x20000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA62_SHIFT  (30U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA62_MASK  (0x40000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA63_SHIFT  (31U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_32_63_SETENA63_MASK  (0x80000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_64_95_SETENA64_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETEN_64_95_SETENA64_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA0_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA0_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA1_SHIFT  (1U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA1_MASK  (0x00000002U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA2_SHIFT  (2U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA2_MASK  (0x00000004U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA3_SHIFT  (3U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA3_MASK  (0x00000008U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA4_SHIFT  (4U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA4_MASK  (0x00000010U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA5_SHIFT  (5U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA5_MASK  (0x00000020U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA6_SHIFT  (6U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA6_MASK  (0x00000040U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA7_SHIFT  (7U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA7_MASK  (0x00000080U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA8_SHIFT  (8U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA8_MASK  (0x00000100U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA9_SHIFT  (9U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA9_MASK  (0x00000200U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA10_SHIFT  (10U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA10_MASK  (0x00000400U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA11_SHIFT  (11U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA11_MASK  (0x00000800U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA12_SHIFT  (12U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA12_MASK  (0x00001000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA13_SHIFT  (13U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA13_MASK  (0x00002000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA14_SHIFT  (14U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA14_MASK  (0x00004000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA15_SHIFT  (15U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA15_MASK  (0x00008000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA16_SHIFT  (16U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA16_MASK  (0x00010000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA17_SHIFT  (17U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA17_MASK  (0x00020000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA18_SHIFT  (18U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA18_MASK  (0x00040000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA19_SHIFT  (19U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA19_MASK  (0x00080000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA20_SHIFT  (20U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA20_MASK  (0x00100000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA21_SHIFT  (21U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA21_MASK  (0x00200000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA22_SHIFT  (22U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA22_MASK  (0x00400000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA23_SHIFT  (23U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA23_MASK  (0x00800000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA24_SHIFT  (24U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA24_MASK  (0x01000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA25_SHIFT  (25U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA25_MASK  (0x02000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA26_SHIFT  (26U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA26_MASK  (0x04000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA27_SHIFT  (27U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA27_MASK  (0x08000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA28_SHIFT  (28U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA28_MASK  (0x10000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA29_SHIFT  (29U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA29_MASK  (0x20000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA30_SHIFT  (30U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA30_MASK  (0x40000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA31_SHIFT  (31U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_0_31_CLRENA31_MASK  (0x80000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA32_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA32_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA33_SHIFT  (1U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA33_MASK  (0x00000002U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA34_SHIFT  (2U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA34_MASK  (0x00000004U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA35_SHIFT  (3U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA35_MASK  (0x00000008U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA36_SHIFT  (4U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA36_MASK  (0x00000010U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA37_SHIFT  (5U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA37_MASK  (0x00000020U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA38_SHIFT  (6U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA38_MASK  (0x00000040U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA39_SHIFT  (7U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA39_MASK  (0x00000080U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA40_SHIFT  (8U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA40_MASK  (0x00000100U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA41_SHIFT  (9U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA41_MASK  (0x00000200U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA42_SHIFT  (10U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA42_MASK  (0x00000400U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA43_SHIFT  (11U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA43_MASK  (0x00000800U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA44_SHIFT  (12U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA44_MASK  (0x00001000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA45_SHIFT  (13U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA45_MASK  (0x00002000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA46_SHIFT  (14U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA46_MASK  (0x00004000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA47_SHIFT  (15U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA47_MASK  (0x00008000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA48_SHIFT  (16U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA48_MASK  (0x00010000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA49_SHIFT  (17U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA49_MASK  (0x00020000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA50_SHIFT  (18U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA50_MASK  (0x00040000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA51_SHIFT  (19U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA51_MASK  (0x00080000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA52_SHIFT  (20U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA52_MASK  (0x00100000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA53_SHIFT  (21U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA53_MASK  (0x00200000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA54_SHIFT  (22U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA54_MASK  (0x00400000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA55_SHIFT  (23U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA55_MASK  (0x00800000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA56_SHIFT  (24U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA56_MASK  (0x01000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA57_SHIFT  (25U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA57_MASK  (0x02000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA58_SHIFT  (26U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA58_MASK  (0x04000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA59_SHIFT  (27U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA59_MASK  (0x08000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA60_SHIFT  (28U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA60_MASK  (0x10000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA61_SHIFT  (29U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA61_MASK  (0x20000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA62_SHIFT  (30U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA62_MASK  (0x40000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA63_SHIFT  (31U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_32_63_CLRENA63_MASK  (0x80000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_64_95_CLRENA64_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLREN_64_95_CLRENA64_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND0_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND0_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND1_SHIFT  (1U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND1_MASK  (0x00000002U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND2_SHIFT  (2U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND2_MASK  (0x00000004U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND3_SHIFT  (3U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND3_MASK  (0x00000008U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND4_SHIFT  (4U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND4_MASK  (0x00000010U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND5_SHIFT  (5U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND5_MASK  (0x00000020U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND6_SHIFT  (6U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND6_MASK  (0x00000040U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND7_SHIFT  (7U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND7_MASK  (0x00000080U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND8_SHIFT  (8U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND8_MASK  (0x00000100U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND9_SHIFT  (9U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND9_MASK  (0x00000200U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND10_SHIFT  (10U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND10_MASK  (0x00000400U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND11_SHIFT  (11U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND11_MASK  (0x00000800U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND12_SHIFT  (12U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND12_MASK  (0x00001000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND13_SHIFT  (13U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND13_MASK  (0x00002000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND14_SHIFT  (14U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND14_MASK  (0x00004000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND15_SHIFT  (15U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND15_MASK  (0x00008000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND16_SHIFT  (16U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND16_MASK  (0x00010000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND17_SHIFT  (17U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND17_MASK  (0x00020000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND18_SHIFT  (18U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND18_MASK  (0x00040000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND19_SHIFT  (19U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND19_MASK  (0x00080000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND20_SHIFT  (20U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND20_MASK  (0x00100000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND21_SHIFT  (21U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND21_MASK  (0x00200000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND22_SHIFT  (22U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND22_MASK  (0x00400000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND23_SHIFT  (23U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND23_MASK  (0x00800000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND24_SHIFT  (24U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND24_MASK  (0x01000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND25_SHIFT  (25U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND25_MASK  (0x02000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND26_SHIFT  (26U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND26_MASK  (0x04000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND27_SHIFT  (27U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND27_MASK  (0x08000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND28_SHIFT  (28U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND28_MASK  (0x10000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND29_SHIFT  (29U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND29_MASK  (0x20000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND30_SHIFT  (30U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND30_MASK  (0x40000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND31_SHIFT  (31U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_0_31_SETPEND31_MASK  (0x80000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND32_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND32_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND33_SHIFT  (1U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND33_MASK  (0x00000002U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND34_SHIFT  (2U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND34_MASK  (0x00000004U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND35_SHIFT  (3U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND35_MASK  (0x00000008U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND36_SHIFT  (4U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND36_MASK  (0x00000010U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND37_SHIFT  (5U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND37_MASK  (0x00000020U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND38_SHIFT  (6U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND38_MASK  (0x00000040U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND39_SHIFT  (7U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND39_MASK  (0x00000080U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND40_SHIFT  (8U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND40_MASK  (0x00000100U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND41_SHIFT  (9U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND41_MASK  (0x00000200U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND42_SHIFT  (10U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND42_MASK  (0x00000400U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND43_SHIFT  (11U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND43_MASK  (0x00000800U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND44_SHIFT  (12U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND44_MASK  (0x00001000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND45_SHIFT  (13U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND45_MASK  (0x00002000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND46_SHIFT  (14U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND46_MASK  (0x00004000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND47_SHIFT  (15U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND47_MASK  (0x00008000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND48_SHIFT  (16U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND48_MASK  (0x00010000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND49_SHIFT  (17U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND49_MASK  (0x00020000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND50_SHIFT  (18U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND50_MASK  (0x00040000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND51_SHIFT  (19U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND51_MASK  (0x00080000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND52_SHIFT  (20U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND52_MASK  (0x00100000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND53_SHIFT  (21U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND53_MASK  (0x00200000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND54_SHIFT  (22U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND54_MASK  (0x00400000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND55_SHIFT  (23U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND55_MASK  (0x00800000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND56_SHIFT  (24U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND56_MASK  (0x01000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND57_SHIFT  (25U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND57_MASK  (0x02000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND58_SHIFT  (26U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND58_MASK  (0x04000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND59_SHIFT  (27U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND59_MASK  (0x08000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND60_SHIFT  (28U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND60_MASK  (0x10000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND61_SHIFT  (29U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND61_MASK  (0x20000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND62_SHIFT  (30U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND62_MASK  (0x40000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND63_SHIFT  (31U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_32_63_SETPEND63_MASK  (0x80000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_64_95_SETPEND64_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_SETPEND_64_95_SETPEND64_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND0_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND0_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND1_SHIFT  (1U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND1_MASK  (0x00000002U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND2_SHIFT  (2U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND2_MASK  (0x00000004U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND3_SHIFT  (3U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND3_MASK  (0x00000008U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND4_SHIFT  (4U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND4_MASK  (0x00000010U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND5_SHIFT  (5U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND5_MASK  (0x00000020U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND6_SHIFT  (6U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND6_MASK  (0x00000040U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND7_SHIFT  (7U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND7_MASK  (0x00000080U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND8_SHIFT  (8U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND8_MASK  (0x00000100U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND9_SHIFT  (9U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND9_MASK  (0x00000200U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND10_SHIFT  (10U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND10_MASK  (0x00000400U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND11_SHIFT  (11U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND11_MASK  (0x00000800U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND12_SHIFT  (12U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND12_MASK  (0x00001000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND13_SHIFT  (13U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND13_MASK  (0x00002000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND14_SHIFT  (14U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND14_MASK  (0x00004000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND15_SHIFT  (15U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND15_MASK  (0x00008000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND16_SHIFT  (16U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND16_MASK  (0x00010000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND17_SHIFT  (17U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND17_MASK  (0x00020000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND18_SHIFT  (18U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND18_MASK  (0x00040000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND19_SHIFT  (19U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND19_MASK  (0x00080000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND20_SHIFT  (20U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND20_MASK  (0x00100000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND21_SHIFT  (21U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND21_MASK  (0x00200000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND22_SHIFT  (22U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND22_MASK  (0x00400000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND23_SHIFT  (23U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND23_MASK  (0x00800000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND24_SHIFT  (24U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND24_MASK  (0x01000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND25_SHIFT  (25U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND25_MASK  (0x02000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND26_SHIFT  (26U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND26_MASK  (0x04000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND27_SHIFT  (27U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND27_MASK  (0x08000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND28_SHIFT  (28U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND28_MASK  (0x10000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND29_SHIFT  (29U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND29_MASK  (0x20000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND30_SHIFT  (30U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND30_MASK  (0x40000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND31_SHIFT  (31U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_0_31_CLRPEND31_MASK  (0x80000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND32_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND32_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND33_SHIFT  (1U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND33_MASK  (0x00000002U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND34_SHIFT  (2U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND34_MASK  (0x00000004U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND35_SHIFT  (3U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND35_MASK  (0x00000008U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND36_SHIFT  (4U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND36_MASK  (0x00000010U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND37_SHIFT  (5U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND37_MASK  (0x00000020U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND38_SHIFT  (6U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND38_MASK  (0x00000040U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND39_SHIFT  (7U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND39_MASK  (0x00000080U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND40_SHIFT  (8U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND40_MASK  (0x00000100U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND41_SHIFT  (9U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND41_MASK  (0x00000200U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND42_SHIFT  (10U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND42_MASK  (0x00000400U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND43_SHIFT  (11U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND43_MASK  (0x00000800U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND44_SHIFT  (12U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND44_MASK  (0x00001000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND45_SHIFT  (13U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND45_MASK  (0x00002000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND46_SHIFT  (14U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND46_MASK  (0x00004000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND47_SHIFT  (15U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND47_MASK  (0x00008000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND48_SHIFT  (16U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND48_MASK  (0x00010000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND49_SHIFT  (17U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND49_MASK  (0x00020000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND50_SHIFT  (18U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND50_MASK  (0x00040000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND51_SHIFT  (19U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND51_MASK  (0x00080000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND52_SHIFT  (20U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND52_MASK  (0x00100000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND53_SHIFT  (21U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND53_MASK  (0x00200000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND54_SHIFT  (22U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND54_MASK  (0x00400000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND55_SHIFT  (23U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND55_MASK  (0x00800000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND56_SHIFT  (24U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND56_MASK  (0x01000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND57_SHIFT  (25U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND57_MASK  (0x02000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND58_SHIFT  (26U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND58_MASK  (0x04000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND59_SHIFT  (27U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND59_MASK  (0x08000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND60_SHIFT  (28U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND60_MASK  (0x10000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND61_SHIFT  (29U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND61_MASK  (0x20000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND62_SHIFT  (30U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND62_MASK  (0x40000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND63_SHIFT  (31U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_32_63_CLRPEND63_MASK  (0x80000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_64_95_CLRPEND64_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_CLRPEND_64_95_CLRPEND64_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE0_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE0_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE1_SHIFT  (1U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE1_MASK  (0x00000002U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE2_SHIFT  (2U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE2_MASK  (0x00000004U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE3_SHIFT  (3U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE3_MASK  (0x00000008U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE4_SHIFT  (4U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE4_MASK  (0x00000010U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE5_SHIFT  (5U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE5_MASK  (0x00000020U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE6_SHIFT  (6U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE6_MASK  (0x00000040U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE7_SHIFT  (7U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE7_MASK  (0x00000080U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE8_SHIFT  (8U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE8_MASK  (0x00000100U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE9_SHIFT  (9U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE9_MASK  (0x00000200U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE10_SHIFT  (10U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE10_MASK  (0x00000400U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE11_SHIFT  (11U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE11_MASK  (0x00000800U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE12_SHIFT  (12U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE12_MASK  (0x00001000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE13_SHIFT  (13U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE13_MASK  (0x00002000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE14_SHIFT  (14U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE14_MASK  (0x00004000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE15_SHIFT  (15U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE15_MASK  (0x00008000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE16_SHIFT  (16U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE16_MASK  (0x00010000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE17_SHIFT  (17U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE17_MASK  (0x00020000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE18_SHIFT  (18U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE18_MASK  (0x00040000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE19_SHIFT  (19U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE19_MASK  (0x00080000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE20_SHIFT  (20U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE20_MASK  (0x00100000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE21_SHIFT  (21U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE21_MASK  (0x00200000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE22_SHIFT  (22U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE22_MASK  (0x00400000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE23_SHIFT  (23U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE23_MASK  (0x00800000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE24_SHIFT  (24U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE24_MASK  (0x01000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE25_SHIFT  (25U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE25_MASK  (0x02000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE26_SHIFT  (26U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE26_MASK  (0x04000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE27_SHIFT  (27U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE27_MASK  (0x08000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE28_SHIFT  (28U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE28_MASK  (0x10000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE29_SHIFT  (29U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE29_MASK  (0x20000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE30_SHIFT  (30U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE30_MASK  (0x40000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE31_SHIFT  (31U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_0_31_ACTIVE31_MASK  (0x80000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE32_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE32_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE33_SHIFT  (1U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE33_MASK  (0x00000002U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE34_SHIFT  (2U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE34_MASK  (0x00000004U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE35_SHIFT  (3U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE35_MASK  (0x00000008U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE36_SHIFT  (4U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE36_MASK  (0x00000010U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE37_SHIFT  (5U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE37_MASK  (0x00000020U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE38_SHIFT  (6U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE38_MASK  (0x00000040U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE39_SHIFT  (7U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE39_MASK  (0x00000080U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE40_SHIFT  (8U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE40_MASK  (0x00000100U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE41_SHIFT  (9U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE41_MASK  (0x00000200U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE42_SHIFT  (10U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE42_MASK  (0x00000400U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE43_SHIFT  (11U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE43_MASK  (0x00000800U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE44_SHIFT  (12U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE44_MASK  (0x00001000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE45_SHIFT  (13U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE45_MASK  (0x00002000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE46_SHIFT  (14U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE46_MASK  (0x00004000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE47_SHIFT  (15U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE47_MASK  (0x00008000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE48_SHIFT  (16U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE48_MASK  (0x00010000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE49_SHIFT  (17U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE49_MASK  (0x00020000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE50_SHIFT  (18U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE50_MASK  (0x00040000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE51_SHIFT  (19U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE51_MASK  (0x00080000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE52_SHIFT  (20U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE52_MASK  (0x00100000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE53_SHIFT  (21U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE53_MASK  (0x00200000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE54_SHIFT  (22U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE54_MASK  (0x00400000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE55_SHIFT  (23U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE55_MASK  (0x00800000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE56_SHIFT  (24U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE56_MASK  (0x01000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE57_SHIFT  (25U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE57_MASK  (0x02000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE58_SHIFT  (26U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE58_MASK  (0x04000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE59_SHIFT  (27U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE59_MASK  (0x08000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE60_SHIFT  (28U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE60_MASK  (0x10000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE61_SHIFT  (29U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE61_MASK  (0x20000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE62_SHIFT  (30U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE62_MASK  (0x40000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE63_SHIFT  (31U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_32_63_ACTIVE63_MASK  (0x80000000U)

#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_64_95_ACTIVE64_SHIFT  (0U)
#define IPU_M4_NVIC_EXTERNAL_INTERRUPT_ACTIVE_64_95_ACTIVE64_MASK  (0x00000001U)

#define IPU_M4_NVIC_EXTERNAL_INT_PRIORITY_LEVEL_PRI0_SHIFT      (0U)
#define IPU_M4_NVIC_EXTERNAL_INT_PRIORITY_LEVEL_PRI0_MASK       (0x000000ffU)

#define IPU_M4_NVIC_EXTERNAL_INT_PRIORITY_LEVEL_PRI1_SHIFT      (8U)
#define IPU_M4_NVIC_EXTERNAL_INT_PRIORITY_LEVEL_PRI1_MASK       (0x0000ff00U)

#define IPU_M4_NVIC_EXTERNAL_INT_PRIORITY_LEVEL_PRI2_SHIFT      (16U)
#define IPU_M4_NVIC_EXTERNAL_INT_PRIORITY_LEVEL_PRI2_MASK       (0x00ff0000U)

#define IPU_M4_NVIC_EXTERNAL_INT_PRIORITY_LEVEL_PRI3_SHIFT      (24U)
#define IPU_M4_NVIC_EXTERNAL_INT_PRIORITY_LEVEL_PRI3_MASK       (0xff000000U)

#define IPU_M4_NVIC_CPU_ID_BASE_REGISTER_REVISION_SHIFT         (0U)
#define IPU_M4_NVIC_CPU_ID_BASE_REGISTER_REVISION_MASK          (0x0000000fU)

#define IPU_M4_NVIC_CPU_ID_BASE_REGISTER_PARTNO_SHIFT           (4U)
#define IPU_M4_NVIC_CPU_ID_BASE_REGISTER_PARTNO_MASK            (0x0000fff0U)

#define IPU_M4_NVIC_CPU_ID_BASE_REGISTER_CONSTANT_SHIFT         (16U)
#define IPU_M4_NVIC_CPU_ID_BASE_REGISTER_CONSTANT_MASK          (0x000f0000U)

#define IPU_M4_NVIC_CPU_ID_BASE_REGISTER_VARIANT_SHIFT          (20U)
#define IPU_M4_NVIC_CPU_ID_BASE_REGISTER_VARIANT_MASK           (0x00f00000U)

#define IPU_M4_NVIC_CPU_ID_BASE_REGISTER_IMPLEMENTER_SHIFT      (24U)
#define IPU_M4_NVIC_CPU_ID_BASE_REGISTER_IMPLEMENTER_MASK       (0xff000000U)

#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_VECTACTIVE_SHIFT  (0U)
#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_VECTACTIVE_MASK  (0x000003ffU)

#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_RETTOBASE_SHIFT  (10U)
#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_RETTOBASE_MASK  (0x00000400U)

#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_VECTPENDING_SHIFT  (11U)
#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_VECTPENDING_MASK  (0x003ff800U)

#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_ISRPENDING_SHIFT  (22U)
#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_ISRPENDING_MASK  (0x00400000U)

#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_ISRPREEMPT_SHIFT  (23U)
#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_ISRPREEMPT_MASK  (0x00800000U)

#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_PENDSTCLR_SHIFT  (25U)
#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_PENDSTCLR_MASK  (0x02000000U)

#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_PENDSTSET_SHIFT  (26U)
#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_PENDSTSET_MASK  (0x04000000U)

#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_PENDSVCLR_SHIFT  (27U)
#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_PENDSVCLR_MASK  (0x08000000U)

#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_PENDSVSET_SHIFT  (28U)
#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_PENDSVSET_MASK  (0x10000000U)

#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_NMIPENDSET_SHIFT  (31U)
#define IPU_M4_NVIC_INTERRUPT_CONTROL_AND_STATE_NMIPENDSET_MASK  (0x80000000U)

#define IPU_M4_NVIC_VECTOR_TABLE_OFFSET_TBLOFF_SHIFT            (7U)
#define IPU_M4_NVIC_VECTOR_TABLE_OFFSET_TBLOFF_MASK             (0xffffff80U)

#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL_VECTRESET_SHIFT  (0U)
#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL_VECTRESET_MASK  (0x00000001U)

#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL_VECTCLRACTIVE_SHIFT  (1U)
#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL_VECTCLRACTIVE_MASK  (0x00000002U)

#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL_SYSRESETREQ_SHIFT  (2U)
#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL_SYSRESETREQ_MASK  (0x00000004U)

#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL_PRIGROUP_SHIFT  (8U)
#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL_PRIGROUP_MASK  (0x00000700U)

#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL_ENDIANESS_SHIFT  (15U)
#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL_ENDIANESS_MASK  (0x00008000U)

#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL_VECTKEY_SHIFT  (16U)
#define IPU_M4_NVIC_APPLICATION_INT_AND_RESET_CONTROL_VECTKEY_MASK  (0xffff0000U)

#define IPU_M4_NVIC_SYSTEM_CONTROL_SLEEPONEXIT_SHIFT            (1U)
#define IPU_M4_NVIC_SYSTEM_CONTROL_SLEEPONEXIT_MASK             (0x00000002U)

#define IPU_M4_NVIC_SYSTEM_CONTROL_SLEEPDEEP_SHIFT              (2U)
#define IPU_M4_NVIC_SYSTEM_CONTROL_SLEEPDEEP_MASK               (0x00000004U)

#define IPU_M4_NVIC_SYSTEM_CONTROL_SEVONPEND_SHIFT              (4U)
#define IPU_M4_NVIC_SYSTEM_CONTROL_SEVONPEND_MASK               (0x00000010U)

#define IPU_M4_NVIC_CONFIGURATION_CONTROL_NONBASETHRDENA_SHIFT  (0U)
#define IPU_M4_NVIC_CONFIGURATION_CONTROL_NONBASETHRDENA_MASK   (0x00000001U)

#define IPU_M4_NVIC_CONFIGURATION_CONTROL_USERSETMPEND_SHIFT    (1U)
#define IPU_M4_NVIC_CONFIGURATION_CONTROL_USERSETMPEND_MASK     (0x00000002U)

#define IPU_M4_NVIC_CONFIGURATION_CONTROL_UNALIGN_TRP_SHIFT     (3U)
#define IPU_M4_NVIC_CONFIGURATION_CONTROL_UNALIGN_TRP_MASK      (0x00000008U)

#define IPU_M4_NVIC_CONFIGURATION_CONTROL_DIV_0_TRP_SHIFT       (4U)
#define IPU_M4_NVIC_CONFIGURATION_CONTROL_DIV_0_TRP_MASK        (0x00000010U)

#define IPU_M4_NVIC_CONFIGURATION_CONTROL_BFHFNMIGN_SHIFT       (8U)
#define IPU_M4_NVIC_CONFIGURATION_CONTROL_BFHFNMIGN_MASK        (0x00000100U)

#define IPU_M4_NVIC_CONFIGURATION_CONTROL_STKALIGN_SHIFT        (9U)
#define IPU_M4_NVIC_CONFIGURATION_CONTROL_STKALIGN_MASK         (0x00000200U)

#define IPU_M4_NVIC_SYSTEM_EXCEPTION_PRIORITY_LEVEL_PRI_N_SHIFT  (0U)
#define IPU_M4_NVIC_SYSTEM_EXCEPTION_PRIORITY_LEVEL_PRI_N_MASK  (0x000000ffU)

#define IPU_M4_NVIC_SYSTEM_EXCEPTION_PRIORITY_LEVEL_PRI_N1_SHIFT  (8U)
#define IPU_M4_NVIC_SYSTEM_EXCEPTION_PRIORITY_LEVEL_PRI_N1_MASK  (0x0000ff00U)

#define IPU_M4_NVIC_SYSTEM_EXCEPTION_PRIORITY_LEVEL_PRI_N2_SHIFT  (16U)
#define IPU_M4_NVIC_SYSTEM_EXCEPTION_PRIORITY_LEVEL_PRI_N2_MASK  (0x00ff0000U)

#define IPU_M4_NVIC_SYSTEM_EXCEPTION_PRIORITY_LEVEL_PRI_N3_SHIFT  (24U)
#define IPU_M4_NVIC_SYSTEM_EXCEPTION_PRIORITY_LEVEL_PRI_N3_MASK  (0xff000000U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_MEMFAULTACT_SHIFT  (0U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_MEMFAULTACT_MASK  (0x00000001U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_BUSFAULTACT_SHIFT  (1U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_BUSFAULTACT_MASK  (0x00000002U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_USGFAULTACT_SHIFT  (3U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_USGFAULTACT_MASK  (0x00000008U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_SVCFAULTACT_SHIFT  (7U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_SVCFAULTACT_MASK  (0x00000080U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_MONITORACT_SHIFT  (8U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_MONITORACT_MASK  (0x00000100U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_PENDSVACT_SHIFT  (10U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_PENDSVACT_MASK  (0x00000400U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_SYSICKACT_SHIFT  (11U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_SYSICKACT_MASK  (0x00000800U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_USGFAULTPENDED_SHIFT  (12U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_USGFAULTPENDED_MASK  (0x00001000U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_MEMFAULTPENDED_SHIFT  (13U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_MEMFAULTPENDED_MASK  (0x00002000U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_BUSFAULTPENDED_SHIFT  (14U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_BUSFAULTPENDED_MASK  (0x00004000U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_SVCALLPENDED_SHIFT  (15U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_SVCALLPENDED_MASK  (0x00008000U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_MEMFAULTENA_SHIFT  (16U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_MEMFAULTENA_MASK  (0x00010000U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_BUSFAULTENA_SHIFT  (17U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_BUSFAULTENA_MASK  (0x00020000U)

#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_USGFAULTENA_SHIFT  (18U)
#define IPU_M4_NVIC_SYSTEM_HANDLER_CONTROL_AND_STATE_USGFAULTENA_MASK  (0x00040000U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_IACCVIOL_SHIFT    (0U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_IACCVIOL_MASK     (0x00000001U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_DACCVIOL_SHIFT    (1U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_DACCVIOL_MASK     (0x00000002U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_MUNSTKERR_SHIFT   (3U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_MUNSTKERR_MASK    (0x00000008U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_MSTKERR_SHIFT     (4U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_MSTKERR_MASK      (0x00000010U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_MMARVALID_SHIFT   (7U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_MMARVALID_MASK    (0x00000080U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_IBUSERR_SHIFT     (8U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_IBUSERR_MASK      (0x00000100U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_PRECISERR_SHIFT   (9U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_PRECISERR_MASK    (0x00000200U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_IMPRECISERR_SHIFT  (10U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_IMPRECISERR_MASK  (0x00000400U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_UNSTKERR_SHIFT    (11U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_UNSTKERR_MASK     (0x00000800U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_STKERR_SHIFT      (12U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_STKERR_MASK       (0x00001000U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_BFARVALID_SHIFT   (15U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_BFARVALID_MASK    (0x00008000U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_UNDEDINSTR_SHIFT  (16U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_UNDEDINSTR_MASK   (0x00010000U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_INVSTATE_SHIFT    (17U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_INVSTATE_MASK     (0x00020000U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_INVPC_SHIFT       (18U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_INVPC_MASK        (0x00040000U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_NOCP_SHIFT        (19U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_NOCP_MASK         (0x00080000U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_UNALIGNED_SHIFT   (24U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_UNALIGNED_MASK    (0x01000000U)

#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_DIVBYZERO_SHIFT   (25U)
#define IPU_M4_NVIC_CONFIGURABLE_FAULT_STATUS_DIVBYZERO_MASK    (0x02000000U)

#define IPU_M4_NVIC_HARD_FAULT_STATUS_VECTBL_SHIFT              (1U)
#define IPU_M4_NVIC_HARD_FAULT_STATUS_VECTBL_MASK               (0x00000002U)

#define IPU_M4_NVIC_HARD_FAULT_STATUS_FORCED_SHIFT              (30U)
#define IPU_M4_NVIC_HARD_FAULT_STATUS_FORCED_MASK               (0x40000000U)

#define IPU_M4_NVIC_HARD_FAULT_STATUS_DEBUGEVT_SHIFT            (31U)
#define IPU_M4_NVIC_HARD_FAULT_STATUS_DEBUGEVT_MASK             (0x80000000U)

#define IPU_M4_NVIC_DEBUG_FAULT_STATUS_HALTED_SHIFT             (0U)
#define IPU_M4_NVIC_DEBUG_FAULT_STATUS_HALTED_MASK              (0x00000001U)

#define IPU_M4_NVIC_DEBUG_FAULT_STATUS_BKPT_SHIFT               (1U)
#define IPU_M4_NVIC_DEBUG_FAULT_STATUS_BKPT_MASK                (0x00000002U)

#define IPU_M4_NVIC_DEBUG_FAULT_STATUS_DWTTRAP_SHIFT            (2U)
#define IPU_M4_NVIC_DEBUG_FAULT_STATUS_DWTTRAP_MASK             (0x00000004U)

#define IPU_M4_NVIC_DEBUG_FAULT_STATUS_VCATCH_SHIFT             (3U)
#define IPU_M4_NVIC_DEBUG_FAULT_STATUS_VCATCH_MASK              (0x00000008U)

#define IPU_M4_NVIC_DEBUG_FAULT_STATUS_EXTERNAL_SHIFT           (4U)
#define IPU_M4_NVIC_DEBUG_FAULT_STATUS_EXTERNAL_MASK            (0x00000010U)

#define IPU_M4_NVIC_MEMORY_MANAGE_ADDRESS_MMAR_SHIFT            (0U)
#define IPU_M4_NVIC_MEMORY_MANAGE_ADDRESS_MMAR_MASK             (0xffffffffU)

#define IPU_M4_NVIC_BUS_FAULT_MANAGE_ADDRESS_BFAR_SHIFT         (0U)
#define IPU_M4_NVIC_BUS_FAULT_MANAGE_ADDRESS_BFAR_MASK          (0xffffffffU)

#define IPU_M4_NVIC_AUXILIARY_FAULT_STATUS_IMPDEF_SHIFT         (0U)
#define IPU_M4_NVIC_AUXILIARY_FAULT_STATUS_IMPDEF_MASK          (0xffffffffU)

#define IPU_M4_NVIC_MPU_TYPE_SEPARATE_SHIFT                     (0U)
#define IPU_M4_NVIC_MPU_TYPE_SEPARATE_MASK                      (0x00000001U)

#define IPU_M4_NVIC_MPU_TYPE_DREGION_SHIFT                      (8U)
#define IPU_M4_NVIC_MPU_TYPE_DREGION_MASK                       (0x0000ff00U)

#define IPU_M4_NVIC_MPU_TYPE_IREGION_SHIFT                      (16U)
#define IPU_M4_NVIC_MPU_TYPE_IREGION_MASK                       (0x00ff0000U)

#define IPU_M4_NVIC_MPU_CONTROL_ENABLE_SHIFT                    (0U)
#define IPU_M4_NVIC_MPU_CONTROL_ENABLE_MASK                     (0x00000001U)

#define IPU_M4_NVIC_MPU_CONTROL_HFNMIENA_SHIFT                  (1U)
#define IPU_M4_NVIC_MPU_CONTROL_HFNMIENA_MASK                   (0x00000002U)

#define IPU_M4_NVIC_MPU_CONTROL_PRIVDEFENA_SHIFT                (2U)
#define IPU_M4_NVIC_MPU_CONTROL_PRIVDEFENA_MASK                 (0x00000004U)

#define IPU_M4_NVIC_MPU_REGION_NUMBER_SHIFT                     (0U)
#define IPU_M4_NVIC_MPU_REGION_NUMBER_MASK                      (0x000000ffU)

#define IPU_M4_NVIC_MPU_REGION_BASE_ADDRESS_SHIFT               (0U)
#define IPU_M4_NVIC_MPU_REGION_BASE_ADDRESS_MASK                (0x0000000fU)

#define IPU_M4_NVIC_MPU_REGION_BASE_ADDRESS_VALID_SHIFT         (4U)
#define IPU_M4_NVIC_MPU_REGION_BASE_ADDRESS_VALID_MASK          (0x00000010U)

#define IPU_M4_NVIC_MPU_REGION_BASE_ADDRESS_ADDR_SHIFT          (8U)
#define IPU_M4_NVIC_MPU_REGION_BASE_ADDRESS_ADDR_MASK           (0xffffff00U)

#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_C_DEBUGEN_SHIFT  (0U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_C_DEBUGEN_MASK  (0x00000001U)

#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_C_HALT_SHIFT  (1U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_C_HALT_MASK  (0x00000002U)

#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_C_STEP_SHIFT  (2U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_C_STEP_MASK  (0x00000004U)

#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_C_MASKINTS_SHIFT  (3U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_C_MASKINTS_MASK  (0x00000008U)

#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_C_SNAPSTALL_SHIFT  (5U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_C_SNAPSTALL_MASK  (0x00000020U)

#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_S_REGRDY_SHIFT  (16U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_S_REGRDY_MASK  (0x00010000U)

#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_S_HALT_SHIFT  (17U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_S_HALT_MASK  (0x00020000U)

#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_S_SLEEP_SHIFT  (18U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_S_SLEEP_MASK  (0x00040000U)

#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_S_LOCKUP_SHIFT  (19U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_S_LOCKUP_MASK  (0x00080000U)

#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_S_RETIRE_ST_SHIFT  (24U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_S_RETIRE_ST_MASK  (0x01000000U)

#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_S_RESET_ST_SHIFT  (25U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_S_RESET_ST_MASK  (0x02000000U)

#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_KEY_SHIFT  (26U)
#define IPU_M4_NVIC_DEBUG_HALTING_CONTROL_AND_STATUS_KEY_MASK   (0xfc000000U)

#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_SHIFT   (0U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_MASK    (0x0000001fU)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R0       (0U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R1       (1U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R2       (2U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R3       (3U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R4       (4U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R5       (5U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R6       (6U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R7       (7U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R8       (8U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R9       (9U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R10      (10U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R11      (11U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R12      (12U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R13      (13U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R14      (14U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_R15      (15U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_XPSR_FLAGS  (16U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_MSP      (17U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_PSP      (18U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGSEL_SPECIAL_REGISTERS  (19U)

#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGWNR_SHIFT   (16U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_SELECTOR_REGWNR_MASK    (0x00010000U)

#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_DATA_SHIFT              (0U)
#define IPU_M4_NVIC_DEBUG_CORE_REGISTER_DATA_MASK               (0xffffffffU)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_CORERESET_SHIFT  (0U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_CORERESET_MASK  (0x00000001U)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_MMERR_SHIFT  (4U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_MMERR_MASK  (0x00000010U)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_NOCPERR_SHIFT  (5U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_NOCPERR_MASK  (0x00000020U)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_CHKERR_SHIFT  (6U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_CHKERR_MASK  (0x00000040U)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_STATERR_SHIFT  (7U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_STATERR_MASK  (0x00000080U)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_BUSERR_SHIFT  (8U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_BUSERR_MASK  (0x00000100U)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_INTERR_SHIFT  (9U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_INTERR_MASK  (0x00000200U)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_HARDERR_SHIFT  (10U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_VC_HARDERR_MASK  (0x00000400U)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_MON_EN_SHIFT  (16U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_MON_EN_MASK  (0x00010000U)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_MON_PEND_SHIFT  (17U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_MON_PEND_MASK  (0x00020000U)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_MON_STEP_SHIFT  (18U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_MON_STEP_MASK  (0x00040000U)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_MON_REQ_SHIFT  (19U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_MON_REQ_MASK  (0x00080000U)

#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_TRC_ENA_SHIFT  (24U)
#define IPU_M4_NVIC_DEBUG_EXCEPTION_AND_MONITOR_CONTROL_TRC_ENA_MASK  (0x01000000U)

#define IPU_M4_NVIC_SOFTWARE_TRIGGER_INTERRUPT_INTID_SHIFT      (0U)
#define IPU_M4_NVIC_SOFTWARE_TRIGGER_INTERRUPT_INTID_MASK       (0x000001ffU)

#define IPU_M4_NVIC_PERIPHERAL_ID_4_PERIPHID4_SHIFT             (0U)
#define IPU_M4_NVIC_PERIPHERAL_ID_4_PERIPHID4_MASK              (0x000000ffU)

#define IPU_M4_NVIC_PERIPHERAL_ID_5_PERIPHID5_SHIFT             (0U)
#define IPU_M4_NVIC_PERIPHERAL_ID_5_PERIPHID5_MASK              (0x000000ffU)

#define IPU_M4_NVIC_PERIPHERAL_ID_6_PERIPHID6_SHIFT             (0U)
#define IPU_M4_NVIC_PERIPHERAL_ID_6_PERIPHID6_MASK              (0x000000ffU)

#define IPU_M4_NVIC_PERIPHERAL_ID_7_PERIPHID7_SHIFT             (0U)
#define IPU_M4_NVIC_PERIPHERAL_ID_7_PERIPHID7_MASK              (0x000000ffU)

#define IPU_M4_NVIC_PERIPHERAL_ID_0_PERIPHID0_SHIFT             (0U)
#define IPU_M4_NVIC_PERIPHERAL_ID_0_PERIPHID0_MASK              (0x000000ffU)

#define IPU_M4_NVIC_PERIPHERAL_ID_1_PERIPHID1_SHIFT             (0U)
#define IPU_M4_NVIC_PERIPHERAL_ID_1_PERIPHID1_MASK              (0x000000ffU)

#define IPU_M4_NVIC_PERIPHERAL_ID_2_PERIPHID2_SHIFT             (0U)
#define IPU_M4_NVIC_PERIPHERAL_ID_2_PERIPHID2_MASK              (0x000000ffU)

#define IPU_M4_NVIC_PERIPHERAL_ID_3_PERIPHID3_SHIFT             (0U)
#define IPU_M4_NVIC_PERIPHERAL_ID_3_PERIPHID3_MASK              (0x000000ffU)

#define IPU_M4_NVIC_COMPONENT_ID_0_PCELLID0_SHIFT               (0U)
#define IPU_M4_NVIC_COMPONENT_ID_0_PCELLID0_MASK                (0x000000ffU)

#define IPU_M4_NVIC_COMPONENT_ID_1_PCELLID1_SHIFT               (0U)
#define IPU_M4_NVIC_COMPONENT_ID_1_PCELLID1_MASK                (0x000000ffU)

#define IPU_M4_NVIC_COMPONENT_ID_2_PCELLID2_SHIFT               (0U)
#define IPU_M4_NVIC_COMPONENT_ID_2_PCELLID2_MASK                (0x000000ffU)

#define IPU_M4_NVIC_COMPONENT_ID_3_PCELLID3_SHIFT               (0U)
#define IPU_M4_NVIC_COMPONENT_ID_3_PCELLID3_MASK                (0x000000ffU)

#ifdef __cplusplus
}
#endif

#endif /* IPU_M4_NVIC_H_ */

