{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577933333252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577933333260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 02 10:48:53 2020 " "Processing started: Thu Jan 02 10:48:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577933333260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933333260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prj_q5 -c prj_q5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off prj_q5 -c prj_q5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933333260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577933334169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577933334169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data usb_master.v(14) " "Verilog HDL Declaration information at usb_master.v(14): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "src/USB/usb_master.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1577933343213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/usb/usb_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/usb/usb_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_master " "Found entity 1: usb_master" {  } { { "src/USB/usb_master.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343216 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(39) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(39)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343220 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(40) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(40)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 40 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(41) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(41)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 41 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(42) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(42)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 42 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(43) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(43)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 43 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(44) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(44)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 44 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(45) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(45)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 45 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(46) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(46)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 46 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(47) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(47)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 47 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(48) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(48)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 48 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(52) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(52)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 52 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(53) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(53)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 53 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(54) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(54)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(55) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(55)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 55 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(56) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(56)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 56 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(57) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(57)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 57 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(58) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(58)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 58 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343222 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(59) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(59)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 59 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343222 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(60) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(60)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 60 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343222 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(62) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(62)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 62 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343222 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug src/MDIO/mdio_opr.v(63) " "Unrecognized synthesis attribute \"mark_debug\" at src/MDIO/mdio_opr.v(63)" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 63 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mdio/mdio_opr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mdio/mdio_opr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdio_opr " "Found entity 1: mdio_opr" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mdio/mdio_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mdio/mdio_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdio_cfg " "Found entity 1: mdio_cfg" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_pre_fet.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_pre_fet.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_pre_fet " "Found entity 1: mst_pre_fet" {  } { { "src/FT600Q/mst_pre_fet.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_pre_fet.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_top " "Found entity 1: mst_fifo_top" {  } { { "src/FT600Q/mst_fifo_top.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_fifo_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_fifo_io.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_fifo_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_io " "Found entity 1: mst_fifo_io" {  } { { "src/FT600Q/mst_fifo_io.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_fifo_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_fifo_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_fifo_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_fsm " "Found entity 1: mst_fifo_fsm" {  } { { "src/FT600Q/mst_fifo_fsm.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_fifo_fsm.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_fifo_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_fifo_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_fifo_ctl " "Found entity 1: mst_fifo_ctl" {  } { { "src/FT600Q/mst_fifo_ctl.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_fifo_ctl.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_data_gen " "Found entity 1: mst_data_gen" {  } { { "src/FT600Q/mst_data_gen.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_data_gen.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft600q/mst_data_chk.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ft600q/mst_data_chk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mst_data_chk " "Found entity 1: mst_data_chk" {  } { { "src/FT600Q/mst_data_chk.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_data_chk.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343282 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep TM1640_driver.v(6) " "Verilog HDL Attribute warning at TM1640_driver.v(6): overriding existing value for attribute \"syn_keep\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 6 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343287 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep TM1640_driver.v(7) " "Verilog HDL Attribute warning at TM1640_driver.v(7): overriding existing value for attribute \"syn_keep\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 7 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343287 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep TM1640_driver.v(8) " "Verilog HDL Attribute warning at TM1640_driver.v(8): overriding existing value for attribute \"syn_keep\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 8 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343287 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep TM1640_driver.v(9) " "Verilog HDL Attribute warning at TM1640_driver.v(9): overriding existing value for attribute \"syn_keep\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 9 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343288 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep TM1640_driver.v(10) " "Verilog HDL Attribute warning at TM1640_driver.v(10): overriding existing value for attribute \"syn_keep\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 10 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343288 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep TM1640_driver.v(11) " "Verilog HDL Attribute warning at TM1640_driver.v(11): overriding existing value for attribute \"syn_keep\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 11 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343288 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "preserve TM1640_driver.v(13) " "Verilog HDL Attribute warning at TM1640_driver.v(13): overriding existing value for attribute \"preserve\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 13 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343288 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "preserve TM1640_driver.v(14) " "Verilog HDL Attribute warning at TM1640_driver.v(14): overriding existing value for attribute \"preserve\"" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 14 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tm1640/tm1640_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tm1640/tm1640_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 TM1640_driver " "Found entity 1: TM1640_driver" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tm1640/tm1640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tm1640/tm1640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 TM1640_cfg " "Found entity 1: TM1640_cfg" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343297 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "iic_opr.v(53) " "Verilog HDL information at iic_opr.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "src/IIC/iic_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577933343302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/iic/iic_opr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/iic/iic_opr.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_opr " "Found entity 1: iic_opr" {  } { { "src/IIC/iic_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOOP_DATA loop_data prj_q5.v(201) " "Verilog HDL Declaration information at prj_q5.v(201): object \"LOOP_DATA\" differs only in case from object \"loop_data\" in the same scope" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 201 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1577933343310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/prj_q5.v 1 1 " "Found 1 design units, including 1 entities, in source file src/prj_q5.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj_q5 " "Found entity 1: prj_q5" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/qip/sysclk_source.v 1 1 " "Found 1 design units, including 1 entities, in source file src/qip/sysclk_source.v" { { "Info" "ISGN_ENTITY_NAME" "1 sysclk_source " "Found entity 1: sysclk_source" {  } { { "src/QIP/sysclk_source.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_sram_16k36.v 1 1 " "Found 1 design units, including 1 entities, in source file sp_sram_16k36.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_sram_16k36 " "Found entity 1: sp_sram_16k36" {  } { { "sp_sram_16k36.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/sp_sram_16k36.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_RAM " "Found entity 1: USB_RAM" {  } { { "USB_RAM.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prj_q5 " "Elaborating entity \"prj_q5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577933343432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sedBytes prj_q5.v(214) " "Verilog HDL or VHDL warning at prj_q5.v(214): object \"sedBytes\" assigned a value but never read" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577933343435 "|prj_q5"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mdio_revData prj_q5.v(229) " "Verilog HDL warning at prj_q5.v(229): object mdio_revData used but never assigned" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 229 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577933343435 "|prj_q5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x0_enable prj_q5.v(233) " "Verilog HDL or VHDL warning at prj_q5.v(233): object \"x0_enable\" assigned a value but never read" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577933343435 "|prj_q5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_count prj_q5.v(721) " "Verilog HDL or VHDL warning at prj_q5.v(721): object \"usb_count\" assigned a value but never read" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 721 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577933343435 "|prj_q5"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "prj_q5.v(569) " "Verilog HDL Case Statement warning at prj_q5.v(569): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 569 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1577933343442 "|prj_q5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mdio_revData.0000000000000000 0 prj_q5.v(229) " "Net \"mdio_revData.0000000000000000\" at prj_q5.v(229) has no driver or initial value, using a default initial value '0'" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 229 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577933343446 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RESIN prj_q5.v(60) " "Output port \"RESIN\" at prj_q5.v(60) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343446 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "POWER_STBY prj_q5.v(61) " "Output port \"POWER_STBY\" at prj_q5.v(61) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343446 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TQ_POWER_EN prj_q5.v(62) " "Output port \"TQ_POWER_EN\" at prj_q5.v(62) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343446 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO2_15 prj_q5.v(73) " "Output port \"GPIO2_15\" at prj_q5.v(73) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343446 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_IQR4 prj_q5.v(75) " "Output port \"FPGA_IQR4\" at prj_q5.v(75) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343447 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VCC1V8_EN prj_q5.v(78) " "Output port \"VCC1V8_EN\" at prj_q5.v(78) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343447 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VCC3V3_FPGA_EN prj_q5.v(81) " "Output port \"VCC3V3_FPGA_EN\" at prj_q5.v(81) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343447 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CPU_3V3_TRST prj_q5.v(82) " "Output port \"CPU_3V3_TRST\" at prj_q5.v(82) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343447 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EC3_PHY_RST prj_q5.v(86) " "Output port \"EC3_PHY_RST\" at prj_q5.v(86) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343447 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EC2_PHY_RST prj_q5.v(87) " "Output port \"EC2_PHY_RST\" at prj_q5.v(87) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343447 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EC1_PHY_RST prj_q5.v(88) " "Output port \"EC1_PHY_RST\" at prj_q5.v(88) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343447 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STKT_RST prj_q5.v(89) " "Output port \"STKT_RST\" at prj_q5.v(89) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343447 "|prj_q5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_RST_USBHUB prj_q5.v(90) " "Output port \"FPGA_RST_USBHUB\" at prj_q5.v(90) has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577933343447 "|prj_q5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysclk_source sysclk_source:sysclk_source_inst " "Elaborating entity \"sysclk_source\" for hierarchy \"sysclk_source:sysclk_source_inst\"" {  } { { "src/prj_q5.v" "sysclk_source_inst" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sysclk_source:sysclk_source_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\"" {  } { { "src/QIP/sysclk_source.v" "altpll_component" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sysclk_source:sysclk_source_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\"" {  } { { "src/QIP/sysclk_source.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sysclk_source:sysclk_source_inst\|altpll:altpll_component " "Instantiated megafunction \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sysclk_source " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sysclk_source\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343605 ""}  } { { "src/QIP/sysclk_source.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577933343605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sysclk_source_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sysclk_source_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sysclk_source_altpll " "Found entity 1: sysclk_source_altpll" {  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysclk_source_altpll sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated " "Elaborating entity \"sysclk_source_altpll\" for hierarchy \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TM1640_driver TM1640_driver:TM1640_PART1_i " "Elaborating entity \"TM1640_driver\" for hierarchy \"TM1640_driver:TM1640_PART1_i\"" {  } { { "src/prj_q5.v" "TM1640_PART1_i" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343691 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_rdAddr TM1640_driver.v(36) " "Verilog HDL or VHDL warning at TM1640_driver.v(36): object \"mem_rdAddr\" assigned a value but never read" {  } { { "src/TM1640/TM1640_driver.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577933343692 "|prj_q5|TM1640_driver:TM1640_PART1_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_opr TM1640_driver:TM1640_PART1_i\|iic_opr:iic_opr_I " "Elaborating entity \"iic_opr\" for hierarchy \"TM1640_driver:TM1640_PART1_i\|iic_opr:iic_opr_I\"" {  } { { "src/TM1640/TM1640_driver.v" "iic_opr_I" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 iic_opr.v(81) " "Verilog HDL assignment warning at iic_opr.v(81): truncated value with size 32 to match size of target (16)" {  } { { "src/IIC/iic_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343707 "|prj_q5|TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "iic_opr.v(177) " "Verilog HDL Case Statement information at iic_opr.v(177): all case item expressions in this case statement are onehot" {  } { { "src/IIC/iic_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v" 177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1577933343708 "|prj_q5|TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TM1640_cfg TM1640_cfg:TM1640_1_cfg " "Elaborating entity \"TM1640_cfg\" for hierarchy \"TM1640_cfg:TM1640_1_cfg\"" {  } { { "src/prj_q5.v" "TM1640_1_cfg" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(82) " "Verilog HDL assignment warning at TM1640_cfg.v(82): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343721 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(86) " "Verilog HDL assignment warning at TM1640_cfg.v(86): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343721 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(90) " "Verilog HDL assignment warning at TM1640_cfg.v(90): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343721 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(94) " "Verilog HDL assignment warning at TM1640_cfg.v(94): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343721 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(98) " "Verilog HDL assignment warning at TM1640_cfg.v(98): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343722 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(102) " "Verilog HDL assignment warning at TM1640_cfg.v(102): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343722 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(106) " "Verilog HDL assignment warning at TM1640_cfg.v(106): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343722 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(110) " "Verilog HDL assignment warning at TM1640_cfg.v(110): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343722 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(114) " "Verilog HDL assignment warning at TM1640_cfg.v(114): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343722 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(118) " "Verilog HDL assignment warning at TM1640_cfg.v(118): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343722 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 8 TM1640_cfg.v(123) " "Verilog HDL assignment warning at TM1640_cfg.v(123): truncated value with size 112 to match size of target (8)" {  } { { "src/TM1640/TM1640_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343722 "|prj_q5|TM1640_cfg:TM1640_1_cfg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_master usb_master:usb_master_i " "Elaborating entity \"usb_master\" for hierarchy \"usb_master:usb_master_i\"" {  } { { "src/prj_q5.v" "usb_master_i" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 usb_master.v(157) " "Verilog HDL assignment warning at usb_master.v(157): truncated value with size 13 to match size of target (11)" {  } { { "src/USB/usb_master.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343742 "|prj_q5|usb_master:usb_master_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 usb_master.v(206) " "Verilog HDL assignment warning at usb_master.v(206): truncated value with size 13 to match size of target (11)" {  } { { "src/USB/usb_master.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343742 "|prj_q5|usb_master:usb_master_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_RAM usb_master:usb_master_i\|USB_RAM:USB_RAM_i " "Elaborating entity \"USB_RAM\" for hierarchy \"usb_master:usb_master_i\|USB_RAM:USB_RAM_i\"" {  } { { "src/USB/usb_master.v" "USB_RAM_i" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\"" {  } { { "USB_RAM.v" "altsyncram_component" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\"" {  } { { "USB_RAM.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577933343896 ""}  } { { "USB_RAM.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577933343896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cbn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cbn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cbn1 " "Found entity 1: altsyncram_cbn1" {  } { { "db/altsyncram_cbn1.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/altsyncram_cbn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933343966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933343966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cbn1 usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated " "Elaborating entity \"altsyncram_cbn1\" for hierarchy \"usb_master:usb_master_i\|USB_RAM:USB_RAM_i\|altsyncram:altsyncram_component\|altsyncram_cbn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdio_cfg mdio_cfg:mdio_cfg_I " "Elaborating entity \"mdio_cfg\" for hierarchy \"mdio_cfg:mdio_cfg_I\"" {  } { { "src/prj_q5.v" "mdio_cfg_I" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933343997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mdio_cfg.v(39) " "Verilog HDL assignment warning at mdio_cfg.v(39): truncated value with size 8 to match size of target (5)" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343998 "|prj_q5|mdio_cfg:mdio_cfg_I"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mdio_cfg.v(197) " "Verilog HDL assignment warning at mdio_cfg.v(197): truncated value with size 8 to match size of target (5)" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343999 "|prj_q5|mdio_cfg:mdio_cfg_I"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mdio_cfg.v(203) " "Verilog HDL assignment warning at mdio_cfg.v(203): truncated value with size 8 to match size of target (5)" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343999 "|prj_q5|mdio_cfg:mdio_cfg_I"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mdio_cfg.v(209) " "Verilog HDL assignment warning at mdio_cfg.v(209): truncated value with size 8 to match size of target (5)" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343999 "|prj_q5|mdio_cfg:mdio_cfg_I"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mdio_cfg.v(215) " "Verilog HDL assignment warning at mdio_cfg.v(215): truncated value with size 8 to match size of target (5)" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343999 "|prj_q5|mdio_cfg:mdio_cfg_I"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mdio_cfg.v(222) " "Verilog HDL assignment warning at mdio_cfg.v(222): truncated value with size 8 to match size of target (5)" {  } { { "src/MDIO/mdio_cfg.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577933343999 "|prj_q5|mdio_cfg:mdio_cfg_I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdio_opr mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I " "Elaborating entity \"mdio_opr\" for hierarchy \"mdio_cfg:mdio_cfg_I\|mdio_opr:mdio_opr_I\"" {  } { { "src/MDIO/mdio_cfg.v" "mdio_opr_I" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933344015 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdc_counts mdio_opr.v(63) " "Verilog HDL or VHDL warning at mdio_opr.v(63): object \"mdc_counts\" assigned a value but never read" {  } { { "src/MDIO/mdio_opr.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577933344016 "|prj_q5|mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_td24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_td24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_td24 " "Found entity 1: altsyncram_td24" {  } { { "db/altsyncram_td24.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/altsyncram_td24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933347982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933347982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_msc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_msc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_msc " "Found entity 1: mux_msc" {  } { { "db/mux_msc.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/mux_msc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933348384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933348384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/decode_6vf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933348577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933348577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nhi " "Found entity 1: cntr_nhi" {  } { { "db/cntr_nhi.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_nhi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933348944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933348944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mgc " "Found entity 1: cmpr_mgc" {  } { { "db/cmpr_mgc.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cmpr_mgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933349019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933349019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f9j " "Found entity 1: cntr_f9j" {  } { { "db/cntr_f9j.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_f9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933349165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933349165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9gi " "Found entity 1: cntr_9gi" {  } { { "db/cntr_9gi.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_9gi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933349373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933349373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cmpr_kgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933349449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933349449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_r2j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933349610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933349610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cmpr_ggc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933349710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933349710 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933350380 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1577933350487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.01.02.10:49:14 Progress: Loading sldc5cb7817/alt_sld_fab_wrapper_hw.tcl " "2020.01.02.10:49:14 Progress: Loading sldc5cb7817/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933354217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933356333 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933356453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933357903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933358039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933358169 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933358313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933358319 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933358320 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1577933359000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5cb7817/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc5cb7817/alt_sld_fab.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933359235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933359235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933359327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933359327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933359340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933359340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933359414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933359414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933359500 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933359500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933359500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577933359578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933359578 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12 " "Ignored 12 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1577933360967 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1577933360967 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TM1640_cfg:TM1640_1_cfg\|TM1640_driver:TM1640_drive_i\|mem " "RAM logic \"TM1640_cfg:TM1640_1_cfg\|TM1640_driver:TM1640_drive_i\|mem\" is uninferred due to asynchronous read logic" {  } { { "src/TM1640/TM1640_driver.v" "mem" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1577933361364 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TM1640_driver:TM1640_PART1_i\|mem " "RAM logic \"TM1640_driver:TM1640_PART1_i\|mem\" is uninferred due to asynchronous read logic" {  } { { "src/TM1640/TM1640_driver.v" "mem" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1577933361364 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1577933361364 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C1_SDA " "bidirectional pin \"FPGA_I2C1_SDA\" has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577933362241 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1577933362241 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RESIN GND " "Pin \"RESIN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|RESIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "POWER_STBY GND " "Pin \"POWER_STBY\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|POWER_STBY"} { "Warning" "WMLS_MLS_STUCK_PIN" "TQ_POWER_EN GND " "Pin \"TQ_POWER_EN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|TQ_POWER_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO2_15 GND " "Pin \"GPIO2_15\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|GPIO2_15"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_IQR4 GND " "Pin \"FPGA_IQR4\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|FPGA_IQR4"} { "Warning" "WMLS_MLS_STUCK_PIN" "VCC1V8_EN GND " "Pin \"VCC1V8_EN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|VCC1V8_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "VCC3V3_OTHER_EN VCC " "Pin \"VCC3V3_OTHER_EN\" is stuck at VCC" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|VCC3V3_OTHER_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "VCC3V3_FPGA_EN GND " "Pin \"VCC3V3_FPGA_EN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|VCC3V3_FPGA_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_3V3_TRST GND " "Pin \"CPU_3V3_TRST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|CPU_3V3_TRST"} { "Warning" "WMLS_MLS_STUCK_PIN" "EC3_PHY_RST GND " "Pin \"EC3_PHY_RST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|EC3_PHY_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "EC2_PHY_RST GND " "Pin \"EC2_PHY_RST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|EC2_PHY_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "EC1_PHY_RST GND " "Pin \"EC1_PHY_RST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|EC1_PHY_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "STKT_RST GND " "Pin \"STKT_RST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|STKT_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RST_USBHUB GND " "Pin \"FPGA_RST_USBHUB\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|FPGA_RST_USBHUB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_TXEN_MII VCC " "Pin \"ECAT_TXEN_MII\" is stuck at VCC" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|ECAT_TXEN_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_TXD3_MII GND " "Pin \"ECAT_TXD3_MII\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|ECAT_TXD3_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_TXD1_MII GND " "Pin \"ECAT_TXD1_MII\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|ECAT_TXD1_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_COL_MII GND " "Pin \"ECAT_COL_MII\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|ECAT_COL_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_CRS_MII GND " "Pin \"ECAT_CRS_MII\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|ECAT_CRS_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_OUTPUT_EN GND " "Pin \"FPGA_OUTPUT_EN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577933362680 "|prj_q5|FPGA_OUTPUT_EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1577933362680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933362810 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_0_ IFC_DATA\[0\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_0_\" driven by bidirectional pin \"IFC_DATA\[0\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362926 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_1_ IFC_DATA\[1\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_1_\" driven by bidirectional pin \"IFC_DATA\[1\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362926 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_2_ IFC_DATA\[2\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_2_\" driven by bidirectional pin \"IFC_DATA\[2\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362926 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_3_ IFC_DATA\[3\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_3_\" driven by bidirectional pin \"IFC_DATA\[3\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362926 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_4_ IFC_DATA\[4\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_4_\" driven by bidirectional pin \"IFC_DATA\[4\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362926 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_5_ IFC_DATA\[5\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_5_\" driven by bidirectional pin \"IFC_DATA\[5\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362926 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_6_ IFC_DATA\[6\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_6_\" driven by bidirectional pin \"IFC_DATA\[6\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362926 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_7_ IFC_DATA\[7\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_7_\" driven by bidirectional pin \"IFC_DATA\[7\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362926 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_8_ IFC_DATA\[8\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_8_\" driven by bidirectional pin \"IFC_DATA\[8\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362927 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_9_ IFC_DATA\[9\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_9_\" driven by bidirectional pin \"IFC_DATA\[9\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362927 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_10_ IFC_DATA\[10\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_10_\" driven by bidirectional pin \"IFC_DATA\[10\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362927 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_11_ IFC_DATA\[11\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_11_\" driven by bidirectional pin \"IFC_DATA\[11\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362927 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_12_ IFC_DATA\[12\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_12_\" driven by bidirectional pin \"IFC_DATA\[12\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362927 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_13_ IFC_DATA\[13\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_13_\" driven by bidirectional pin \"IFC_DATA\[13\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362927 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_14_ IFC_DATA\[14\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_14_\" driven by bidirectional pin \"IFC_DATA\[14\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362927 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_15_ IFC_DATA\[15\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_15_\" driven by bidirectional pin \"IFC_DATA\[15\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362927 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_BE_0_ IFC_BE\[0\] " "Output pin \"pre_syn.bp.usb_master_i_BE_0_\" driven by bidirectional pin \"IFC_BE\[0\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 40 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362927 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_BE_1_ IFC_BE\[1\] " "Output pin \"pre_syn.bp.usb_master_i_BE_1_\" driven by bidirectional pin \"IFC_BE\[1\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 40 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1577933362927 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1577933364016 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mdio_revData.0000000000000000 " "Logic cell \"mdio_revData.0000000000000000\"" {  } { { "src/prj_q5.v" "mdio_revData.0000000000000000" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 229 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933364026 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1577933364026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/output_files/prj_q5.map.smsg " "Generated suppressed messages file E:/WorkSpace/project/FPGA/prj_q5/prj_q5/output_files/prj_q5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933364292 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 273 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 273 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1577933365874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577933365949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577933365949 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/QIP/sysclk_source.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v" 106 0 0 } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 282 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1577933366172 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_OUT " "No output dependent on input pin \"RESET_OUT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933366419 "|prj_q5|RESET_OUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HRESET " "No output dependent on input pin \"HRESET\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933366419 "|prj_q5|HRESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_REQ_OUT " "No output dependent on input pin \"RESET_REQ_OUT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933366419 "|prj_q5|RESET_REQ_OUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMC_PWR_STATUS " "No output dependent on input pin \"PMC_PWR_STATUS\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933366419 "|prj_q5|PMC_PWR_STATUS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V5_DEC_INT " "No output dependent on input pin \"V5_DEC_INT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933366419 "|prj_q5|V5_DEC_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V24_DEC_INT " "No output dependent on input pin \"V24_DEC_INT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933366419 "|prj_q5|V24_DEC_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO2_14 " "No output dependent on input pin \"GPIO2_14\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933366419 "|prj_q5|GPIO2_14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK25M_OUT " "No output dependent on input pin \"FPGA_CLK25M_OUT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933366419 "|prj_q5|FPGA_CLK25M_OUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ECAT_RXER_MII " "No output dependent on input pin \"ECAT_RXER_MII\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933366419 "|prj_q5|ECAT_RXER_MII"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_ALERT " "No output dependent on input pin \"TEMP_ALERT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933366419 "|prj_q5|TEMP_ALERT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_CRIT_OUT " "No output dependent on input pin \"TEMP_CRIT_OUT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933366419 "|prj_q5|TEMP_CRIT_OUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_I2C1_LED_INT " "No output dependent on input pin \"FPGA_I2C1_LED_INT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577933366419 "|prj_q5|FPGA_I2C1_LED_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1577933366419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4400 " "Implemented 4400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577933366420 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577933366420 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1577933366420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4143 " "Implemented 4143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577933366420 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1577933366420 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1577933366420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577933366420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "748 " "Peak virtual memory: 748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577933366453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 02 10:49:26 2020 " "Processing ended: Thu Jan 02 10:49:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577933366453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577933366453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577933366453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577933366453 ""}
