#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14a612720 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v0x6000019cec70_0 .var "A", 7 0;
v0x6000019ced00_0 .var "B", 7 0;
v0x6000019ced90_0 .var "areset", 0 0;
v0x6000019cee20_0 .var "clk", 0 0;
v0x6000019ceeb0_0 .net "product", 15 0, v0x6000019ceac0_0;  1 drivers
S_0x14a606920 .scope module, "M" "multiplier8x8" 2 8, 3 8 0, S_0x14a612720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "product";
    .port_info 1 /INPUT 8 "multiplicand";
    .port_info 2 /INPUT 8 "multiplier";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "areset";
P_0x6000017cc000 .param/l "EXEC" 0 3 14, +C4<00000000000000000000000000000001>;
P_0x6000017cc040 .param/l "HALT" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x6000017cc080 .param/l "IDLE" 0 3 15, +C4<00000000000000000000000000000010>;
P_0x6000017cc0c0 .param/l "INIT" 0 3 13, +C4<00000000000000000000000000000000>;
v0x6000019ce6d0_0 .var "B", 7 0;
v0x6000019ce760_0 .net "Cout", 0 0, L_0x6000000c3800;  1 drivers
v0x6000019ce7f0_0 .net "areset", 0 0, v0x6000019ced90_0;  1 drivers
v0x6000019ce880_0 .net "clk", 0 0, v0x6000019cee20_0;  1 drivers
v0x6000019ce910_0 .net "multiplicand", 7 0, v0x6000019cec70_0;  1 drivers
v0x6000019ce9a0_0 .net "multiplier", 7 0, v0x6000019ced00_0;  1 drivers
v0x6000019cea30_0 .net "next_state", 1 0, v0x6000019ce640_0;  1 drivers
v0x6000019ceac0_0 .var "product", 15 0;
v0x6000019ceb50_0 .var "state", 1 0;
v0x6000019cebe0_0 .net "tempSum", 7 0, L_0x600001ac8e60;  1 drivers
E_0x6000025dae20 .event negedge, v0x6000019ce490_0;
E_0x6000025dacd0 .event posedge, v0x6000019ce490_0;
L_0x600001ac9220 .part v0x6000019ceac0_0, 8, 8;
S_0x14a606a90 .scope module, "ALU" "Adder8" 3 31, 4 6 0, S_0x14a606920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 8 "Sum";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x6000019ce0a0_0 .net "A", 7 0, L_0x600001ac9220;  1 drivers
v0x6000019ce130_0 .net "B", 7 0, v0x6000019cec70_0;  alias, 1 drivers
L_0x140040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000019ce1c0_0 .net "Cin", 0 0, L_0x140040010;  1 drivers
v0x6000019ce250_0 .net "Cout", 0 0, L_0x6000000c3800;  alias, 1 drivers
v0x6000019ce2e0_0 .net "Sum", 7 0, L_0x600001ac8e60;  alias, 1 drivers
v0x6000019ce370_0 .net "ctemp", 7 1, L_0x600001ac8d20;  1 drivers
L_0x600001ac8140 .part L_0x600001ac9220, 0, 1;
L_0x600001ac8320 .part v0x6000019cec70_0, 0, 1;
L_0x600001ac83c0 .part L_0x600001ac9220, 1, 1;
L_0x600001ac8460 .part v0x6000019cec70_0, 1, 1;
L_0x600001ac8500 .part L_0x600001ac8d20, 0, 1;
L_0x600001ac85a0 .part L_0x600001ac9220, 2, 1;
L_0x600001ac8640 .part v0x6000019cec70_0, 2, 1;
L_0x600001ac86e0 .part L_0x600001ac8d20, 1, 1;
L_0x600001ac8780 .part L_0x600001ac9220, 3, 1;
L_0x600001ac8820 .part v0x6000019cec70_0, 3, 1;
L_0x600001ac88c0 .part L_0x600001ac8d20, 2, 1;
L_0x600001ac8960 .part L_0x600001ac9220, 4, 1;
L_0x600001ac8a00 .part v0x6000019cec70_0, 4, 1;
L_0x600001ac8aa0 .part L_0x600001ac8d20, 3, 1;
L_0x600001ac8b40 .part L_0x600001ac9220, 5, 1;
L_0x600001ac8be0 .part v0x6000019cec70_0, 5, 1;
L_0x600001ac8c80 .part L_0x600001ac8d20, 4, 1;
LS_0x600001ac8d20_0_0 .concat8 [ 1 1 1 1], L_0x6000000c2290, L_0x6000000c25a0, L_0x6000000c28b0, L_0x6000000c2bc0;
LS_0x600001ac8d20_0_4 .concat8 [ 1 1 1 0], L_0x6000000c2ed0, L_0x6000000c3250, L_0x6000000c34f0;
L_0x600001ac8d20 .concat8 [ 4 3 0 0], LS_0x600001ac8d20_0_0, LS_0x600001ac8d20_0_4;
L_0x600001ac8dc0 .part L_0x600001ac9220, 6, 1;
L_0x600001ac8f00 .part v0x6000019cec70_0, 6, 1;
L_0x600001ac8fa0 .part L_0x600001ac8d20, 5, 1;
LS_0x600001ac8e60_0_0 .concat8 [ 1 1 1 1], L_0x6000000c2370, L_0x6000000c2680, L_0x6000000c2990, L_0x6000000c2ca0;
LS_0x600001ac8e60_0_4 .concat8 [ 1 1 1 1], L_0x6000000c2fb0, L_0x6000000c3330, L_0x6000000c35d0, L_0x6000000c38e0;
L_0x600001ac8e60 .concat8 [ 4 4 0 0], LS_0x600001ac8e60_0_0, LS_0x600001ac8e60_0_4;
L_0x600001ac9040 .part L_0x600001ac9220, 7, 1;
L_0x600001ac90e0 .part v0x6000019cec70_0, 7, 1;
L_0x600001ac9180 .part L_0x600001ac8d20, 6, 1;
S_0x14a605ae0 .scope module, "F0" "Full_Adder" 4 16, 5 4 0, S_0x14a606a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x6000000c20d0 .functor AND 1, L_0x600001ac8140, L_0x600001ac8320, C4<1>, C4<1>;
L_0x6000000c2140 .functor AND 1, L_0x600001ac8320, L_0x140040010, C4<1>, C4<1>;
L_0x6000000c21b0 .functor OR 1, L_0x6000000c20d0, L_0x6000000c2140, C4<0>, C4<0>;
L_0x6000000c2220 .functor AND 1, L_0x600001ac8140, L_0x140040010, C4<1>, C4<1>;
L_0x6000000c2290 .functor OR 1, L_0x6000000c21b0, L_0x6000000c2220, C4<0>, C4<0>;
L_0x6000000c2300 .functor XOR 1, L_0x600001ac8140, L_0x600001ac8320, C4<0>, C4<0>;
L_0x6000000c2370 .functor XOR 1, L_0x6000000c2300, L_0x140040010, C4<0>, C4<0>;
v0x6000019c95f0_0 .net "A", 0 0, L_0x600001ac8140;  1 drivers
v0x6000019c8f30_0 .net "B", 0 0, L_0x600001ac8320;  1 drivers
v0x6000019c8900_0 .net "Cin", 0 0, L_0x140040010;  alias, 1 drivers
v0x6000019cb4e0_0 .net "Cout", 0 0, L_0x6000000c2290;  1 drivers
v0x6000019cb570_0 .net "Sum", 0 0, L_0x6000000c2370;  1 drivers
v0x6000019cb600_0 .net *"_ivl_0", 0 0, L_0x6000000c20d0;  1 drivers
v0x6000019cb690_0 .net *"_ivl_10", 0 0, L_0x6000000c2300;  1 drivers
v0x6000019cb720_0 .net *"_ivl_2", 0 0, L_0x6000000c2140;  1 drivers
v0x6000019cb7b0_0 .net *"_ivl_4", 0 0, L_0x6000000c21b0;  1 drivers
v0x6000019cb840_0 .net *"_ivl_6", 0 0, L_0x6000000c2220;  1 drivers
S_0x14a605c50 .scope module, "F1" "Full_Adder" 4 17, 5 4 0, S_0x14a606a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x6000000c23e0 .functor AND 1, L_0x600001ac83c0, L_0x600001ac8460, C4<1>, C4<1>;
L_0x6000000c2450 .functor AND 1, L_0x600001ac8460, L_0x600001ac8500, C4<1>, C4<1>;
L_0x6000000c24c0 .functor OR 1, L_0x6000000c23e0, L_0x6000000c2450, C4<0>, C4<0>;
L_0x6000000c2530 .functor AND 1, L_0x600001ac83c0, L_0x600001ac8500, C4<1>, C4<1>;
L_0x6000000c25a0 .functor OR 1, L_0x6000000c24c0, L_0x6000000c2530, C4<0>, C4<0>;
L_0x6000000c2610 .functor XOR 1, L_0x600001ac83c0, L_0x600001ac8460, C4<0>, C4<0>;
L_0x6000000c2680 .functor XOR 1, L_0x6000000c2610, L_0x600001ac8500, C4<0>, C4<0>;
v0x6000019cb8d0_0 .net "A", 0 0, L_0x600001ac83c0;  1 drivers
v0x6000019cb960_0 .net "B", 0 0, L_0x600001ac8460;  1 drivers
v0x6000019cb9f0_0 .net "Cin", 0 0, L_0x600001ac8500;  1 drivers
v0x6000019cba80_0 .net "Cout", 0 0, L_0x6000000c25a0;  1 drivers
v0x6000019cbb10_0 .net "Sum", 0 0, L_0x6000000c2680;  1 drivers
v0x6000019cbba0_0 .net *"_ivl_0", 0 0, L_0x6000000c23e0;  1 drivers
v0x6000019cbc30_0 .net *"_ivl_10", 0 0, L_0x6000000c2610;  1 drivers
v0x6000019cbcc0_0 .net *"_ivl_2", 0 0, L_0x6000000c2450;  1 drivers
v0x6000019cbd50_0 .net *"_ivl_4", 0 0, L_0x6000000c24c0;  1 drivers
v0x6000019cbde0_0 .net *"_ivl_6", 0 0, L_0x6000000c2530;  1 drivers
S_0x14a6143d0 .scope module, "F2" "Full_Adder" 4 18, 5 4 0, S_0x14a606a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x6000000c26f0 .functor AND 1, L_0x600001ac85a0, L_0x600001ac8640, C4<1>, C4<1>;
L_0x6000000c2760 .functor AND 1, L_0x600001ac8640, L_0x600001ac86e0, C4<1>, C4<1>;
L_0x6000000c27d0 .functor OR 1, L_0x6000000c26f0, L_0x6000000c2760, C4<0>, C4<0>;
L_0x6000000c2840 .functor AND 1, L_0x600001ac85a0, L_0x600001ac86e0, C4<1>, C4<1>;
L_0x6000000c28b0 .functor OR 1, L_0x6000000c27d0, L_0x6000000c2840, C4<0>, C4<0>;
L_0x6000000c2920 .functor XOR 1, L_0x600001ac85a0, L_0x600001ac8640, C4<0>, C4<0>;
L_0x6000000c2990 .functor XOR 1, L_0x6000000c2920, L_0x600001ac86e0, C4<0>, C4<0>;
v0x6000019cbe70_0 .net "A", 0 0, L_0x600001ac85a0;  1 drivers
v0x6000019cbf00_0 .net "B", 0 0, L_0x600001ac8640;  1 drivers
v0x6000019cc000_0 .net "Cin", 0 0, L_0x600001ac86e0;  1 drivers
v0x6000019cc090_0 .net "Cout", 0 0, L_0x6000000c28b0;  1 drivers
v0x6000019cc120_0 .net "Sum", 0 0, L_0x6000000c2990;  1 drivers
v0x6000019cc1b0_0 .net *"_ivl_0", 0 0, L_0x6000000c26f0;  1 drivers
v0x6000019cc240_0 .net *"_ivl_10", 0 0, L_0x6000000c2920;  1 drivers
v0x6000019cc2d0_0 .net *"_ivl_2", 0 0, L_0x6000000c2760;  1 drivers
v0x6000019cc360_0 .net *"_ivl_4", 0 0, L_0x6000000c27d0;  1 drivers
v0x6000019cc3f0_0 .net *"_ivl_6", 0 0, L_0x6000000c2840;  1 drivers
S_0x14a614540 .scope module, "F3" "Full_Adder" 4 19, 5 4 0, S_0x14a606a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x6000000c2a00 .functor AND 1, L_0x600001ac8780, L_0x600001ac8820, C4<1>, C4<1>;
L_0x6000000c2a70 .functor AND 1, L_0x600001ac8820, L_0x600001ac88c0, C4<1>, C4<1>;
L_0x6000000c2ae0 .functor OR 1, L_0x6000000c2a00, L_0x6000000c2a70, C4<0>, C4<0>;
L_0x6000000c2b50 .functor AND 1, L_0x600001ac8780, L_0x600001ac88c0, C4<1>, C4<1>;
L_0x6000000c2bc0 .functor OR 1, L_0x6000000c2ae0, L_0x6000000c2b50, C4<0>, C4<0>;
L_0x6000000c2c30 .functor XOR 1, L_0x600001ac8780, L_0x600001ac8820, C4<0>, C4<0>;
L_0x6000000c2ca0 .functor XOR 1, L_0x6000000c2c30, L_0x600001ac88c0, C4<0>, C4<0>;
v0x6000019cc480_0 .net "A", 0 0, L_0x600001ac8780;  1 drivers
v0x6000019cc510_0 .net "B", 0 0, L_0x600001ac8820;  1 drivers
v0x6000019cc5a0_0 .net "Cin", 0 0, L_0x600001ac88c0;  1 drivers
v0x6000019cc630_0 .net "Cout", 0 0, L_0x6000000c2bc0;  1 drivers
v0x6000019cc6c0_0 .net "Sum", 0 0, L_0x6000000c2ca0;  1 drivers
v0x6000019cc750_0 .net *"_ivl_0", 0 0, L_0x6000000c2a00;  1 drivers
v0x6000019cc7e0_0 .net *"_ivl_10", 0 0, L_0x6000000c2c30;  1 drivers
v0x6000019cc870_0 .net *"_ivl_2", 0 0, L_0x6000000c2a70;  1 drivers
v0x6000019cc900_0 .net *"_ivl_4", 0 0, L_0x6000000c2ae0;  1 drivers
v0x6000019cc990_0 .net *"_ivl_6", 0 0, L_0x6000000c2b50;  1 drivers
S_0x14a613840 .scope module, "F4" "Full_Adder" 4 20, 5 4 0, S_0x14a606a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x6000000c2d10 .functor AND 1, L_0x600001ac8960, L_0x600001ac8a00, C4<1>, C4<1>;
L_0x6000000c2d80 .functor AND 1, L_0x600001ac8a00, L_0x600001ac8aa0, C4<1>, C4<1>;
L_0x6000000c2df0 .functor OR 1, L_0x6000000c2d10, L_0x6000000c2d80, C4<0>, C4<0>;
L_0x6000000c2e60 .functor AND 1, L_0x600001ac8960, L_0x600001ac8aa0, C4<1>, C4<1>;
L_0x6000000c2ed0 .functor OR 1, L_0x6000000c2df0, L_0x6000000c2e60, C4<0>, C4<0>;
L_0x6000000c2f40 .functor XOR 1, L_0x600001ac8960, L_0x600001ac8a00, C4<0>, C4<0>;
L_0x6000000c2fb0 .functor XOR 1, L_0x6000000c2f40, L_0x600001ac8aa0, C4<0>, C4<0>;
v0x6000019cca20_0 .net "A", 0 0, L_0x600001ac8960;  1 drivers
v0x6000019ccab0_0 .net "B", 0 0, L_0x600001ac8a00;  1 drivers
v0x6000019ccb40_0 .net "Cin", 0 0, L_0x600001ac8aa0;  1 drivers
v0x6000019ccbd0_0 .net "Cout", 0 0, L_0x6000000c2ed0;  1 drivers
v0x6000019ccc60_0 .net "Sum", 0 0, L_0x6000000c2fb0;  1 drivers
v0x6000019cccf0_0 .net *"_ivl_0", 0 0, L_0x6000000c2d10;  1 drivers
v0x6000019ccd80_0 .net *"_ivl_10", 0 0, L_0x6000000c2f40;  1 drivers
v0x6000019cce10_0 .net *"_ivl_2", 0 0, L_0x6000000c2d80;  1 drivers
v0x6000019ccea0_0 .net *"_ivl_4", 0 0, L_0x6000000c2df0;  1 drivers
v0x6000019ccf30_0 .net *"_ivl_6", 0 0, L_0x6000000c2e60;  1 drivers
S_0x14a6139b0 .scope module, "F5" "Full_Adder" 4 21, 5 4 0, S_0x14a606a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x6000000c3090 .functor AND 1, L_0x600001ac8b40, L_0x600001ac8be0, C4<1>, C4<1>;
L_0x6000000c3100 .functor AND 1, L_0x600001ac8be0, L_0x600001ac8c80, C4<1>, C4<1>;
L_0x6000000c3170 .functor OR 1, L_0x6000000c3090, L_0x6000000c3100, C4<0>, C4<0>;
L_0x6000000c31e0 .functor AND 1, L_0x600001ac8b40, L_0x600001ac8c80, C4<1>, C4<1>;
L_0x6000000c3250 .functor OR 1, L_0x6000000c3170, L_0x6000000c31e0, C4<0>, C4<0>;
L_0x6000000c32c0 .functor XOR 1, L_0x600001ac8b40, L_0x600001ac8be0, C4<0>, C4<0>;
L_0x6000000c3330 .functor XOR 1, L_0x6000000c32c0, L_0x600001ac8c80, C4<0>, C4<0>;
v0x6000019ccfc0_0 .net "A", 0 0, L_0x600001ac8b40;  1 drivers
v0x6000019cd050_0 .net "B", 0 0, L_0x600001ac8be0;  1 drivers
v0x6000019cd0e0_0 .net "Cin", 0 0, L_0x600001ac8c80;  1 drivers
v0x6000019cd170_0 .net "Cout", 0 0, L_0x6000000c3250;  1 drivers
v0x6000019cd200_0 .net "Sum", 0 0, L_0x6000000c3330;  1 drivers
v0x6000019cd290_0 .net *"_ivl_0", 0 0, L_0x6000000c3090;  1 drivers
v0x6000019cd320_0 .net *"_ivl_10", 0 0, L_0x6000000c32c0;  1 drivers
v0x6000019cd3b0_0 .net *"_ivl_2", 0 0, L_0x6000000c3100;  1 drivers
v0x6000019cd440_0 .net *"_ivl_4", 0 0, L_0x6000000c3170;  1 drivers
v0x6000019cd4d0_0 .net *"_ivl_6", 0 0, L_0x6000000c31e0;  1 drivers
S_0x14a613b20 .scope module, "F6" "Full_Adder" 4 22, 5 4 0, S_0x14a606a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x6000000c3020 .functor AND 1, L_0x600001ac8dc0, L_0x600001ac8f00, C4<1>, C4<1>;
L_0x6000000c33a0 .functor AND 1, L_0x600001ac8f00, L_0x600001ac8fa0, C4<1>, C4<1>;
L_0x6000000c3410 .functor OR 1, L_0x6000000c3020, L_0x6000000c33a0, C4<0>, C4<0>;
L_0x6000000c3480 .functor AND 1, L_0x600001ac8dc0, L_0x600001ac8fa0, C4<1>, C4<1>;
L_0x6000000c34f0 .functor OR 1, L_0x6000000c3410, L_0x6000000c3480, C4<0>, C4<0>;
L_0x6000000c3560 .functor XOR 1, L_0x600001ac8dc0, L_0x600001ac8f00, C4<0>, C4<0>;
L_0x6000000c35d0 .functor XOR 1, L_0x6000000c3560, L_0x600001ac8fa0, C4<0>, C4<0>;
v0x6000019cd560_0 .net "A", 0 0, L_0x600001ac8dc0;  1 drivers
v0x6000019cd5f0_0 .net "B", 0 0, L_0x600001ac8f00;  1 drivers
v0x6000019cd680_0 .net "Cin", 0 0, L_0x600001ac8fa0;  1 drivers
v0x6000019cd710_0 .net "Cout", 0 0, L_0x6000000c34f0;  1 drivers
v0x6000019cd7a0_0 .net "Sum", 0 0, L_0x6000000c35d0;  1 drivers
v0x6000019cd830_0 .net *"_ivl_0", 0 0, L_0x6000000c3020;  1 drivers
v0x6000019cd8c0_0 .net *"_ivl_10", 0 0, L_0x6000000c3560;  1 drivers
v0x6000019cd950_0 .net *"_ivl_2", 0 0, L_0x6000000c33a0;  1 drivers
v0x6000019cd9e0_0 .net *"_ivl_4", 0 0, L_0x6000000c3410;  1 drivers
v0x6000019cda70_0 .net *"_ivl_6", 0 0, L_0x6000000c3480;  1 drivers
S_0x14a613c90 .scope module, "F7" "Full_Adder" 4 23, 5 4 0, S_0x14a606a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x6000000c3640 .functor AND 1, L_0x600001ac9040, L_0x600001ac90e0, C4<1>, C4<1>;
L_0x6000000c36b0 .functor AND 1, L_0x600001ac90e0, L_0x600001ac9180, C4<1>, C4<1>;
L_0x6000000c3720 .functor OR 1, L_0x6000000c3640, L_0x6000000c36b0, C4<0>, C4<0>;
L_0x6000000c3790 .functor AND 1, L_0x600001ac9040, L_0x600001ac9180, C4<1>, C4<1>;
L_0x6000000c3800 .functor OR 1, L_0x6000000c3720, L_0x6000000c3790, C4<0>, C4<0>;
L_0x6000000c3870 .functor XOR 1, L_0x600001ac9040, L_0x600001ac90e0, C4<0>, C4<0>;
L_0x6000000c38e0 .functor XOR 1, L_0x6000000c3870, L_0x600001ac9180, C4<0>, C4<0>;
v0x6000019cdb00_0 .net "A", 0 0, L_0x600001ac9040;  1 drivers
v0x6000019cdb90_0 .net "B", 0 0, L_0x600001ac90e0;  1 drivers
v0x6000019cdc20_0 .net "Cin", 0 0, L_0x600001ac9180;  1 drivers
v0x6000019cdcb0_0 .net "Cout", 0 0, L_0x6000000c3800;  alias, 1 drivers
v0x6000019cdd40_0 .net "Sum", 0 0, L_0x6000000c38e0;  1 drivers
v0x6000019cddd0_0 .net *"_ivl_0", 0 0, L_0x6000000c3640;  1 drivers
v0x6000019cde60_0 .net *"_ivl_10", 0 0, L_0x6000000c3870;  1 drivers
v0x6000019cdef0_0 .net *"_ivl_2", 0 0, L_0x6000000c36b0;  1 drivers
v0x6000019cdf80_0 .net *"_ivl_4", 0 0, L_0x6000000c3720;  1 drivers
v0x6000019ce010_0 .net *"_ivl_6", 0 0, L_0x6000000c3790;  1 drivers
S_0x14a613e00 .scope module, "ControlUnit" "MUL_FSM" 3 24, 6 4 0, S_0x14a606920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /INPUT 8 "multiplier";
P_0x6000017cc100 .param/l "EXEC" 0 6 10, +C4<00000000000000000000000000000001>;
P_0x6000017cc140 .param/l "HALT" 0 6 12, +C4<00000000000000000000000000000011>;
P_0x6000017cc180 .param/l "IDLE" 0 6 11, +C4<00000000000000000000000000000010>;
P_0x6000017cc1c0 .param/l "INIT" 0 6 9, +C4<00000000000000000000000000000000>;
v0x6000019ce400_0 .net "areset", 0 0, v0x6000019ced90_0;  alias, 1 drivers
v0x6000019ce490_0 .net "clk", 0 0, v0x6000019cee20_0;  alias, 1 drivers
v0x6000019ce520_0 .var "counter", 3 0;
v0x6000019ce5b0_0 .net "multiplier", 7 0, v0x6000019ce6d0_0;  1 drivers
v0x6000019ce640_0 .var "state", 1 0;
E_0x6000025dad90/0 .event edge, v0x6000019ce400_0;
E_0x6000025dad90/1 .event posedge, v0x6000019ce490_0;
E_0x6000025dad90 .event/or E_0x6000025dad90/0, E_0x6000025dad90/1;
    .scope S_0x14a613e00;
T_0 ;
    %wait E_0x6000025dad90;
    %vpi_call 6 17 "$monitor", "[%2g] arst: %b, counter: %d, next_state: %d", $time, v0x6000019ce400_0, v0x6000019ce520_0, v0x6000019ce640_0 {0 0 0};
    %load/vec4 v0x6000019ce400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000019ce640_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000019ce520_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000019ce520_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000019ce640_0, 0, 2;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6000019ce5b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000019ce640_0, 0, 2;
    %load/vec4 v0x6000019ce520_0;
    %addi 1, 0, 4;
    %store/vec4 v0x6000019ce520_0, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x6000019ce5b0_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000019ce640_0, 0, 2;
    %load/vec4 v0x6000019ce520_0;
    %addi 1, 0, 4;
    %store/vec4 v0x6000019ce520_0, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000019ce640_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000019ce520_0, 0, 4;
    %vpi_call 6 36 "$display", "[%2g] multiplier[0] == x", $time {0 0 0};
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14a606920;
T_1 ;
    %wait E_0x6000025dae20;
    %vpi_call 3 39 "$display", "\000" {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x14a606920;
T_2 ;
    %wait E_0x6000025dacd0;
    %vpi_call 3 43 "$display", "[%2g] B: %08b , state: %d", $time, v0x6000019ce6d0_0, v0x6000019ceb50_0 {0 0 0};
    %load/vec4 v0x6000019ceb50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000019ce7f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x6000019ce9a0_0;
    %store/vec4 v0x6000019ce6d0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000019ceac0_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000019ceb50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x6000019ce9a0_0;
    %store/vec4 v0x6000019ce6d0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000019ceac0_0, 0, 16;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x6000019ceb50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %vpi_call 3 57 "$display", "[%2g] EXEC: prod: %8b, tempSum: %08b", $time, &PV<v0x6000019ceac0_0, 1, 7>, v0x6000019cebe0_0 {0 0 0};
    %load/vec4 v0x6000019ce760_0;
    %load/vec4 v0x6000019cebe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000019ceac0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000019ceac0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000019ce6d0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000019ce6d0_0, 0, 8;
    %vpi_call 3 60 "$display", "[%2g] product: %08b %08b | %8d", $time, &PV<v0x6000019ceac0_0, 8, 8>, &PV<v0x6000019ceac0_0, 0, 8>, v0x6000019ceac0_0 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x6000019ceb50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000019ceac0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000019ceac0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000019ce6d0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000019ce6d0_0, 0, 8;
    %vpi_call 3 65 "$display", "[%2g] product: %08b %08b | %8d", $time, &PV<v0x6000019ceac0_0, 8, 8>, &PV<v0x6000019ceac0_0, 0, 8>, v0x6000019ceac0_0 {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x6000019ceac0_0;
    %store/vec4 v0x6000019ceac0_0, 0, 16;
    %load/vec4 v0x6000019ce6d0_0;
    %store/vec4 v0x6000019ce6d0_0, 0, 8;
    %vpi_call 3 70 "$display", "[%2g] product: %08b %08b | %8d", $time, &PV<v0x6000019ceac0_0, 8, 8>, &PV<v0x6000019ceac0_0, 0, 8>, v0x6000019ceac0_0 {0 0 0};
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14a606920;
T_3 ;
    %wait E_0x6000025dae20;
    %load/vec4 v0x6000019cea30_0;
    %store/vec4 v0x6000019ceb50_0, 0, 2;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14a612720;
T_4 ;
    %vpi_call 2 11 "$dumpfile", "mul.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14a612720 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019ced90_0, 0, 1;
    %pushi/vec4 55, 0, 8;
    %store/vec4 v0x6000019cec70_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x6000019ced00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019ced90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %vpi_call 2 29 "$display", "\012-----\012" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019ced90_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000019cec70_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000019ced00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019ced90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %vpi_call 2 45 "$display", "\012-----\012" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019ced90_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000019cec70_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000019ced00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019ced90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %vpi_call 2 61 "$display", "\012-----\012" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019ced90_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000019cec70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000019ced00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019ced90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000019cee20_0, 0, 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "mul_s_tb.v";
    "./Multiplier_modules.v";
    "./Adder8.v";
    "./FAdder.v";
    "./FSM.v";
