Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\petry\OneDrive\Documents\GitHub\frequency_meter_Nios_display\Nios_display_system.qsys --block-symbol-file --output-directory=C:\Users\petry\OneDrive\Documents\GitHub\frequency_meter_Nios_display\Nios_display_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading frequency_meter_Nios_display/Nios_display_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding freq [altera_avalon_pio 16.0]
Progress: Parameterizing module freq
Progress: Adding freq_en [altera_avalon_pio 16.0]
Progress: Parameterizing module freq_en
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 16.0]
Progress: Parameterizing module key
Progress: Adding lcd_data [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_data
Progress: Adding lcd_e [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_e
Progress: Adding lcd_rs [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_rs
Progress: Adding lcd_rw [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_rw
Progress: Adding led [altera_avalon_pio 16.0]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.0]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 16.0]
Progress: Parameterizing module sw
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 16.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_display_system.freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.freq_en: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_display_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.lcd_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios_display_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\petry\OneDrive\Documents\GitHub\frequency_meter_Nios_display\Nios_display_system.qsys --synthesis=VERILOG --output-directory=C:\Users\petry\OneDrive\Documents\GitHub\frequency_meter_Nios_display\Nios_display_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading frequency_meter_Nios_display/Nios_display_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding freq [altera_avalon_pio 16.0]
Progress: Parameterizing module freq
Progress: Adding freq_en [altera_avalon_pio 16.0]
Progress: Parameterizing module freq_en
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 16.0]
Progress: Parameterizing module key
Progress: Adding lcd_data [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_data
Progress: Adding lcd_e [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_e
Progress: Adding lcd_rs [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_rs
Progress: Adding lcd_rw [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_rw
Progress: Adding led [altera_avalon_pio 16.0]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.0]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 16.0]
Progress: Parameterizing module sw
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 16.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_display_system.freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.freq_en: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_display_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.lcd_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios_display_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Nios_display_system: Generating Nios_display_system "Nios_display_system" for QUARTUS_SYNTH
Error: Generation stopped, 19 or more modules remaining
Info: Nios_display_system: Done "Nios_display_system" with 18 modules, 1 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
