


<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML>

<!--~=========================== DOCUMENT HEADER ===========================~-->
<HEAD>
<meta http-equiv="pragma" content="no-cache">
<meta name="description" content="Ars Technica.  Power users and the tools 
they love, without computing religion.  Oh yeah, did we mention we are 
unassailable computing enthusiasts.">
<meta name="keywords" content="Ars Technica, Ars, Technica, news, computing news, computing, Windows, Win98, Win95, WinNT, Win2K, Windows 2000, Linux, BeOS, Be, prosumer, reviews, computing news, hardware, OS, OpenForum, Damage Labs, RivaTNT, RivaTNT2, Voodoo, Voodoo2, 
Voodoo3, SLI, Open, Forum, BSD, Open BSD, Free BSD, lasers">

<TITLE>Ars Technica: RISC vs. CISC: the Post-RISC Era - Page 1 - (10/1999)</TITLE>
<LINK REL="STYLESHEET" HREF="/includes/masterstyle.css" TYPE="text/css">
<!-- included script to fix Netscape's resize bug - resize_script.js -->
<script language="JavaScript">
<!--
function reloadPage(init) {
  if (init==true) with (navigator) {if ((appName=="Netscape")&&(parseInt(appVersion)==4)) {
    document.pgW=innerWidth; document.pgH=innerHeight; onresize=reloadPage; }}
  else if (innerWidth!=document.pgW || innerHeight!=document.pgH) location.reload();
}
reloadPage(true);
// -->
</script>
<!-- end included script to fix Netscape's resize bug - resize_script.js -->
<script src="http://www.google-analytics.com/urchin.js" type="text/javascript">
</script>
<script type="text/javascript">
_uacct = "UA-31997-1";
urchinTracker();
</script>
<!--~========================= END DOCUMENT HEADER =========================~-->
<!-- start included top - v2 - top.inc -->

<BODY BGCOLOR="#000000" LINK="#00cc00" VLINK="#009900" ALINK="#00ff00" TEXT="#ffffff" MARGINWIDTH="0" MARGINHEIGHT="0" LEFTMARGIN="0" TOPMARGIN="0">
<!-- TOP TABLE - HEADER WITH ADS --> 
<TABLE BORDER="0" CELLPADDING="0" CELLSPACING="0" WIDTH="100%">
  <TR BGCOLOR="#000000"> 
    <TD><A HREF="/"><IMG SRC="/images/logo251x70.gif" WIDTH=251 HEIGHT=70 ALT="Ars Technica logo." BORDER="0"></A></TD>
    <TD ALIGN="right"> <SPAN STYLE="font: 10pt/10pt verdana, helvetica; font-weight: bold;"> 
      <B>Serving the PC enthusiast for over 5x10<SUP><SMALL>-2</SMALL></SUP> centuries</B> </SPAN> &nbsp;</TD>
    <td align="right"><img src="/images/spacer.gif" width="75" height="1">
<a href="http://www.servercentral.net/">
	<img style="border: 0px;" src="/images/server_central/server_central_bug.gif" width="139" height="37">
	</a>
</td>
  </TR>
  <TR> 
    <TD BGCOLOR="#C06810"><IMG SRC="/images/line_abovedate.gif" WIDTH=233 HEIGHT=1></TD>
    <TD BGCOLOR="#C06810"><IMG SRC="/images/spacer.gif" WIDTH=1 HEIGHT=1></TD>
<td bgcolor="#C06810"><img src="/images/spacer.gif" width="1" height="1"></td>
  </TR>
  <TR VALIGN="top" BGCOLOR="#000000"> 
    <TD BGCOLOR="#1a1a1a" COLSPAN="3">

	  <!-- NESTED TABLE TO KEEP CURVE WITH LINES -->
      <TABLE ALIGN="left" BORDER="0" CELLPADDING="0" CELLSPACING="0" BGCOLOR="#000000" WIDTH="109">
        <TR VALIGN="top"> 
          <TD ALIGN="center" CLASS="datespec"><!--#config timefmt="%e %b %Y" --><!--#echo var="DATE_LOCAL" --></TD>
          <TD BGCOLOR="#1a1a1a"><IMG SRC="/images/date_curve.gif" WIDTH=124 HEIGHT=14></TD>
        </TR>
        <TR VALIGN="top"> 
          <TD BGCOLOR="#C06810"><IMG SRC="/images/spacer.gif" WIDTH=109 HEIGHT=1></TD>
          <TD BGCOLOR="#1a1a1a"><IMG SRC="/images/date_curve_corner.gif" WIDTH=124 HEIGHT=1></TD>
        </TR>
        <TR VALIGN="top">
		<!-- POLL AND NEWS SUBMISSION -->
          <TD BGCOLOR="#1a1a1a" COLSPAN="2"> <BR>
          </TD>
        </TR>
      </TABLE>
	</TD>
  </TR>
</TABLE>
<!-- END TOP HEADER -->

<!-- CONTENT TABLE -->
<TABLE WIDTH="100%" BORDER="0" CELLSPACING="0" CELLPADDING="0">
	<TR>
		<TD ROWSPAN="2" WIDTH="162" BGCOLOR="#1a1a1a"><IMG SRC="/images/spacer.gif" WIDTH=1 HEIGHT=1></TD>
		<!-- 5pixel Gutter between left nav and content -->
    <TD ROWSPAN="3" BGCOLOR="#1a1a1a"><IMG SRC="/images/spacer.gif" WIDTH="5" HEIGHT="1" BORDER="0"></TD>
		<TD WIDTH="1" HEIGHT=1 VALIGN="TOP"><IMG SRC="/images/spacer.gif" WIDTH="1" HEIGHT="1" BORDER="0"></TD>
		<TD WIDTH="34" HEIGHT=1 BGCOLOR="#C06810" VALIGN="TOP"><IMG SRC="/images/top_of_content_curve.gif" WIDTH="34" HEIGHT="1" BORDER="0"></TD>
		<TD COLSPAN="3" BGCOLOR="#C06810"><IMG SRC="/images/spacer.gif" WIDTH="1" HEIGHT="1" BORDER="0"></TD>
	</TR>
	<TR>
		<TD WIDTH="34" COLSPAN="2" BACKGROUND="/images/article_content_lines.gif" VALIGN="TOP"><IMG SRC="/images/top_curve.gif" WIDTH=34 HEIGHT=35></TD>
		<TD COLSPAN="3" VALIGN="top" BACKGROUND="/images/article_content_lines.gif">&nbsp;</TD>
	</TR>
  <TR VALIGN="top"> 
	<!-- LEFT NAV -->
    <TD BGCOLOR="#1a1a1a" WIDTH="162">
		<!-- Please note the classes applied to the href tags. To work in IE3 inside a table cell, they have to be placed in span tags *inside* the href tags. The non-breaking spaces are to provide a left margin for the lins without getting the extra line-spacing that a left-margin causes in NN.  -->
		<!-- Ars Guides -->
		<IMG SRC="/images/nav/leftnav_ars_guides.gif" WIDTH=161 HEIGHT=19 ALT="Ars Guides." BORDER="0"><BR>
		&nbsp;&nbsp;<A HREF="http://arstechnica.com/guide/index.html"><SPAN CLASS="mlink">Buyer's Guide</SPAN></A><BR>
		&nbsp;&nbsp;<A HREF="http://arstechnica.com/tweak/index.html"><SPAN CLASS="mlink">How-To's &amp; Tweaks</SPAN></A><BR>
		&nbsp;&nbsp;<A HREF="http://arstechnica.com/reviews/index.html"><SPAN CLASS="mlink">Product Reviews</SPAN></A><BR>
		&nbsp;&nbsp;<A HREF="http://arstechnica.dealtime.com/xCH-computers~linkin_id-3054886"><SPAN CLASS="mlink">Ars Shopping Engine</SPAN></A>
		<BR><BR>
			<!-- Technopaedia -->
		<IMG SRC="/images/nav/leftnav_technopaedia.gif" WIDTH=161 HEIGHT=19 ALT="Technopaedia." BORDER="0"><BR>
		&nbsp;&nbsp;<A HREF="http://arstechnica.com/paedia/index.html"><SPAN CLASS="mlink">Technical Blackpapers</SPAN></A><BR>
		&nbsp;&nbsp;<A HREF="http://arstechnica.com/cpu/index.html"><SPAN CLASS="mlink">CPU Theory &amp; Praxis</SPAN></A><BR>
		&nbsp;&nbsp;<A HREF="http://episteme.arstechnica.com/6/ubb.x"><SPAN CLASS="mlink">Ars OpenForum</SPAN></A><BR>
		&nbsp;&nbsp;<A HREF="http://arstechnica.com/search.html"><SPAN CLASS="mlink">Search Ars</SPAN></A>
		<BR><BR>
			<!-- Columnar Edifice -->
		<IMG SRC="/images/nav/leftnav_columnar_ediface.gif" WIDTH=161 HEIGHT=19 ALT="Columnar Edifice." BORDER="0"><BR>
		&nbsp;&nbsp;<A HREF="http://arstechnica.com/wankerdesk/index.html"><SPAN CLASS="mlink">Wankerdesk</SPAN></A><BR>
		&nbsp;&nbsp;<A HREF="http://arstechnica.com/ask-ars/index.html"><SPAN CLASS="mlink">AskArs!</SPAN></A><BR>
		&nbsp;&nbsp;<A  HREF="http://arstechnica.com/tweak/diary/index.html"><SPAN CLASS="mlink">Diary of a Geek</SPAN></A><BR>
		&nbsp;&nbsp;<A HREF="http://arstechnica.com/etc/games/index.html"><SPAN CLASS="mlink">Game.Ars Report</SPAN></A>
        &nbsp;&nbsp;<a href="http://arstechnica.com/etc/mac/index.html"><span class="mlink">Mac.Ars takes on...</span></a><br>
        &nbsp;&nbsp;<a href="http://arstechnica.com/etc/linux/index.html"><span class="mlink">Linux.Ars</span></a>
		<BR><BR>
			<!-- Site Info -->
		<IMG SRC="/images/nav/leftnav_site_info.gif" WIDTH=161 HEIGHT=19 ALT="Site Info." BORDER="0"><BR>
	        &nbsp;&nbsp;<a href="http://arstechnica.com/etc/subscribe/subscribe-1.html"><span class="mlink">Subscribe to Ars</span></a><br>
	        &nbsp;&nbsp;<a href="http://arstechnica.com/etc/emporium/"><span class="mlink">Ars Merchandise</span></a><br>
		&nbsp;&nbsp;<A HREF="http://arstechnica.com/welcome.html"><SPAN CLASS="mlink">Who We Ars</SPAN></A><BR>
		&nbsp;&nbsp;<A HREF="http://arstechnica.com/ad_info.html"><SPAN CLASS="mlink">Advertising</SPAN></A><BR>
		&nbsp;&nbsp;<A HREF="http://arstechnica.com/guide/sites/index.html"><SPAN CLASS="mlink">Links</SPAN></A> 
		<BR><BR>

		<!-- LEFT-HAND ADVERTISING -->

<DIV ALIGN="center">

<DIV ALIGN="center"><BR CLEAR="all"><BR>		

</DIV>

<!-- end included top - v2 - top.inc -->

<!-- start included beginning of content table - v2 - begin_contenttable.inc -->
    </TD>
		<!-- left vertical orange line -->
		<TD WIDTH="1" BGCOLOR="#C06810"><IMG SRC="/images/spacer.gif" WIDTH=1 HEIGHT=1></TD>
    <TD VALIGN="top">
<!-- NESTED CONTENT TABLE -->
		<TABLE BORDER="0" CELLPADDING=0 CELLSPACING=0 WIDTH="100%" bordercolor="blue">
			<TR VALIGN="top">
				<!-- Content -->
				<TD COLSPAN="2">
<!-- end   included ending of content table - v2 -   end_contenttable.inc -->


<!-- PRODUCT REVIEWS -->
</HEAD>
<h1>RISC vs. CISC: the Post-RISC Era</h1>
<h3>A historical approach to the debate</h3>
<h3><b>&nbsp;&nbsp; by <a href="mailto:hannibal@arstechnica.com"><span class="author">Hannibal</span></a>
</b></h3>

<h3 align="left">Framing the Debate</h3>
<p align="left">The majority of today's processors can’t rightfully be called
completely RISC or completely CISC. The two textbook architectures have evolved
towards each other to such an extent that there’s no longer a clear
distinction between their respective approaches to increasing performance and
efficiency. To be specific, chips that implement the x86 CISC ISA have come to
look a lot like chips that implement various RISC ISA’s; the instruction set
architecture is the same, but under the hood it’s a whole different ball game.
But this hasn't been a one-way trend.&nbsp; Rather, the same goes for today’s
so-called RISC CPUs. They’ve added more instructions and more complexity to
the point where they’re every bit as complex as their CISC counterparts.&nbsp;
Thus the &quot;RISC vs. CISC&quot; debate really exists only in the minds of
marketing departments and platform advocates whose purpose in creating and
perpetuating this fictitious conflict is to promote their pet product by means
of name-calling and sloganeering.&nbsp;&nbsp;</p>
<p align="left">At this point, I’d like to reference <a href="http://www.eet.com/story/OEG19981201S0003">a
statement</a> made by David Ditzel, the chief architect of Sun’s SPARC family
and CEO of Transmeta.</p>
<blockquote>
  <blockquote>
    <p align="left"><font color="#ff8000">&quot;Today [in RISC] we have large
    design teams and long design cycles,&quot; he said. &quot;The performance
    story is also much less clear now. The die sizes are no longer small. It
    just doesn't seem to make as much sense.&quot; The result is the current
    crop of complex RISC chips. &quot;Superscalar and out-of-order execution are
    the biggest problem areas that have impeded performance [leaps],&quot;
    Ditzel said. &quot;The MIPS R10,000 and HP PA-8000 seem much more complex to
    me than today's standard CISC architecture, which is the Pentium II. So
    where is the advantage of RISC, if the chips aren't as simple anymore?&quot;</font></p>
  </blockquote>
</blockquote>
<p align="left">This statement is important, and it sums up the current feeling
among researchers. Instead of RISC or CISC CPUs, what we have now no longer fits
in the old categories. Welcome to the post-RISC era.&nbsp; What follows is a
completely revised and re-clarified thesis which found its first expression here
on Ars over a year ago, before Ditzel spoke his mind on the matter, and before I
had the chance to exchange e-mail with so many thoughtful and informed readers.</p>
<p align="left">In this paper, I'll argue the following points:</p>
<ol>
  <li>
    <p align="left">RISC was not a specific technology as much as it was a
    design <i>strategy</i> that developed in reaction to a particular school of
    thought in computer design.&nbsp; It was a rebellion against prevailing
    norms--norms that <i>no longer</i> prevail in today's world.&nbsp; Norms
    that I'll talk about.<br>
    </p>
  <li>
    <p align="left">&quot;CISC&quot; was invented retroactively as a catch-all
    term for the type of thinking against which RISC was a reaction.<br>
    </p>
  <li>
    <p align="left">We now live in a &quot;post-RISC&quot; world, where the
    terms RISC and CISC have lost their relevance (except to marketing
    departments and platform advocates). In a post-RISC world, each architecture
    and implementation must be judged on its own merits, and not in terms of a
    narrow, bipolar, compartmentalized worldview that tries to cram all designs
    into one of two &quot;camps.&quot;</p>
  </li>
</ol>
<p align="left">After charting the historical development of the RISC and CISC
design strategies, and situating those philosophies in their proper
historical/technological context, I’ll discuss the idea of a post-RISC
processor, and show how such processors don't fit neatly into the RISC and CISC
categories.</p>
<p align="left">&nbsp;</p>
<h2 align="left"><strong><a name="The historical approach">The historical
approach</a></strong></h2>
<p align="left">Perhaps the most common approach to comparing RISC and CISC is
to list the features of each and place them side-by-side for comparison,
discussing how each feature aids or hinders performance. This approach is fine
if you’re comparing two contemporary and competing pieces of technology, like
OS’s, video cards, <i>specific </i>CPUs, etc., but it fails when applied to
RISC and CISC. It fails because RISC and CISC are not so much technologies as
they are design strategies--approaches to achieving a specific set of goals that
were defined in relation to a particular set of problems.&nbsp; Or, to be a bit
more abstract, we could also call them design philosophies, or ways of thinking
about a set of problems and their solutions.&nbsp;</p>
<p align="left">It’s important to see these two design strategies as having
developed out of a particular set of technological conditions that existed at a
specific point in time. Each was an approach to designing machines that
designers felt made the most efficient use of the technological resources <i>then
available</i>. In formulating and applying these strategies, researchers took
into account the limitations of the day’s technology—limitations that
don’t necessarily exist today. Understanding what those limitations were and
how computer architects worked within them is the key to understanding RISC and
CISC. Thus, a true RISC vs. CISC comparison requires more than just feature
lists, SPEC benchmarks and sloganeering—it requires a historical context.</p>
<p align="left">In order to understand the historical and technological context
out of which RISC and CISC developed, it is first necessary to understand the
state of the art in VLSI, storage/memory, and compilers in the late 70’s and
early 80’s. These three technologies defined the technological environment in
which researchers worked to build the fastest machines.</p>
<p align="left">&nbsp;</p>
<h3 align="left"><a name="Storage and memory">Storage and memory</a></h3>
<p align="left">It’s hard to underestimate the effects that the state of
storage technology had on computer design in the 70’s and 80’s. In the
1970’s, computers used magnetic core memory to store program code; core memory
was not only expensive, it was agonizingly slow. After the introduction of RAM
things got a bit better on the speed front, but this didn’t address the cost
part of the equation. To help you wrap your mind around the situation, consider
the fact that in 1977, 1MB of DRAM cost about $5,000. By 1994, that price had
dropped to under $6 (in 1977 dollars) [<a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/biblio.html">2</a>].
In addition to the high price of RAM, secondary storage was expensive and slow,
so paging large volumes of code into RAM from the secondary store impeded
performance in a major way.</p>
<p align="left">The high cost of main memory and the slowness of secondary
storage conspired to make code bloat a <i>deadly serious</i> issue. Good code
was <i>compact</i> code; you needed to be able to fit all of it in a small
amount of memory. Because RAM counted for a significant portion of the overall
cost of a system, a reduction in code-size translated directly in to a reduction
in the total system cost. (In the early 90’s, RAM accounted for around %36 of
the total system cost, and this was after RAM had become quite a bit cheaper [<a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/biblio.html">4</a>].)
We’ll talk a bit more about code size and system cost when we consider in
detail the rationales behind CISC computing.</p>
<p align="left">&nbsp;</p>
<h3 align="left"><a name="Compilers">Compilers</a></h3>
<p align="left">David Patterson, in a recently published retrospective article
on his original proposal paper for the RISC I project at Berkeley, writes:</p>
<blockquote>
  <blockquote>
    <p align="left"><font color="#ff8000">‘Something to keep in mind while
    reading the paper was how lousy the compilers were of that generation. C
    programmers had to write the word &quot;register&quot; next to variables to
    try to get compilers to use registers. As a former Berkeley Ph.D. who
    started a small computer company said later, &quot;people would accept any
    piece of junk you gave them, as long as the code worked.&quot; Part of the
    reason was simply the speed of processors and the size of memory, as
    programmers had limited patience on how long they were willing to wait for
    compilers.’ [<a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/biblio.html">3</a>]</font></p>
  </blockquote>
</blockquote>
<p align="left">The compiler’s job was fairly simple at that point: translate
statements written in a high level language (HLL), like C or PASCAL, into
assembly language. The assembly language was then converted into machine code by
an assembler. The compilation stage took a long time, and the output was hardly
optimal. As long as the HLL =&gt; assembly translation was correct, that was
about the best you could hope for. If you really wanted compact, optimized code,
your only choice was to code in assembler. (In fact, some would argue that this
is still the case today.)</p>
<p align="left">&nbsp;</p>
<h3 align="left"><a name="VLSI">VLSI</a></h3>
<p align="left">The state of the art in Very Large Scale Integration (VLSI)
yielded transistor densities that were low by today’s standards. You just
couldn’t fit too much functionality onto one chip. Back in 1981 when Patterson
and Sequin first proposed the RISC I project (RISC I later became the foundation
for Sun’s SPARC architecture), a million transistors on a single chip was a
lot [<a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/biblio.html">1</a>].
Because of the paucity of available transistor resources, the CISC machines of
the day, like the VAX, had their various functional units split up across
multiple chips. This was a problem, because the delay-power penalty on data
transfers between chips limited performance. A single-chip implementation would
have been ideal, but, for reasons we’ll get into in a moment, it wasn’t
feasible without a radical rethinking of current designs.</p>
<p>&nbsp;&nbsp;</p>
<h1 align="right"><a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-2.html">Next:
The CISC Solution</a></h1>
<p>
<table border="1">
  <tbody>
    <tr>
      <td colSpan="2"><font face="Verdana,Arial" size="3">Table of Contents</font></td>
    </tr>
    <tr>
      <td><font face="Arial" size="1"><a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-1.html">Introduction<br>
        </a><a href="#The historical approach">The History at Inception<br>
        </a>&nbsp;&nbsp;&nbsp;&nbsp; - <a href="#Storage and memory">Storage and
        Memory Constraints<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="#Compilers">The Compiler<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="#VLSI">VLSI Back in the Days<br>
        </a><a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-2.html">The
        CISC Solution<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-2.html">The
        HLLCA and the Software Crisis<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-2.html#CISC and the performance equation">CISC
        and the Performance Equation<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-2.html#Complex">Complex
        Instructions: an example<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-3.html">Complex
        Addressing Modes<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-3.html#Microcode">Microcode
        vs. direct execution<br>
        </a><a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-4.html">The
        RISC Solution<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-4.html#Simple">Simple
        instructions and the return of direct execution<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-4.html#performance">RISC
        and the performance equation<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-4.html#LOAD">LOAD/STORE
        and registers</a></font></td>
      <td><font face="Arial" size="1"><a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-4.html#compiler">The
        changed role of the compiler</a><br>
        <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-5.html">RISC
        and CISC, Side by Side?</a><br>
        <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-5.html#Post-RISC">Post-RISC
        architectures and the current state of the art<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-5.html#Superscalar">Superscalar
        execution</a><br>
        &nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-5.html#Branch">Branch
        prediction<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-5.html#Branch">Additional
        instructions</a><br>
        &nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-5.html#On-chip">On-chip
        floating-point and vector processing units<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-5.html#Out-of-order execution">Out-of-order
        execution<br>
        </a><a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-6.html">Conclusion</a><br>
        &nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-6.html">The
        current technological context</a><br>
        &nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-6.html#Storage">Storage
        and Memory<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-6.html#Compilers">The
        Compiler<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-6.html#VLSI">VLSI<br>
        </a>&nbsp;&nbsp;&nbsp; - <a href="http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-6.html#guilty">The
        guilty parties</a><br>
        <a href="http://episteme.arstechnica.com/eve/ubb.x?a=cfrm">Discussion
        Forum</a></font></td>
    </tr>
  </tbody>
</table>
&nbsp;
<p>&nbsp;</p>
<center>


<p>
&nbsp; <!-- end product list -->
</p>
<!-- start included end of content table - v2 - end_contenttable.inc -->
<DIV align="center">
<DIV align="center">
</DIV>
				</TD>
			</TR>
		</TABLE>
		</TD>
<TD WIDTH=5><IMG SRC="/images/spacer.gif" WIDTH=1 HEIGHT=1></TD>
<TD WIDTH=1 BGCOLOR="#C06810"><IMG SRC="/images/dot_black.gif" WIDTH="1" HEIGHT="38" BORDER="0"></TD>
<TD WIDTH=120 bgcolor="#333333">
<IMG SRC="/images/dot_black.gif" WIDTH="120" HEIGHT="38" BORDER="0" ALIGN="TOP" ALT="">
<IMG SRC="/images/dot_ars.gif" WIDTH="120" HEIGHT="1" BORDER="0" ALIGN="top">

<!-- end included end of content table - v2 - end_contenttable.inc -->
</DIV>

<!-- start included right-hand sales pitches - v2 - pimpcolumn.inc --><!-- ========= BEGIN ADDING "PIMPIN'" LINKS AND 
CONTENT
HERE If necessary, you make change the column width by changing WIDTH=120 in the TD tag above to the width you need it 
to be
or by removing it. ========= --><!-- Please note the classes applied to the h1 tag, P tags, and href tags. --><TABLE
WIDTH="122" BORDER="0" CELLSPACING="0" CELLPADDING="0">	<tr><td>
    <img src="/images/nav/right_recent.gif" width="120" height="19"><br>

<p class="margin3">
<a href="http://arstechnica.com/reviews/004/G5/G5-1.html"><span class="revlink">Dual 2.5GHz Power Mac 
G5 review</span></a></p>
          
<p class="margin3">
<a href="http://arstechnica.com/reviews/004/software/sims2/sims2-1.html"><span class="revlink">The 
Sims 2 review</span></a></p>
          
<p class="margin3">
<a href="http://arstechnica.com/paedia/p/pipelining-2/pipelining-2-1.html"><span class="revlink">
Pipelining: an overview (Part II)</span></a></p>
          
<p class="margin3" align="left">
<a href="http://arstechnica.com/guide/system/index.html"><span class="revlink">System Guide: September 
edition</span></a></p>
          
<p class="margin3" align="left">
<a href="http://arstechnica.com/paedia/p/pipelining-1/pipelining-1-1.html"><span class="revlink">
Pipelining: an overview (Part I)</span></a></p>

<p class="margin3">
<a href="http://arstechnica.com/reviews/004/software/locomotion/locomotion-1.html"><span class="revlink">
Chris Sawyer's Locomotion review</span></a></p>
          
<p class="margin3">

<a href="http://arstechnica.com/cpu/004/intel-future/intel-future-1.html"><span class="revlink">
Multicore, dual-core, and the future of Intel</span></a></p>
          
<p class="margin3">

<a href="http://arstechnica.com/guide/system/gaming.html"><span class="revlink">
System Guide: gaming boxes</span></a></p>
          
<p class="margin3">
<a href="http://arstechnica.com/reviews/004/trackir3pro/trackir3pro-1.html"><span class="revlink">TrackIR3 Pro review</span></a>
</p>

<p class="margin3">
<a href="http://arstechnica.com/reviews/004/software/doom3/doom3-1.html"><span class="revlink">Doom 3: 
the review</span></a></p>

<p class="margin3">
<a href="http://arstechnica.com/cpu/004/ppc-1/ppc-1-1.html"><span class="revlink">PowerPC on Apple: An Architectural History, Part I</span></a>   
</p>

<p class="margin3">
  <a href="http://arstechnica.com/reviews/004/software/virtual-machines/vm-1.html"><span class="revlink">Virtual machine shootout: Virtual PC vs. VMware
  </span></a></p>

<p class="margin3">
  <a href="http://arstechnica.com/cpu/004/pentium-2/pentium-2-1.html"><span class="revlink">The 
  Pentium: An Architectural History — Part II</span></a></p>
  
<p class="margin3">
  <a href="../../reviews/004/software/jointops/jointops-1.html"><span class="revlink">Joint 
  Operations: Typhoon Rising game review</span></a></p>

<p class="margin3">
  <a href="../../reviews/004/airportexpress/airportexpress-1.html"><span class="revlink">AirPort 
  Express review</span></a></p>
  
<p class="margin3">
  <a href="http://arstechnica.com/cpu/004/pentium-1/pentium-1-1.html"><span class="revlink">The 
  Pentium: An Architectural History — Part I</span></a></p>

<p class="margin3">
  <a href="http://arstechnica.com/paedia/p/pci-express/pcie-1.html"><span class="revlink">The Ars 
  guide to PCI Express</span></a></p>

<p class="margin3">
  <a href="http://arstechnica.com/reviews/004/software/beyond-divinity/beyond-1.html">
  <span class="revlink">Beyond Divinity game review</span></a></p>

<p class="margin3">
  <a href="http://arstechnica.com/cpu/004/prescott-future/prescott-1.html"><span class="revlink">The 
  future of Prescott</span></a></p>

<p class="margin3">
  <a href="http://arstechnica.com/etc/linux/collins-interview-1.html"><span class="revlink">Interview 
  with Mozilla.org's Scott Collins</span></a></p>

<p class="margin3">
  <a href="http://www.arstechnica.com/reviews/004/software/thief-deadly-shadows/thief-1.html">
  <span class="revlink">Thief: Deadly Shadows game review</span></a></p>

<p class="margin3">
  <a href="http://www.arstechnica.com/reviews/004/flash/flash-1.html"><span class="revlink">USB 2.0 
  Hi-Speed Flash drive review</span></a></p>

<p class="margin3">
  <a href="http://arstechnica.com/reviews/004/software/intel-naming/schema-1.html"><span class="revlink">
  A closer look at Intel's processor numbers and 2004 road map</span></a></p>

<p class="margin3">
  <a href="http://www.arstechnica.com/reviews/004/software/farcry/farcry-1.html"><span class="revlink">
  Far Cry game review</span></a></p>

<p class="margin3"><a href="http://www.arstechnica.com/reviews/004/D800/D800-1.html"><span class="revlink">
Dell Latitude D800 laptop review</span></a></p>

<p class="margin3">
<a href="http://www.arstechnica.com/reviews/004/nc6000/nc6000-1.html"><span class="revlink">
HP Compaq nc6000 laptop review</span></a></p>

<p class="margin3">
<a href="http://www.arstechnica.com/reviews/004/software/hitman-contracts/hitman-1.html"><span class="revlink">
Hitman: Contracts game review</span></a></p>

<p class="margin3">
<a href="http://www.arstechnica.com/reviews/004/software/windows/exchange-1-1.html"><span class="revlink">
Deploying a small business Windows 2003 network
</span></a></p>

<p class="margin3">
<a href="http://www.arstechnica.com/reviews/004/software/AIMalternatives/AIMalternatives-1.html"><span class="revlink">
Alternative AIM clients for Windows
</span></a></p>

<p class="margin3">
  <a href="http://www.arstechnica.com/reviews/004/software/gnome-2.6/gnome-2.6-1.html"><span class="revlink">Inside GNOME 2.6</span></a>
</p>


<H2 class="revtitle">/etc</H2><p class="margin3"><a
href="http://episteme.arstechnica.com/6/ubb.x?a=cfrm&s=50009562"><span class="revlink">OpenForum</span></a></p><p
class="margin3"><a href="http://www.arsfoodcourt.com"><span class="revlink">Distributed
Computing</span></a></p><p class="margin3"><a href="http://arstechnica.com/forum/sympoll/index.php"><span 
class="revlink">Take
the Poll Technica</span></a></p><p class="margin3"><a 
href="http://arstechnica.com/paedia/celeron_oc_faq.html"><span class="revlink">FAQ: Celeron 
overclocking</span></a></p><p>&nbsp;</p><!-- 
========= END "PIMPIN'" LINKS AND CONTENT =========
-->			</TD>		</TR>	</TABLE>    </TD>  </TR></TABLE><div align="center" style="border: 1px 
#333333
solid;padding:3px;font-family: verdana,arial,helvetica;font-size:.7em; 
color: #666666;">Copyright &copy; 1998-2004 Ars
Technica, LLC</div><!-- end included right-hand sales pitches - v2 - pimpcolumn.inc -->


</center>

</HTML>