

================================================================
== Vivado HLS Report for 'ADVIOS_led_Controller'
================================================================
* Date:           Mon Oct  4 10:42:19 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ADVIOS_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      3.10|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     17|     17|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     57|
|Register         |        -|      -|      6|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     23|     74|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+----+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+----+----+------------+------------+
    |tmp_2_fu_159_p2  |     +    |      0|  17|   9|           4|           1|
    |r_V_fu_172_p2    |    and   |      0|   0|   4|           4|           4|
    |tmp_3_fu_166_p2  |   icmp   |      0|   0|   2|           4|           1|
    |tmp_4_fu_179_p2  |   icmp   |      0|   0|   2|           4|           5|
    +-----------------+----------+-------+----+----+------------+------------+
    |Total            |          |      0|  17|  17|          16|          11|
    +-----------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ADVIOS_sec_counter_V_o  |  15|          3|    4|         12|
    |ap_NS_fsm               |  21|          4|    1|          4|
    |outLeds                 |  21|          4|    4|         16|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  57|         11|    9|         32|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  4|   0|    4|          0|
    |tmp_3_reg_188  |  1|   0|    1|          0|
    |tmp_4_reg_192  |  1|   0|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  6|   0|    6|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | ADVIOS::led_Controller | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | ADVIOS::led_Controller | return value |
|ctrl                           |  in |    4|   ap_none  |          ctrl          |    pointer   |
|inSwitch                       |  in |    4|   ap_none  |        inSwitch        |    pointer   |
|outLeds                        | out |    4|   ap_vld   |         outLeds        |    pointer   |
|outLeds_ap_vld                 | out |    1|   ap_vld   |         outLeds        |    pointer   |
|ADVIOS_switchs_V               | out |    4|   ap_vld   |    ADVIOS_switchs_V    |    pointer   |
|ADVIOS_switchs_V_ap_vld        | out |    1|   ap_vld   |    ADVIOS_switchs_V    |    pointer   |
|ADVIOS_control_V               | out |    4|   ap_vld   |    ADVIOS_control_V    |    pointer   |
|ADVIOS_control_V_ap_vld        | out |    1|   ap_vld   |    ADVIOS_control_V    |    pointer   |
|ADVIOS_sec_counter_V_i         |  in |    4|   ap_ovld  |  ADVIOS_sec_counter_V  |    pointer   |
|ADVIOS_sec_counter_V_o         | out |    4|   ap_ovld  |  ADVIOS_sec_counter_V  |    pointer   |
|ADVIOS_sec_counter_V_o_ap_vld  | out |    1|   ap_ovld  |  ADVIOS_sec_counter_V  |    pointer   |
|sec_pulse_i                    |  in |    1|   ap_ovld  |        sec_pulse       |    pointer   |
|sec_pulse_o                    | out |    1|   ap_ovld  |        sec_pulse       |    pointer   |
|sec_pulse_o_ap_vld             | out |    1|   ap_ovld  |        sec_pulse       |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

