Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 29 11:13:39 2022
| Host         : DESKTOP-IR34L4A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cronometro_con_display_control_sets_placed.rpt
| Design       : cronometro_con_display
| Device       : xc7a50ti
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           11 |
| Yes          | No                    | No                     |              12 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+--------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |             Enable Signal            |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+--------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  Cron/funzione_set/__4/i__n_0               |                                      |                                               |                1 |              1 |         1.00 |
|  Cron/funzione_set/temp_set_out_reg_i_1_n_0 |                                      |                                               |                1 |              1 |         1.00 |
|  Cron/funzione_set/stato_prossimo           |                                      |                                               |                1 |              3 |         3.00 |
|  Cron/funzione_set/temp_v_set_h             |                                      |                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                              | Cron/funzione_set/CLEARED_BTN_reg[0] |                                               |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                              | Cron/cont_secondi/contatore/E[0]     |                                               |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                              |                                      | dis/freq_div/conteggio[10]_i_1_n_0            |                4 |             11 |         2.75 |
|  Cron/funzione_set/temp_v_set_s             |                                      |                                               |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG                              |                                      |                                               |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG                              |                                      | Cron/div/conteggio[26]_i_1_n_0                |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG                              | debouncer_set/cont                   | debouncer_set/debouncer.cont[31]_i_1_n_0      |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                              | debouncer_reset/cont                 | debouncer_reset/debouncer.cont[31]_i_1__0_n_0 |                7 |             32 |         4.57 |
+---------------------------------------------+--------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


