*SPEF "ieee 1481-1999"
*DESIGN "grid_io_left"
*DATE "11:11:11 Fri 11 11, 1111"
*VENDOR "OpenRCX"
*PROGRAM "Parallel Extraction"
*VERSION "1.0"
*DESIGN_FLOW "NAME_SCOPE LOCAL" "PIN_CAP NONE"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER []
*T_UNIT 1 NS
*C_UNIT 1 PF
*R_UNIT 1 OHM
*L_UNIT 1 HENRY

*NAME_MAP
*1 ccff_head
*2 ccff_tail
*3 gfpga_pad_GPIO_PAD
*4 prog_clk
*5 right_width_0_height_0_subtile_0__pin_inpad_0_
*6 right_width_0_height_0_subtile_0__pin_outpad_0_
*9 net1
*10 net2
*11 net3
*12 net4
*13 FILLER_0_0_15
*14 FILLER_0_0_27
*15 FILLER_0_0_29
*16 FILLER_0_0_3
*17 FILLER_0_10_15
*18 FILLER_0_10_27
*19 FILLER_0_10_29
*20 FILLER_0_10_3
*21 FILLER_0_10_37
*22 FILLER_0_11_15
*23 FILLER_0_11_27
*24 FILLER_0_11_3
*25 FILLER_0_11_35
*26 FILLER_0_12_15
*27 FILLER_0_12_27
*28 FILLER_0_12_29
*29 FILLER_0_12_3
*30 FILLER_0_12_37
*31 FILLER_0_13_15
*32 FILLER_0_13_27
*33 FILLER_0_13_3
*34 FILLER_0_13_35
*35 FILLER_0_14_15
*36 FILLER_0_14_27
*37 FILLER_0_14_29
*38 FILLER_0_14_3
*39 FILLER_0_14_33
*40 FILLER_0_15_15
*41 FILLER_0_15_21
*42 FILLER_0_15_3
*43 FILLER_0_15_33
*44 FILLER_0_15_37
*45 FILLER_0_16_15
*46 FILLER_0_16_27
*47 FILLER_0_16_29
*48 FILLER_0_16_3
*49 FILLER_0_16_37
*50 FILLER_0_17_15
*51 FILLER_0_17_27
*52 FILLER_0_17_3
*53 FILLER_0_17_35
*54 FILLER_0_18_15
*55 FILLER_0_18_27
*56 FILLER_0_18_29
*57 FILLER_0_18_3
*58 FILLER_0_18_37
*59 FILLER_0_19_15
*60 FILLER_0_19_27
*61 FILLER_0_19_3
*62 FILLER_0_19_35
*63 FILLER_0_1_15
*64 FILLER_0_1_27
*65 FILLER_0_1_3
*66 FILLER_0_1_35
*67 FILLER_0_20_18
*68 FILLER_0_20_26
*69 FILLER_0_20_29
*70 FILLER_0_20_37
*71 FILLER_0_20_6
*72 FILLER_0_2_15
*73 FILLER_0_2_27
*74 FILLER_0_2_29
*75 FILLER_0_2_3
*76 FILLER_0_2_37
*77 FILLER_0_3_15
*78 FILLER_0_3_27
*79 FILLER_0_3_3
*80 FILLER_0_3_35
*81 FILLER_0_4_15
*82 FILLER_0_4_27
*83 FILLER_0_4_29
*84 FILLER_0_4_3
*85 FILLER_0_4_37
*86 FILLER_0_5_15
*87 FILLER_0_5_27
*88 FILLER_0_5_3
*89 FILLER_0_5_35
*90 FILLER_0_6_15
*91 FILLER_0_6_27
*92 FILLER_0_6_29
*93 FILLER_0_6_3
*94 FILLER_0_6_33
*95 FILLER_0_7_15
*96 FILLER_0_7_21
*97 FILLER_0_7_3
*98 FILLER_0_8_15
*99 FILLER_0_8_27
*100 FILLER_0_8_29
*101 FILLER_0_8_3
*102 FILLER_0_8_37
*103 FILLER_0_9_15
*104 FILLER_0_9_27
*105 FILLER_0_9_3
*106 FILLER_0_9_35
*107 PHY_0
*108 PHY_1
*109 PHY_10
*110 PHY_11
*111 PHY_12
*112 PHY_13
*113 PHY_14
*114 PHY_15
*115 PHY_16
*116 PHY_17
*117 PHY_18
*118 PHY_19
*119 PHY_2
*120 PHY_20
*121 PHY_21
*122 PHY_22
*123 PHY_23
*124 PHY_24
*125 PHY_25
*126 PHY_26
*127 PHY_27
*128 PHY_28
*129 PHY_29
*130 PHY_3
*131 PHY_30
*132 PHY_31
*133 PHY_32
*134 PHY_33
*135 PHY_34
*136 PHY_35
*137 PHY_36
*138 PHY_37
*139 PHY_38
*140 PHY_39
*141 PHY_4
*142 PHY_40
*143 PHY_41
*144 PHY_5
*145 PHY_6
*146 PHY_7
*147 PHY_8
*148 PHY_9
*149 TAP_42
*150 TAP_43
*151 TAP_44
*152 TAP_45
*153 TAP_46
*154 TAP_47
*155 TAP_48
*156 TAP_49
*157 TAP_50
*158 TAP_51
*159 TAP_52
*160 _0_
*161 _1_
*162 input1
*163 input2
*164 output3
*165 output4

*PORTS
ccff_head I
ccff_tail O
gfpga_pad_GPIO_PAD I
prog_clk I
right_width_0_height_0_subtile_0__pin_inpad_0_ O
right_width_0_height_0_subtile_0__pin_outpad_0_ I

*D_NET *1 0.000923159
*CONN
*P ccff_head I
*I *162:A I *D sky130_fd_sc_hd__clkbuf_1
*CAP
1 ccff_head 0.000461579
2 *162:A 0.000461579
*RES
1 ccff_head *162:A 49.6791 
*END

*D_NET *2 0.0010104
*CONN
*P ccff_tail O
*I *164:X O *D sky130_fd_sc_hd__buf_2
*CAP
1 ccff_tail 0.000480897
2 *164:X 0.000480897
3 ccff_tail *164:A 1.83327e-05
4 ccff_tail *11:10 3.02742e-05
*RES
1 *164:X ccff_tail 49.9669 
*END

*D_NET *3 0.000607791
*CONN
*P gfpga_pad_GPIO_PAD I
*I *163:A I *D sky130_fd_sc_hd__clkbuf_1
*CAP
1 gfpga_pad_GPIO_PAD 0.000303895
2 *163:A 0.000303895
*RES
1 gfpga_pad_GPIO_PAD *163:A 47.7832 
*END

*D_NET *4 0.00268701
*CONN
*P prog_clk I
*I *160:CLK I *D sky130_fd_sc_hd__dfxtp_1
*CAP
1 prog_clk 0.0013435
2 *160:CLK 0
3 *4:13 0.0013435
*RES
1 prog_clk *4:13 40.1653 
2 *4:13 *160:CLK 23 
*END

*D_NET *5 0.00110338
*CONN
*P right_width_0_height_0_subtile_0__pin_inpad_0_ O
*I *165:X O *D sky130_fd_sc_hd__buf_2
*CAP
1 right_width_0_height_0_subtile_0__pin_inpad_0_ 0.000551688
2 *165:X 0.000551688
*RES
1 *165:X right_width_0_height_0_subtile_0__pin_inpad_0_ 47.9127 
*END

*D_NET *9 0.00267341
*CONN
*I *160:D I *D sky130_fd_sc_hd__dfxtp_1
*I *162:X O *D sky130_fd_sc_hd__clkbuf_1
*CAP
1 *160:D 0
2 *162:X 8.68967e-05
3 *9:14 0.00124981
4 *9:8 0.0013367
*RES
1 *162:X *9:8 39.0979 
2 *9:8 *9:14 38.1637 
3 *9:14 *160:D 23 
*END

*D_NET *10 0.00239927
*CONN
*I *161:A I *D sky130_fd_sc_hd__clkbuf_1
*I *163:X O *D sky130_fd_sc_hd__clkbuf_1
*CAP
1 *161:A 0
2 *163:X 0.000293317
3 *10:16 0.000906316
4 *10:8 0.00119963
*RES
1 *163:X *10:8 41.48 
2 *10:8 *10:16 31.3229 
3 *10:16 *161:A 23 
*END

*D_NET *11 0.000471977
*CONN
*I *164:A I *D sky130_fd_sc_hd__buf_2
*I *160:Q O *D sky130_fd_sc_hd__dfxtp_1
*CAP
1 *164:A 3.05873e-05
2 *160:Q 0.000181098
3 *11:10 0.000211685
4 ccff_tail *164:A 1.83327e-05
5 ccff_tail *11:10 3.02742e-05
*RES
1 *160:Q *11:10 40.8793 
2 *11:10 *164:A 38.6214 
*END

*D_NET *12 0.00108374
*CONN
*I *165:A I *D sky130_fd_sc_hd__buf_2
*I *161:X O *D sky130_fd_sc_hd__clkbuf_1
*CAP
1 *165:A 0.000414185
2 *161:X 0.000127687
3 *12:8 0.000541872
*RES
1 *161:X *12:8 40.2579 
2 *12:8 *165:A 44.815 
*END
