// Seed: 1493386879
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1,
      id_5
  );
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    output wire void id_7,
    output uwire id_8
);
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_9(
      1
  );
endmodule
