{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574564718020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574564718028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 00:05:17 2019 " "Processing started: Sun Nov 24 00:05:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574564718028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564718028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PO-PC -c PO-PC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PO-PC -c PO-PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564718029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574564718947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574564718948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732646 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "po.vhd 2 1 " "Found 2 design units, including 1 entities, in source file po.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 po-arch " "Found design unit 1: po-arch" {  } { { "po.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732652 ""} { "Info" "ISGN_ENTITY_NAME" "1 po " "Found entity 1: po" {  } { { "po.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732652 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm_go_back.vhd " "Can't analyze file -- file fsm_go_back.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1574564732660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-behavior " "Found design unit 1: somador-behavior" {  } { { "somador.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/somador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732665 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-arch " "Found design unit 1: topLevel-arch" {  } { { "topLevel.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732671 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732671 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparador.vhd " "Can't analyze file -- file comparador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1574564732678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch " "Found design unit 1: divisor-arch" {  } { { "divisor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/divisor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732683 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fte-arch_1 " "Found design unit 1: fte-arch_1" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732688 ""} { "Info" "ISGN_ENTITY_NAME" "1 fte " "Found entity 1: fte" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multplex-behavior " "Found design unit 1: multplex-behavior" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/multplex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732693 ""} { "Info" "ISGN_ENTITY_NAME" "1 multplex " "Found entity 1: multplex" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/multplex.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadormenor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadormenor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorMenor-behavior " "Found design unit 1: comparadorMenor-behavior" {  } { { "comparadorMenor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/comparadorMenor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732700 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorMenor " "Found entity 1: comparadorMenor" {  } { { "comparadorMenor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/comparadorMenor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leitormemoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leitormemoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leitorMemoria-arch " "Found design unit 1: leitorMemoria-arch" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732706 ""} { "Info" "ISGN_ENTITY_NAME" "1 leitorMemoria " "Found entity 1: leitorMemoria" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732706 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "deslocador.vhd " "Can't analyze file -- file deslocador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1574564732716 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "subtrator.vhd " "Can't analyze file -- file subtrator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1574564732724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enablequantidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enablequantidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enableQuantidade-arch " "Found design unit 1: enableQuantidade-arch" {  } { { "enableQuantidade.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/enableQuantidade.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732730 ""} { "Info" "ISGN_ENTITY_NAME" "1 enableQuantidade " "Found entity 1: enableQuantidade" {  } { { "enableQuantidade.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/enableQuantidade.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732730 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector divisor.vhd(16) " "VHDL type inferencing warning at divisor.vhd(16): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "divisor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/divisor.vhd" 16 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732732 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector fte.vhd(16) " "VHDL type inferencing warning at fte.vhd(16): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 16 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732732 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector fte.vhd(19) " "VHDL type inferencing warning at fte.vhd(19): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 19 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732732 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector fte.vhd(20) " "VHDL type inferencing warning at fte.vhd(20): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 20 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574564732818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fte fte:ft " "Elaborating entity \"fte\" for hierarchy \"fte:ft\"" {  } { { "topLevel.vhd" "ft" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "topLevel.vhd" "pc1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732825 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enabler1 pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"enabler1\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574564732828 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lerMem pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"lerMem\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574564732828 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enableSoma pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"enableSoma\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574564732828 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"tx\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574564732828 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enableQTD pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"enableQTD\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574564732828 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enableRMenor pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"enableRMenor\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574564732828 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enableDivisao pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"enableDivisao\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574564732828 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enableRMaior pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"enableRMaior\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574564732828 "|topLevel|pc:pc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enableRQTD pc.vhd(17) " "VHDL Process Statement warning at pc.vhd(17): inferring latch(es) for signal or variable \"enableRQTD\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574564732828 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableRQTD pc.vhd(17) " "Inferred latch for \"enableRQTD\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732828 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableRMaior pc.vhd(17) " "Inferred latch for \"enableRMaior\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732828 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableDivisao pc.vhd(17) " "Inferred latch for \"enableDivisao\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732828 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableRMenor pc.vhd(17) " "Inferred latch for \"enableRMenor\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableQTD pc.vhd(17) " "Inferred latch for \"enableQTD\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx pc.vhd(17) " "Inferred latch for \"tx\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableSoma pc.vhd(17) " "Inferred latch for \"enableSoma\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[0\] pc.vhd(17) " "Inferred latch for \"lerMem\[0\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[1\] pc.vhd(17) " "Inferred latch for \"lerMem\[1\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[2\] pc.vhd(17) " "Inferred latch for \"lerMem\[2\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[3\] pc.vhd(17) " "Inferred latch for \"lerMem\[3\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[4\] pc.vhd(17) " "Inferred latch for \"lerMem\[4\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[5\] pc.vhd(17) " "Inferred latch for \"lerMem\[5\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[6\] pc.vhd(17) " "Inferred latch for \"lerMem\[6\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[7\] pc.vhd(17) " "Inferred latch for \"lerMem\[7\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[8\] pc.vhd(17) " "Inferred latch for \"lerMem\[8\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem\[9\] pc.vhd(17) " "Inferred latch for \"lerMem\[9\]\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enabler1 pc.vhd(17) " "Inferred latch for \"enabler1\" at pc.vhd(17)" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564732829 "|topLevel|pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leitorMemoria leitorMemoria:LM " "Elaborating entity \"leitorMemoria\" for hierarchy \"leitorMemoria:LM\"" {  } { { "topLevel.vhd" "LM" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732832 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e0 leitorMemoria.vhd(12) " "VHDL Process Statement warning at leitorMemoria.vhd(12): signal \"e0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 12 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732833 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e1 leitorMemoria.vhd(13) " "VHDL Process Statement warning at leitorMemoria.vhd(13): signal \"e1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732833 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e2 leitorMemoria.vhd(14) " "VHDL Process Statement warning at leitorMemoria.vhd(14): signal \"e2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732833 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e3 leitorMemoria.vhd(15) " "VHDL Process Statement warning at leitorMemoria.vhd(15): signal \"e3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732833 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e4 leitorMemoria.vhd(16) " "VHDL Process Statement warning at leitorMemoria.vhd(16): signal \"e4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732834 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e5 leitorMemoria.vhd(17) " "VHDL Process Statement warning at leitorMemoria.vhd(17): signal \"e5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732834 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e6 leitorMemoria.vhd(18) " "VHDL Process Statement warning at leitorMemoria.vhd(18): signal \"e6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732834 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e7 leitorMemoria.vhd(19) " "VHDL Process Statement warning at leitorMemoria.vhd(19): signal \"e7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732834 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e8 leitorMemoria.vhd(20) " "VHDL Process Statement warning at leitorMemoria.vhd(20): signal \"e8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732834 "|topLevel|leitorMemoria:LM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e9 leitorMemoria.vhd(21) " "VHDL Process Statement warning at leitorMemoria.vhd(21): signal \"e9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leitorMemoria.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/leitorMemoria.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732834 "|topLevel|leitorMemoria:LM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "po po:po1 " "Elaborating entity \"po\" for hierarchy \"po:po1\"" {  } { { "topLevel.vhd" "po1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/topLevel.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732837 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enQTD po.vhd(63) " "Verilog HDL or VHDL warning at po.vhd(63): object \"enQTD\" assigned a value but never read" {  } { { "po.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574564732838 "|topLevel|po:po1"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_pp_wbits.vhd 2 1 " "Using design file reg_pp_wbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pp_Wbits-arch_1 " "Found design unit 1: reg_pp_Wbits-arch_1" {  } { { "reg_pp_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/reg_pp_wbits.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732860 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_pp_Wbits " "Found entity 1: reg_pp_Wbits" {  } { { "reg_pp_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/reg_pp_wbits.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574564732860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pp_Wbits po:po1\|reg_pp_Wbits:r1 " "Elaborating entity \"reg_pp_Wbits\" for hierarchy \"po:po1\|reg_pp_Wbits:r1\"" {  } { { "po.vhd" "r1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732864 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparadormaior.vhd 2 1 " "Using design file comparadormaior.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorMaior-behavior " "Found design unit 1: comparadorMaior-behavior" {  } { { "comparadormaior.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/comparadormaior.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732897 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorMaior " "Found entity 1: comparadorMaior" {  } { { "comparadormaior.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/comparadormaior.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564732897 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574564732897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorMaior po:po1\|comparadorMaior:cmpMaior " "Elaborating entity \"comparadorMaior\" for hierarchy \"po:po1\|comparadorMaior:cmpMaior\"" {  } { { "po.vhd" "cmpMaior" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorMenor po:po1\|comparadorMenor:cmpMenor " "Elaborating entity \"comparadorMenor\" for hierarchy \"po:po1\|comparadorMenor:cmpMenor\"" {  } { { "po.vhd" "cmpMenor" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732906 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a comparadorMenor.vhd(18) " "VHDL Process Statement warning at comparadorMenor.vhd(18): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorMenor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/comparadorMenor.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732907 "|topLevel|po:po1|comparadorMenor:cmpMenor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b comparadorMenor.vhd(18) " "VHDL Process Statement warning at comparadorMenor.vhd(18): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadorMenor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/comparadorMenor.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732907 "|topLevel|po:po1|comparadorMenor:cmpMenor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador po:po1\|somador:smd " "Elaborating entity \"somador\" for hierarchy \"po:po1\|somador:smd\"" {  } { { "po.vhd" "smd" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732913 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a somador.vhd(17) " "VHDL Process Statement warning at somador.vhd(17): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "somador.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/somador.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732914 "|topLevel|po:po1|somador:smd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b somador.vhd(19) " "VHDL Process Statement warning at somador.vhd(19): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "somador.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/somador.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732914 "|topLevel|po:po1|somador:smd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y somador.vhd(20) " "VHDL Process Statement warning at somador.vhd(20): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "somador.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/somador.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732914 "|topLevel|po:po1|somador:smd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z somador.vhd(20) " "VHDL Process Statement warning at somador.vhd(20): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "somador.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/somador.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574564732914 "|topLevel|po:po1|somador:smd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor po:po1\|divisor:div " "Elaborating entity \"divisor\" for hierarchy \"po:po1\|divisor:div\"" {  } { { "po.vhd" "div" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enableQuantidade po:po1\|enableQuantidade:en " "Elaborating entity \"enableQuantidade\" for hierarchy \"po:po1\|enableQuantidade:en\"" {  } { { "po.vhd" "en" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/po.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564732928 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "po:po1\|divisor:div\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"po:po1\|divisor:div\|Div0\"" {  } { { "divisor.vhd" "Div0" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/divisor.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574564733495 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574564733495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "po:po1\|divisor:div\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"po:po1\|divisor:div\|lpm_divide:Div0\"" {  } { { "divisor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/divisor.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564733568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "po:po1\|divisor:div\|lpm_divide:Div0 " "Instantiated megafunction \"po:po1\|divisor:div\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574564733569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574564733569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574564733569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574564733569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574564733569 ""}  } { { "divisor.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/divisor.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574564733569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3oo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3oo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3oo " "Found entity 1: lpm_divide_3oo" {  } { { "db/lpm_divide_3oo.tdf" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/db/lpm_divide_3oo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564733628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564733628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_cag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_cag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_cag " "Found entity 1: abs_divider_cag" {  } { { "db/abs_divider_cag.tdf" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/db/abs_divider_cag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564733654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564733654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8te " "Found entity 1: alt_u_div_8te" {  } { { "db/alt_u_div_8te.tdf" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/db/alt_u_div_8te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564733688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564733688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_on9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_on9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_on9 " "Found entity 1: lpm_abs_on9" {  } { { "db/lpm_abs_on9.tdf" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/db/lpm_abs_on9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574564733720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564733720 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc:pc1\|enableRQTD pc:pc1\|enableRMaior " "Duplicate LATCH primitive \"pc:pc1\|enableRQTD\" merged with LATCH primitive \"pc:pc1\|enableRMaior\"" {  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574564733961 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1574564733961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|enableRMaior " "Latch pc:pc1\|enableRMaior has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[2\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733961 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|enableRMenor " "Latch pc:pc1\|enableRMenor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[1\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733961 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[0\] " "Latch pc:pc1\|lerMem\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[5\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733961 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[1\] " "Latch pc:pc1\|lerMem\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[0\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733961 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[2\] " "Latch pc:pc1\|lerMem\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[5\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733961 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[3\] " "Latch pc:pc1\|lerMem\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[0\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733961 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[4\] " "Latch pc:pc1\|lerMem\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[5\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733962 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[5\] " "Latch pc:pc1\|lerMem\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[5\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733962 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[6\] " "Latch pc:pc1\|lerMem\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[4\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733962 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[7\] " "Latch pc:pc1\|lerMem\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[0\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733962 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[8\] " "Latch pc:pc1\|lerMem\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[0\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733962 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|lerMem\[9\] " "Latch pc:pc1\|lerMem\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[0\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733962 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|enabler1 " "Latch pc:pc1\|enabler1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[5\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733962 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc1\|enableSoma " "Latch pc:pc1\|enableSoma has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fte:ft\|state_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal fte:ft\|state_reg\[2\]" {  } { { "fte.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/fte.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574564733962 ""}  } { { "pc.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/PO-PC/pc.vhd" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574564733962 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574564734178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574564734695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574564734695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574564734994 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574564734994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574564734994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574564734994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574564735139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 00:05:35 2019 " "Processing ended: Sun Nov 24 00:05:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574564735139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574564735139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574564735139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574564735139 ""}
