{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729709511720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729709511720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:51:51 2024 " "Processing started: Wed Oct 23 15:51:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729709511720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729709511720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum_4bit -c sum_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum_4bit -c sum_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729709511720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729709511838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729709511838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_4bit-main " "Found design unit 1: sum_4bit-main" {  } { { "sum_4bit.vhd" "" { Text "/home/peter/Code/vhdl/vhdl17/sum_4bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729709518087 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_4bit " "Found entity 1: sum_4bit" {  } { { "sum_4bit.vhd" "" { Text "/home/peter/Code/vhdl/vhdl17/sum_4bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729709518087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729709518087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ent-dataflow " "Found design unit 1: ent-dataflow" {  } { { "half_sum.vhd" "" { Text "/home/peter/Code/vhdl/vhdl17/half_sum.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729709518087 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_sum " "Found entity 1: half_sum" {  } { { "half_sum.vhd" "" { Text "/home/peter/Code/vhdl/vhdl17/half_sum.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729709518087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729709518087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sum-rtl " "Found design unit 1: full_sum-rtl" {  } { { "full_sum.vhd" "" { Text "/home/peter/Code/vhdl/vhdl17/full_sum.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729709518088 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_sum " "Found entity 1: full_sum" {  } { { "full_sum.vhd" "" { Text "/home/peter/Code/vhdl/vhdl17/full_sum.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729709518088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729709518088 ""}
{ "Error" "EVRFX_VHDL_UNCOMPILED_ENTITY" "ent half_sum.vhd(19) " "VHDL error at half_sum.vhd(19): entity \"ent\" is used but not declared" {  } { { "half_sum.vhd" "" { Text "/home/peter/Code/vhdl/vhdl17/half_sum.vhd" 19 0 0 } }  } 0 10334 "VHDL error at %2!s!: entity \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1729709518088 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729709518151 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 23 15:51:58 2024 " "Processing ended: Wed Oct 23 15:51:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729709518151 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729709518151 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729709518151 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729709518151 ""}
