
---------- Begin Simulation Statistics ----------
final_tick                                27997910000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    495                       # Simulator instruction rate (inst/s)
host_mem_usage                               10425088                       # Number of bytes of host memory used
host_op_rate                                      509                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28675.17                       # Real time elapsed on the host
host_tick_rate                                 591177                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14205621                       # Number of instructions simulated
sim_ops                                      14581877                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016952                       # Number of seconds simulated
sim_ticks                                 16952090000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.476717                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   64748                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                82506                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                762                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6393                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             81508                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9509                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11135                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1626                       # Number of indirect misses.
system.cpu.branchPred.lookups                  142314                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23405                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1241                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      874455                       # Number of instructions committed
system.cpu.committedOps                        937612                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.587058                       # CPI: cycles per instruction
system.cpu.discardedOps                         16801                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             612130                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            145820                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            69365                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1187317                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386539                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      651                       # number of quiesce instructions executed
system.cpu.numCycles                          2262266                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       651                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  677788     72.29%     72.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2255      0.24%     72.53% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::MemRead                 155786     16.62%     89.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite                101783     10.86%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   937612                       # Class of committed instruction
system.cpu.quiesceCycles                     24861078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1074949                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1142                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2503                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257977                       # Transaction distribution
system.membus.trans_dist::ReadResp             259018                       # Transaction distribution
system.membus.trans_dist::WriteReq             102449                       # Transaction distribution
system.membus.trans_dist::WriteResp            102449                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          609                       # Transaction distribution
system.membus.trans_dist::CleanEvict              518                       # Transaction distribution
system.membus.trans_dist::ReadExReq               330                       # Transaction distribution
system.membus.trans_dist::ReadExResp              331                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            354                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           687                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 724722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        22656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        22656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14738                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124210                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22774686                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362213                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000144                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011981                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362161     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      52      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              362213                       # Request fanout histogram
system.membus.reqLayer6.occupancy           843848060                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13982125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              826359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2659625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13351405                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1530709265                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1796250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245248                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245248                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       572878                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       572878                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11050                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1515520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1636252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14738                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24248320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26017662                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2671244125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          1817291                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          765                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         7000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             4                       # Max queue length
system.acctest.local_bus.respLayer18.occupancy     13056000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer18.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer10.occupancy   1183744000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          7.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer4.occupancy    115103707                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer4.utilization          0.7                       # Layer utilization (%)
system.acctest.local_bus.reqLayer5.occupancy       400125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer5.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       238250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy        14125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer31.occupancy      4146096                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer31.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer32.occupancy        16500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer32.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy      5938000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy      6601250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy   2160481534                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization         12.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer22.occupancy       529000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer22.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer4.occupancy    106536000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer4.utilization          0.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      5525000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer26.occupancy        33750                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer26.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer25.occupancy     31330043                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer25.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy        11875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3865954                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19329770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2899465                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3865954                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29961143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3865954                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2899465                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6765419                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3865954                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19329770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6765419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6765419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36726563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2899465                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6765419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9664885                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2899465                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       996927                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3896393                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2899465                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9664885                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       996927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13561278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        96256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        96256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       696320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       707130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       419539                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       419539    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       419539                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    904249685                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer8.occupancy      1024000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer8.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer10.occupancy      1322000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer10.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer1.occupancy      4186000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy   1376256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization          8.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1896903568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15463816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38659540                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1951026924                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38659540                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38718530                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77378070                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1935563108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54182346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38659540                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2028404993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5832704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38141952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35389440                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       182272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8130560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       544768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5033984                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34793586                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1871121732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    344069905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2249985223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1059271394                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1028343762                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2087615155                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34793586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2930393126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1372413667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4337600378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        22656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        24192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        22656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        22656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          354                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          378                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1336472                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        90608                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1427081                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1336472                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1336472                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1336472                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        90608                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1427081                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16531052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5832704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6199360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       257024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        91136                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              96865                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    970354452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       996927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3752694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             975163062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2299186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15463816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    344069905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3865954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            365698861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2299186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15522806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1314424357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3865954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       996927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3752694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1340861923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    347951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006363829000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              466358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             103179                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258302                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      96865                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258302                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    96865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6048                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8447678875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1290460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15222593875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32731.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58981.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       411                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240624                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   89915                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258301                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                96865                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  227131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.979287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.999763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.269690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          686      2.81%      2.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          709      2.90%      5.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          395      1.62%      7.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          343      1.40%      8.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          641      2.62%     11.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          305      1.25%     12.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          281      1.15%     13.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          384      1.57%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20685     84.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24429                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     782.124242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1498.554061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           240     72.73%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.30%     73.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.61%     73.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      5.76%     79.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.30%     79.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.30%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      2.42%     82.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.30%     82.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.30%     83.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      1.52%     84.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           34     10.30%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.30%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.30%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.30%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            4      1.21%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.91%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     293.542424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     67.179626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    435.807052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            162     49.09%     49.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            58     17.58%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.21%     67.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      2.12%     70.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      1.52%     71.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.91%     72.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.91%     73.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.30%     73.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.30%     73.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.30%     74.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.30%     74.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.30%     74.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.30%     75.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           82     24.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16517888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6199616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16530988                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6199360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       974.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       365.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    975.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    365.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16951949375                       # Total gap between requests
system.mem_ctrls.avgGap                      47729.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16436160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5831616                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58989.776481837936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 969565404.619725346565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 996927.222543061129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3745142.929278926924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2378467.787747705355                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15463815.966054923832                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 344005724.367909789085                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3865953.991513730958                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        91136                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1493235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15160886030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18880765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41333845                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35151622345                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6328122325                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 288474465175                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2453749750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     74661.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58986.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71248.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41625.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  57720233.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1544951.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3165318.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2396239.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12057333.300000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8415414.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        469432106.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       134645928.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     162293877.899999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     140929284.300006                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     222582460.499997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1150356405.000001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.859267                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11618911830                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    917070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4417410170                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1302                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           651                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23868563.748080                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    145820238.255567                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          651    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1062625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             651                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12459475000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15538435000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       294449                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           294449                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       294449                       # number of overall hits
system.cpu.icache.overall_hits::total          294449                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15415000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15415000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15415000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15415000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       294803                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       294803                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       294803                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       294803                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001201                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001201                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001201                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001201                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43545.197740                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43545.197740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43545.197740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43545.197740                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14857625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14857625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14857625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14857625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001201                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001201                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001201                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001201                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41970.692090                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41970.692090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41970.692090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41970.692090                       # average overall mshr miss latency
system.cpu.icache.replacements                    165                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       294449                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          294449                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15415000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15415000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       294803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       294803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001201                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001201                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43545.197740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43545.197740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14857625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14857625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001201                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41970.692090                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41970.692090                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.134151                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1183945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               165                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7175.424242                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.134151                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.832293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.832293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            589960                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           589960                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       250547                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           250547                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       250547                       # number of overall hits
system.cpu.dcache.overall_hits::total          250547                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1327                       # number of overall misses
system.cpu.dcache.overall_misses::total          1327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99306000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99306000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99306000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99306000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       251874                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       251874                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       251874                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       251874                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005269                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005269                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005269                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005269                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74834.966089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74834.966089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74834.966089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74834.966089                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          609                       # number of writebacks
system.cpu.dcache.writebacks::total               609                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          310                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          310                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6861                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6861                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74902875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74902875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74902875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74902875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14542625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14542625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004038                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004038                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004038                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004038                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73650.811209                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73650.811209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73650.811209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73650.811209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.607200                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.607200                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    962                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       156399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          156399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52082500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52082500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       157086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       157086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75811.499272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75811.499272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          687                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          687                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51027625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51027625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14542625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14542625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004373                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004373                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74276.018923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74276.018923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21770.396707                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21770.396707                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47223500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47223500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006752                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006752                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73786.718750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73786.718750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23875250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23875250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72349.242424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72349.242424                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.251092                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              301430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               962                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            313.336798                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.251092                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1008514                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1008514                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27997910000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27997996250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    495                       # Simulator instruction rate (inst/s)
host_mem_usage                               10425088                       # Number of bytes of host memory used
host_op_rate                                      509                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28675.26                       # Real time elapsed on the host
host_tick_rate                                 591178                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14205630                       # Number of instructions simulated
sim_ops                                      14581892                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016952                       # Number of seconds simulated
sim_ticks                                 16952176250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.475336                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   64750                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                82510                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                763                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6395                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             81508                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9509                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11135                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1626                       # Number of indirect misses.
system.cpu.branchPred.lookups                  142320                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23407                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1241                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      874464                       # Number of instructions committed
system.cpu.committedOps                        937627                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.587189                       # CPI: cycles per instruction
system.cpu.discardedOps                         16808                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             612147                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            145820                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            69368                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1187411                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386520                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      651                       # number of quiesce instructions executed
system.cpu.numCycles                          2262404                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       651                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  677796     72.29%     72.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2255      0.24%     72.53% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.53% # Class of committed instruction
system.cpu.op_class_0::MemRead                 155792     16.62%     89.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite                101783     10.86%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   937627                       # Class of committed instruction
system.cpu.quiesceCycles                     24861078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1074993                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257977                       # Transaction distribution
system.membus.trans_dist::ReadResp             259019                       # Transaction distribution
system.membus.trans_dist::WriteReq             102449                       # Transaction distribution
system.membus.trans_dist::WriteResp            102449                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          609                       # Transaction distribution
system.membus.trans_dist::CleanEvict              519                       # Transaction distribution
system.membus.trans_dist::ReadExReq               330                       # Transaction distribution
system.membus.trans_dist::ReadExResp              331                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            354                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           688                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 724725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        22656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        22656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14738                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124274                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22774750                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362214                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000144                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011981                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362162     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      52      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              362214                       # Request fanout histogram
system.membus.reqLayer6.occupancy           843851435                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13982125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              826359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2659625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13357155                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1530709265                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1796250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245248                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245248                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       572878                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       572878                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11050                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1515520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1636252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14738                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24248320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26017662                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2671244125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          1817291                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          765                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         7000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             4                       # Max queue length
system.acctest.local_bus.respLayer18.occupancy     13056000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer18.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer10.occupancy   1183744000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          7.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer4.occupancy    115103707                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer4.utilization          0.7                       # Layer utilization (%)
system.acctest.local_bus.reqLayer5.occupancy       400125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer5.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       238250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy        14125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer31.occupancy      4146096                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer31.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer32.occupancy        16500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer32.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy      5938000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy      6601250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy   2160481534                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization         12.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer22.occupancy       529000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer22.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer4.occupancy    106536000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer4.utilization          0.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      5525000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer26.occupancy        33750                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer26.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer25.occupancy     31330043                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer25.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy        11875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3865934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19329672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2899451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3865934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29960991                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3865934                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2899451                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6765385                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3865934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19329672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6765385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6765385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36726376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2899451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6765385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9664836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2899451                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       996922                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3896373                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2899451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9664836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       996922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13561209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        96256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        96256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       696320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       707130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       419539                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       419539    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       419539                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    904249685                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer8.occupancy      1024000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer8.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer10.occupancy      1322000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer10.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer1.occupancy      4186000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy   1376256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization          8.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1896893916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15463737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38659343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1951016997                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38659343                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38718333                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77377676                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1935553260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54182070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38659343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2028394673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5832704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38141952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35389440                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       182272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8130560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       544768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5033984                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34793409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1871112212                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    344068155                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2249973775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1059266004                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1028338530                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2087604534                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34793409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2930378216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1372406684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4337578309                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        22656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        24192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        22656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        22656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          354                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          378                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1336466                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        90608                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1427073                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1336466                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1336466                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1336466                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        90608                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1427073                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16531116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5832704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6199360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       257024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        91136                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              96865                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    970349515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       996922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3756450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             975161876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2299174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15463737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    344068155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3865934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            365697000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2299174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15522727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1314417670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3865934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       996922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3756450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1340858876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    347951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006363829000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              466360                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             103179                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258303                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      96865                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258303                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    96865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6048                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8447678875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1290465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15222620125                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32731.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58981.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       411                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   89915                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258302                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                96865                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  227131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.979287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.999763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.269690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          686      2.81%      2.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          709      2.90%      5.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          395      1.62%      7.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          343      1.40%      8.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          641      2.62%     11.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          305      1.25%     12.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          281      1.15%     13.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          384      1.57%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20685     84.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24429                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     782.124242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1498.554061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           240     72.73%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.30%     73.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.61%     73.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      5.76%     79.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.30%     79.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.30%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      2.42%     82.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.30%     82.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.30%     83.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      1.52%     84.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           34     10.30%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.30%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.30%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.30%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            4      1.21%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.91%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     293.542424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     67.179626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    435.807052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            162     49.09%     49.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            58     17.58%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.21%     67.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      2.12%     70.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      1.52%     71.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.91%     72.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.91%     73.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.30%     73.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.30%     73.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.30%     74.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.30%     74.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.30%     74.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.30%     75.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           82     24.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16517952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6199616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16531052                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6199360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       974.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       365.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    975.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    365.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16952145000                       # Total gap between requests
system.mem_ctrls.avgGap                      47729.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16436160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5831616                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58989.476351155805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 969560471.623812913895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 996922.150334533071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3748899.201068653725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2378455.686478601769                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15463737.288597386330                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 344003974.121021807194                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3865934.322149346583                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        91136                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1493235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15160886030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18880765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41360095                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35151622345                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6328122325                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 288474465175                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2453749750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     74661.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58986.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71248.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41609.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  57720233.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1544951.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3165318.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2396239.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12057333.300000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8415414.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           469433925                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       134645928.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     162293877.899999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     140931615.637506                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     222582460.499997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1150360555.087501                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.859167                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11618911830                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    917070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4417496420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1302                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           651                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23868563.748080                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    145820238.255567                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          651    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1062625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             651                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12459561250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15538435000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       294461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           294461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       294461                       # number of overall hits
system.cpu.icache.overall_hits::total          294461                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15415000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15415000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15415000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15415000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       294815                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       294815                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       294815                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       294815                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001201                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001201                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001201                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001201                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43545.197740                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43545.197740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43545.197740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43545.197740                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14857625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14857625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14857625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14857625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001201                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001201                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001201                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001201                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41970.692090                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41970.692090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41970.692090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41970.692090                       # average overall mshr miss latency
system.cpu.icache.replacements                    165                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       294461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          294461                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15415000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15415000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       294815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       294815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001201                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001201                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43545.197740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43545.197740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14857625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14857625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001201                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41970.692090                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41970.692090                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.134165                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4303330                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               594                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7244.663300                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.134165                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.832293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.832293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            589984                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           589984                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       250551                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           250551                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       250551                       # number of overall hits
system.cpu.dcache.overall_hits::total          250551                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1328                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1328                       # number of overall misses
system.cpu.dcache.overall_misses::total          1328                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99366625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99366625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99366625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99366625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       251879                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       251879                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       251879                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       251879                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005272                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005272                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005272                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005272                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74824.265813                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74824.265813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74824.265813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74824.265813                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          609                       # number of writebacks
system.cpu.dcache.writebacks::total               609                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          310                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          310                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1018                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1018                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6861                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6861                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74962000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74962000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14542625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14542625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004042                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004042                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004042                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004042                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73636.542240                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73636.542240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73636.542240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73636.542240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.607200                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.607200                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    963                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       156403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          156403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52143125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52143125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       157091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       157091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75789.425872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75789.425872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51086750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51086750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14542625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14542625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74253.997093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74253.997093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21770.396707                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21770.396707                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47223500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47223500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006752                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006752                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73786.718750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73786.718750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23875250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23875250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72349.242424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72349.242424                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.251131                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              533391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1472                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            362.358016                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.251131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1008535                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1008535                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27997996250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
