// Generated by CIRCT firtool-1.62.0
module SevenSegment(
  input        clock,
               reset,
  input  [3:0] io_digit,
  output [6:0] io_segments
);

  wire [15:0][6:0] _GEN =
    '{7'h0,
      7'h0,
      7'h0,
      7'h0,
      7'h0,
      7'h0,
      7'h7B,
      7'h7F,
      7'h70,
      7'h5F,
      7'h5B,
      7'h33,
      7'h79,
      7'h6D,
      7'h30,
      7'h7E};
  assign io_segments = _GEN[io_digit];
endmodule

