;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2/15/2017 9:52:39 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2002  	537067516
0x0004	0x17990000  	6041
0x0008	0x17650000  	5989
0x000C	0x17650000  	5989
0x0010	0x17650000  	5989
0x0014	0x17650000  	5989
0x0018	0x17650000  	5989
0x001C	0x17650000  	5989
0x0020	0x17650000  	5989
0x0024	0x17650000  	5989
0x0028	0x17650000  	5989
0x002C	0x17650000  	5989
0x0030	0x17650000  	5989
0x0034	0x17650000  	5989
0x0038	0x17650000  	5989
0x003C	0x17650000  	5989
0x0040	0x17650000  	5989
0x0044	0x17650000  	5989
0x0048	0x17650000  	5989
0x004C	0x17650000  	5989
0x0050	0x17650000  	5989
0x0054	0x17650000  	5989
0x0058	0x17650000  	5989
0x005C	0x17650000  	5989
0x0060	0x17650000  	5989
0x0064	0x17650000  	5989
0x0068	0x17650000  	5989
0x006C	0x17650000  	5989
0x0070	0x17650000  	5989
0x0074	0x17650000  	5989
0x0078	0x17650000  	5989
0x007C	0x17650000  	5989
0x0080	0x17650000  	5989
0x0084	0x17650000  	5989
0x0088	0x17650000  	5989
0x008C	0x17650000  	5989
0x0090	0x17650000  	5989
0x0094	0x17650000  	5989
0x0098	0x17650000  	5989
0x009C	0x17650000  	5989
0x00A0	0x17650000  	5989
0x00A4	0x17650000  	5989
0x00A8	0x17650000  	5989
0x00AC	0x17650000  	5989
0x00B0	0x17650000  	5989
0x00B4	0x17650000  	5989
0x00B8	0x17650000  	5989
0x00BC	0x17650000  	5989
0x00C0	0x17650000  	5989
0x00C4	0x17650000  	5989
0x00C8	0x17650000  	5989
0x00CC	0x17650000  	5989
0x00D0	0x17650000  	5989
0x00D4	0x17650000  	5989
0x00D8	0x17650000  	5989
0x00DC	0x17650000  	5989
0x00E0	0x17650000  	5989
0x00E4	0x17650000  	5989
0x00E8	0x17650000  	5989
0x00EC	0x17650000  	5989
0x00F0	0x17650000  	5989
0x00F4	0x17650000  	5989
0x00F8	0x17650000  	5989
0x00FC	0x17650000  	5989
0x0100	0x17650000  	5989
0x0104	0x17650000  	5989
0x0108	0x17650000  	5989
0x010C	0x17650000  	5989
0x0110	0x17650000  	5989
0x0114	0x17650000  	5989
0x0118	0x17650000  	5989
0x011C	0x17650000  	5989
0x0120	0x17650000  	5989
0x0124	0x17650000  	5989
0x0128	0x17650000  	5989
0x012C	0x17650000  	5989
0x0130	0x17650000  	5989
0x0134	0x17650000  	5989
0x0138	0x17650000  	5989
0x013C	0x17650000  	5989
0x0140	0x17650000  	5989
0x0144	0x17650000  	5989
0x0148	0x17650000  	5989
0x014C	0x17650000  	5989
0x0150	0x17650000  	5989
0x0154	0x17650000  	5989
0x0158	0x17650000  	5989
0x015C	0x17650000  	5989
0x0160	0x17650000  	5989
0x0164	0x17650000  	5989
0x0168	0x17650000  	5989
0x016C	0x17650000  	5989
0x0170	0x17650000  	5989
0x0174	0x17650000  	5989
0x0178	0x17650000  	5989
0x017C	0x17650000  	5989
0x0180	0x17650000  	5989
0x0184	0x17650000  	5989
0x0188	0x17650000  	5989
0x018C	0x17650000  	5989
0x0190	0x17650000  	5989
0x0194	0x17650000  	5989
; end of ____SysVT
_main:
;NT2_HEXI.c, 172 :: 		void main()
0x1798	0xF000F812  BL	6080
0x179C	0xF7FFFFE6  BL	5996
0x17A0	0xF000FC58  BL	8276
0x17A4	0xF7FFFFEE  BL	6020
0x17A8	0xF000FC14  BL	8148
;NT2_HEXI.c, 174 :: 		system_init();
0x17AC	0xF7FFFF3C  BL	_system_init+0
;NT2_HEXI.c, 175 :: 		nfctag2_init( 0x04 );
0x17B0	0x2004    MOVS	R0, #4
0x17B2	0xF7FFFF73  BL	_nfctag2_init+0
;NT2_HEXI.c, 186 :: 		write_ndef();
0x17B6	0xF7FFFFAF  BL	_write_ndef+0
;NT2_HEXI.c, 188 :: 		while( 1 );
L_main16:
0x17BA	0xE7FE    B	L_main16
;NT2_HEXI.c, 189 :: 		}
L_end_main:
L__main_end_loop:
0x17BC	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System.c, 272 :: 		
0x1704	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 274 :: 		
L_loopDW:
;__Lib_System.c, 275 :: 		
0x1706	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 276 :: 		
0x170A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 277 :: 		
0x170E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 278 :: 		
0x1712	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 280 :: 		
L_end___CC2DW:
0x1714	0xB001    ADD	SP, SP, #4
0x1716	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 314 :: 		
0x16C8	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 316 :: 		
0x16CA	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 317 :: 		
0x16CE	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 318 :: 		
0x16D2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 319 :: 		
0x16D6	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 320 :: 		
0x16D8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 321 :: 		
0x16DC	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 322 :: 		
0x16DE	0x46D4    MOV	R12, R10
;__Lib_System.c, 323 :: 		
0x16E0	0x46EA    MOV	R10, SP
;__Lib_System.c, 324 :: 		
L_loopFZs:
;__Lib_System.c, 325 :: 		
0x16E2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 326 :: 		
0x16E6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 327 :: 		
0x16EA	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 328 :: 		
0x16EC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 329 :: 		
0x16F0	0xDD05    BLE	L_norep
;__Lib_System.c, 330 :: 		
0x16F2	0x46E2    MOV	R10, R12
;__Lib_System.c, 331 :: 		
0x16F4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 332 :: 		
0x16F8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 333 :: 		
0x16FC	0xE7F1    B	L_loopFZs
;__Lib_System.c, 334 :: 		
L_norep:
;__Lib_System.c, 336 :: 		
L_end___FillZeros:
0x16FE	0xB001    ADD	SP, SP, #4
0x1700	0x4770    BX	LR
; end of ___FillZeros
_system_init:
;NT2_HEXI.c, 38 :: 		void system_init( void )
0x1628	0xB081    SUB	SP, SP, #4
0x162A	0xF8CDE000  STR	LR, [SP, #0]
;NT2_HEXI.c, 41 :: 		_UART_ONE_STOPBIT, &_GPIO_Module_UART3_PC16_17 );
0x162E	0x4817    LDR	R0, [PC, #92]
0x1630	0xB401    PUSH	(R0)
0x1632	0xF2400300  MOVW	R3, #0
;NT2_HEXI.c, 40 :: 		UART3_Init_Advanced( 115200, _UART_8_BIT_DATA, _UART_NOPARITY,
0x1636	0xF2400200  MOVW	R2, #0
0x163A	0xF2400100  MOVW	R1, #0
0x163E	0xF44F30E1  MOV	R0, #115200
;NT2_HEXI.c, 41 :: 		_UART_ONE_STOPBIT, &_GPIO_Module_UART3_PC16_17 );
0x1642	0xF7FFFF71  BL	_UART3_Init_Advanced+0
0x1646	0xB001    ADD	SP, SP, #4
;NT2_HEXI.c, 42 :: 		Delay_ms( 200 );
0x1648	0xF24117FE  MOVW	R7, #4606
0x164C	0xF2C0077A  MOVT	R7, #122
0x1650	0xBF00    NOP
0x1652	0xBF00    NOP
L_system_init0:
0x1654	0x1E7F    SUBS	R7, R7, #1
0x1656	0xD1FD    BNE	L_system_init0
0x1658	0xBF00    NOP
0x165A	0xBF00    NOP
0x165C	0xBF00    NOP
;NT2_HEXI.c, 44 :: 		I2C0_Init_Advanced( 400000, &_GPIO_Module_I2C0_PD8_9 );
0x165E	0x490C    LDR	R1, [PC, #48]
0x1660	0x480C    LDR	R0, [PC, #48]
0x1662	0xF7FFFF99  BL	_I2C0_Init_Advanced+0
;NT2_HEXI.c, 45 :: 		Delay_ms( 200 );
0x1666	0xF24117FE  MOVW	R7, #4606
0x166A	0xF2C0077A  MOVT	R7, #122
0x166E	0xBF00    NOP
0x1670	0xBF00    NOP
L_system_init2:
0x1672	0x1E7F    SUBS	R7, R7, #1
0x1674	0xD1FD    BNE	L_system_init2
0x1676	0xBF00    NOP
0x1678	0xBF00    NOP
0x167A	0xBF00    NOP
;NT2_HEXI.c, 46 :: 		LOG( "\r\n< < System Initialized > >\r\n" );
0x167C	0x4806    LDR	R0, [PC, #24]
0x167E	0xF7FFFF99  BL	_UART1_Write_Text+0
;NT2_HEXI.c, 47 :: 		}
L_end_system_init:
0x1682	0xF8DDE000  LDR	LR, [SP, #0]
0x1686	0xB001    ADD	SP, SP, #4
0x1688	0x4770    BX	LR
0x168A	0xBF00    NOP
0x168C	0x1F040000  	__GPIO_Module_UART3_PC16_17+0
0x1690	0x1E980000  	__GPIO_Module_I2C0_PD8_9+0
0x1694	0x1A800006  	#400000
0x1698	0x00001FFF  	?lstr1_NT2_HEXI+0
; end of _system_init
_UART3_Init_Advanced:
;__Lib_UART_012345.c, 321 :: 		
; stopBits start address is: 12 (R3)
; parity start address is: 8 (R2)
; dataBits start address is: 4 (R1)
; baudRate start address is: 0 (R0)
0x1528	0xB081    SUB	SP, SP, #4
0x152A	0xF8CDE000  STR	LR, [SP, #0]
0x152E	0xB29F    UXTH	R7, R3
0x1530	0x4603    MOV	R3, R0
0x1532	0xB28D    UXTH	R5, R1
0x1534	0xB296    UXTH	R6, R2
; stopBits end address is: 12 (R3)
; parity end address is: 8 (R2)
; dataBits end address is: 4 (R1)
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
; dataBits start address is: 20 (R5)
; parity start address is: 24 (R6)
; stopBits start address is: 28 (R7)
; module start address is: 32 (R8)
0x1536	0xF8DD8004  LDR	R8, [SP, #4]
;__Lib_UART_012345.c, 322 :: 		
0x153A	0x4808    LDR	R0, [PC, #32]
0x153C	0xF7FFFDBC  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 323 :: 		
0x1540	0x4644    MOV	R4, R8
; module end address is: 32 (R8)
0x1542	0xB2AA    UXTH	R2, R5
; parity end address is: 24 (R6)
0x1544	0x4619    MOV	R1, R3
; dataBits end address is: 20 (R5)
0x1546	0xB2B3    UXTH	R3, R6
; baudRate end address is: 12 (R3)
0x1548	0x4804    LDR	R0, [PC, #16]
0x154A	0xB410    PUSH	(R4)
0x154C	0xB480    PUSH	(R7)
; stopBits end address is: 28 (R7)
0x154E	0xF7FFFE59  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x1552	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 324 :: 		
L_end_UART3_Init_Advanced:
0x1554	0xF8DDE000  LDR	LR, [SP, #0]
0x1558	0xB001    ADD	SP, SP, #4
0x155A	0x4770    BX	LR
0x155C	0xD0004006  	UART3_BDH+0
; end of _UART3_Init_Advanced
__Lib_UART_012345_UART_AssignPtr:
;__Lib_UART_012345.c, 1044 :: 		
; uartBase start address is: 0 (R0)
0x10B8	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 1046 :: 		
0x10BA	0x4930    LDR	R1, [PC, #192]
0x10BC	0x4288    CMP	R0, R1
0x10BE	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr47
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1047 :: 		
0x10C0	0x4A2F    LDR	R2, [PC, #188]
0x10C2	0x4930    LDR	R1, [PC, #192]
0x10C4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1048 :: 		
0x10C6	0x4A30    LDR	R2, [PC, #192]
0x10C8	0x4930    LDR	R1, [PC, #192]
0x10CA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1049 :: 		
0x10CC	0x4A30    LDR	R2, [PC, #192]
0x10CE	0x4931    LDR	R1, [PC, #196]
0x10D0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1050 :: 		
0x10D2	0x4A31    LDR	R2, [PC, #196]
0x10D4	0x4931    LDR	R1, [PC, #196]
0x10D6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1051 :: 		
0x10D8	0xE04E    B	L___Lib_UART_012345_UART_AssignPtr48
L___Lib_UART_012345_UART_AssignPtr47:
; uartBase start address is: 0 (R0)
0x10DA	0x4931    LDR	R1, [PC, #196]
0x10DC	0x4288    CMP	R0, R1
0x10DE	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr49
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1052 :: 		
0x10E0	0x4A30    LDR	R2, [PC, #192]
0x10E2	0x4928    LDR	R1, [PC, #160]
0x10E4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1053 :: 		
0x10E6	0x4A30    LDR	R2, [PC, #192]
0x10E8	0x4928    LDR	R1, [PC, #160]
0x10EA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1054 :: 		
0x10EC	0x4A2F    LDR	R2, [PC, #188]
0x10EE	0x4929    LDR	R1, [PC, #164]
0x10F0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1055 :: 		
0x10F2	0x4A2F    LDR	R2, [PC, #188]
0x10F4	0x4929    LDR	R1, [PC, #164]
0x10F6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1056 :: 		
0x10F8	0xE03E    B	L___Lib_UART_012345_UART_AssignPtr50
L___Lib_UART_012345_UART_AssignPtr49:
; uartBase start address is: 0 (R0)
0x10FA	0x492E    LDR	R1, [PC, #184]
0x10FC	0x4288    CMP	R0, R1
0x10FE	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr51
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1057 :: 		
0x1100	0x4A2D    LDR	R2, [PC, #180]
0x1102	0x4920    LDR	R1, [PC, #128]
0x1104	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1058 :: 		
0x1106	0x4A2D    LDR	R2, [PC, #180]
0x1108	0x4920    LDR	R1, [PC, #128]
0x110A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1059 :: 		
0x110C	0x4A2C    LDR	R2, [PC, #176]
0x110E	0x4921    LDR	R1, [PC, #132]
0x1110	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1060 :: 		
0x1112	0x4A2C    LDR	R2, [PC, #176]
0x1114	0x4921    LDR	R1, [PC, #132]
0x1116	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1061 :: 		
0x1118	0xE02E    B	L___Lib_UART_012345_UART_AssignPtr52
L___Lib_UART_012345_UART_AssignPtr51:
; uartBase start address is: 0 (R0)
0x111A	0x492B    LDR	R1, [PC, #172]
0x111C	0x4288    CMP	R0, R1
0x111E	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr53
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1062 :: 		
0x1120	0x4A2A    LDR	R2, [PC, #168]
0x1122	0x4918    LDR	R1, [PC, #96]
0x1124	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1063 :: 		
0x1126	0x4A2A    LDR	R2, [PC, #168]
0x1128	0x4918    LDR	R1, [PC, #96]
0x112A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1064 :: 		
0x112C	0x4A29    LDR	R2, [PC, #164]
0x112E	0x4919    LDR	R1, [PC, #100]
0x1130	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1065 :: 		
0x1132	0x4A29    LDR	R2, [PC, #164]
0x1134	0x4919    LDR	R1, [PC, #100]
0x1136	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1066 :: 		
0x1138	0xE01E    B	L___Lib_UART_012345_UART_AssignPtr54
L___Lib_UART_012345_UART_AssignPtr53:
; uartBase start address is: 0 (R0)
0x113A	0x4928    LDR	R1, [PC, #160]
0x113C	0x4288    CMP	R0, R1
0x113E	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr55
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1067 :: 		
0x1140	0x4A27    LDR	R2, [PC, #156]
0x1142	0x4910    LDR	R1, [PC, #64]
0x1144	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1068 :: 		
0x1146	0x4A27    LDR	R2, [PC, #156]
0x1148	0x4910    LDR	R1, [PC, #64]
0x114A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1069 :: 		
0x114C	0x4A26    LDR	R2, [PC, #152]
0x114E	0x4911    LDR	R1, [PC, #68]
0x1150	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1070 :: 		
0x1152	0x4A26    LDR	R2, [PC, #152]
0x1154	0x4911    LDR	R1, [PC, #68]
0x1156	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1071 :: 		
0x1158	0xE00E    B	L___Lib_UART_012345_UART_AssignPtr56
L___Lib_UART_012345_UART_AssignPtr55:
; uartBase start address is: 0 (R0)
0x115A	0x4925    LDR	R1, [PC, #148]
0x115C	0x4288    CMP	R0, R1
0x115E	0xD10B    BNE	L___Lib_UART_012345_UART_AssignPtr57
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1072 :: 		
0x1160	0x4A24    LDR	R2, [PC, #144]
0x1162	0x4908    LDR	R1, [PC, #32]
0x1164	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1073 :: 		
0x1166	0x4A24    LDR	R2, [PC, #144]
0x1168	0x4908    LDR	R1, [PC, #32]
0x116A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1074 :: 		
0x116C	0x4A23    LDR	R2, [PC, #140]
0x116E	0x4909    LDR	R1, [PC, #36]
0x1170	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1075 :: 		
0x1172	0x4A23    LDR	R2, [PC, #140]
0x1174	0x4909    LDR	R1, [PC, #36]
0x1176	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1076 :: 		
L___Lib_UART_012345_UART_AssignPtr57:
L___Lib_UART_012345_UART_AssignPtr56:
L___Lib_UART_012345_UART_AssignPtr54:
L___Lib_UART_012345_UART_AssignPtr52:
L___Lib_UART_012345_UART_AssignPtr50:
L___Lib_UART_012345_UART_AssignPtr48:
;__Lib_UART_012345.c, 1077 :: 		
L_end_UART_AssignPtr:
0x1178	0xB001    ADD	SP, SP, #4
0x117A	0x4770    BX	LR
0x117C	0xA0004006  	UART0_BDH+0
0x1180	0xFFFFFFFF  	_UART0_Write+0
0x1184	0x04181FFF  	_UART_Wr_Ptr+0
0x1188	0x09B10000  	_UART0_Read+0
0x118C	0x041C1FFF  	_UART_Rd_Ptr+0
0x1190	0x09C90000  	_UART0_Data_Ready+0
0x1194	0x04201FFF  	_UART_Rdy_Ptr+0
0x1198	0x09F90000  	_UART0_Tx_Idle+0
0x119C	0x04241FFF  	_UART_Tx_Idle_Ptr+0
0x11A0	0xB0004006  	UART1_BDH+0
0x11A4	0xFFFFFFFF  	_UART1_Write+0
0x11A8	0x09E10000  	_UART1_Read+0
0x11AC	0x09390000  	_UART1_Data_Ready+0
0x11B0	0x09210000  	_UART1_Tx_Idle+0
0x11B4	0xC0004006  	UART2_BDH+0
0x11B8	0xFFFFFFFF  	_UART2_Write+0
0x11BC	0x09810000  	_UART2_Read+0
0x11C0	0x09510000  	_UART2_Data_Ready+0
0x11C4	0x09690000  	_UART2_Tx_Idle+0
0x11C8	0xD0004006  	UART3_BDH+0
0x11CC	0xFFFFFFFF  	_UART3_Write+0
0x11D0	0x0B490000  	_UART3_Read+0
0x11D4	0x0B610000  	_UART3_Data_Ready+0
0x11D8	0x0B190000  	_UART3_Tx_Idle+0
0x11DC	0xA000400E  	UART4_BDH+0
0x11E0	0xFFFFFFFF  	_UART4_Write+0
0x11E4	0x0B310000  	_UART4_Read+0
0x11E8	0x0BA90000  	_UART4_Data_Ready+0
0x11EC	0x0BC10000  	_UART4_Tx_Idle+0
0x11F0	0xB000400E  	UART5_BDH+0
0x11F4	0xFFFFFFFF  	_UART5_Write+0
0x11F8	0x0B790000  	_UART5_Read+0
0x11FC	0x0B910000  	_UART5_Data_Ready+0
0x1200	0x0A590000  	_UART5_Tx_Idle+0
; end of __Lib_UART_012345_UART_AssignPtr
__Lib_UART_012345_UART_Hal_Init_Advanced:
;__Lib_UART_012345.c, 181 :: 		
0x1204	0xB085    SUB	SP, SP, #20
0x1206	0xF8CDE000  STR	LR, [SP, #0]
0x120A	0x9001    STR	R0, [SP, #4]
0x120C	0x9102    STR	R1, [SP, #8]
0x120E	0xF8AD200C  STRH	R2, [SP, #12]
0x1212	0xF8AD3010  STRH	R3, [SP, #16]
0x1216	0xF8BD4014  LDRH	R4, [SP, #20]
0x121A	0xF8AD4014  STRH	R4, [SP, #20]
; module start address is: 0 (R0)
0x121E	0x9806    LDR	R0, [SP, #24]
;__Lib_UART_012345.c, 184 :: 		
; module end address is: 0 (R0)
0x1220	0xF7FFFE26  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_012345.c, 186 :: 		
0x1224	0x9801    LDR	R0, [SP, #4]
0x1226	0xF7FFFE49  BL	__Lib_UART_012345_UART_Hal_EnableClock+0
;__Lib_UART_012345.c, 188 :: 		
0x122A	0x9902    LDR	R1, [SP, #8]
0x122C	0x9801    LDR	R0, [SP, #4]
0x122E	0xF7FFFE8F  BL	__Lib_UART_012345_UART_Hal_SetBaudRate+0
;__Lib_UART_012345.c, 190 :: 		
0x1232	0xF8BD100C  LDRH	R1, [SP, #12]
0x1236	0x9801    LDR	R0, [SP, #4]
0x1238	0xF7FFFDE8  BL	__Lib_UART_012345_UART_Hal_SetBitCountPerChar+0
;__Lib_UART_012345.c, 192 :: 		
0x123C	0xF8BD1010  LDRH	R1, [SP, #16]
0x1240	0x9801    LDR	R0, [SP, #4]
0x1242	0xF7FFFDF3  BL	__Lib_UART_012345_UART_Hal_SetParityMode+0
;__Lib_UART_012345.c, 194 :: 		
0x1246	0xF8BD1014  LDRH	R1, [SP, #20]
0x124A	0x9801    LDR	R0, [SP, #4]
0x124C	0xF7FFFE0A  BL	__Lib_UART_012345_UART_Hal_SetStopBitCount+0
;__Lib_UART_012345.c, 196 :: 		
0x1250	0x9801    LDR	R0, [SP, #4]
0x1252	0xF7FFFEB7  BL	__Lib_UART_012345_UART_Hal_EnableReceiver+0
;__Lib_UART_012345.c, 197 :: 		
0x1256	0x9801    LDR	R0, [SP, #4]
0x1258	0xF7FFFF26  BL	__Lib_UART_012345_UART_Hal_EnableTrasmitter+0
;__Lib_UART_012345.c, 198 :: 		
L_end_UART_Hal_Init_Advanced:
0x125C	0xF8DDE000  LDR	LR, [SP, #0]
0x1260	0xB005    ADD	SP, SP, #20
0x1262	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO.c, 327 :: 		
; module start address is: 0 (R0)
0x0E70	0xB081    SUB	SP, SP, #4
0x0E72	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO.c, 331 :: 		
; i start address is: 48 (R12)
0x0E76	0xF2400C00  MOVW	R12, #0
; module end address is: 0 (R0)
; i end address is: 48 (R12)
0x0E7A	0x4683    MOV	R11, R0
;__Lib_GPIO.c, 332 :: 		
L_GPIO_Alternate_Function_Enable14:
; i start address is: 48 (R12)
; module start address is: 44 (R11)
0x0E7C	0xEA4F018C  LSL	R1, R12, #2
0x0E80	0xEB0B0101  ADD	R1, R11, R1, LSL #0
0x0E84	0x6809    LDR	R1, [R1, #0]
0x0E86	0xF1B13FFF  CMP	R1, #-1
0x0E8A	0xD012    BEQ	L_GPIO_Alternate_Function_Enable15
;__Lib_GPIO.c, 334 :: 		
0x0E8C	0xF10B0134  ADD	R1, R11, #52
0x0E90	0xEA4F038C  LSL	R3, R12, #2
0x0E94	0x18C9    ADDS	R1, R1, R3
0x0E96	0x6809    LDR	R1, [R1, #0]
0x0E98	0x460A    MOV	R2, R1
0x0E9A	0xEB0B0103  ADD	R1, R11, R3, LSL #0
0x0E9E	0x6809    LDR	R1, [R1, #0]
0x0EA0	0x4608    MOV	R0, R1
0x0EA2	0x4611    MOV	R1, R2
0x0EA4	0xF7FFFEF8  BL	__Lib_GPIO_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO.c, 335 :: 		
0x0EA8	0xF10C0C01  ADD	R12, R12, #1
0x0EAC	0xFA1FFC8C  UXTH	R12, R12
;__Lib_GPIO.c, 336 :: 		
; module end address is: 44 (R11)
; i end address is: 48 (R12)
0x0EB0	0xE7E4    B	L_GPIO_Alternate_Function_Enable14
L_GPIO_Alternate_Function_Enable15:
;__Lib_GPIO.c, 337 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0EB2	0xF8DDE000  LDR	LR, [SP, #0]
0x0EB6	0xB001    ADD	SP, SP, #4
0x0EB8	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO.c, 300 :: 		
; muxConfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x0C98	0xB082    SUB	SP, SP, #8
0x0C9A	0xF8CDE000  STR	LR, [SP, #0]
0x0C9E	0x4680    MOV	R8, R0
; muxConfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 32 (R8)
; muxConfig start address is: 4 (R1)
;__Lib_GPIO.c, 310 :: 		
0x0CA0	0xEA4F1258  LSR	R2, R8, #5
0x0CA4	0xF0020207  AND	R2, R2, #7
; port start address is: 36 (R9)
0x0CA8	0x4691    MOV	R9, R2
;__Lib_GPIO.c, 311 :: 		
0x0CAA	0xF008041F  AND	R4, R8, #31
; pin start address is: 40 (R10)
0x0CAE	0x46A2    MOV	R10, R4
;__Lib_GPIO.c, 312 :: 		
0x0CB0	0x0193    LSLS	R3, R2, #6
0x0CB2	0x4A0D    LDR	R2, [PC, #52]
0x0CB4	0x18D3    ADDS	R3, R2, R3
;__Lib_GPIO.c, 315 :: 		
0x0CB6	0xF04F0201  MOV	R2, #1
0x0CBA	0x40A2    LSLS	R2, R4
0x0CBC	0x9201    STR	R2, [SP, #4]
; muxConfig end address is: 4 (R1)
0x0CBE	0x4618    MOV	R0, R3
0x0CC0	0x460A    MOV	R2, R1
0x0CC2	0x9901    LDR	R1, [SP, #4]
0x0CC4	0xF7FFFF8E  BL	_GPIO_Config+0
;__Lib_GPIO.c, 318 :: 		
0x0CC8	0xEA4F3309  LSL	R3, R9, #12
; port end address is: 36 (R9)
0x0CCC	0x4A07    LDR	R2, [PC, #28]
0x0CCE	0x18D3    ADDS	R3, R2, R3
0x0CD0	0xEA4F028A  LSL	R2, R10, #2
; pin end address is: 40 (R10)
0x0CD4	0x189C    ADDS	R4, R3, R2
;__Lib_GPIO.c, 319 :: 		
0x0CD6	0xF40863E0  AND	R3, R8, #1792
; muxPin end address is: 32 (R8)
0x0CDA	0x6822    LDR	R2, [R4, #0]
0x0CDC	0x431A    ORRS	R2, R3
0x0CDE	0x6022    STR	R2, [R4, #0]
;__Lib_GPIO.c, 320 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0CE0	0xF8DDE000  LDR	LR, [SP, #0]
0x0CE4	0xB002    ADD	SP, SP, #8
0x0CE6	0x4770    BX	LR
0x0CE8	0xF000400F  	#1074786304
0x0CEC	0x90004004  	#1074040832
; end of __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO.c, 232 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0BE4	0xB081    SUB	SP, SP, #4
0x0BE6	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO.c, 241 :: 		
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0BEA	0xF7FFFCAD  BL	__Lib_GPIO_GPIO_HAL_Config+0
;__Lib_GPIO.c, 242 :: 		
L_end_GPIO_Config:
0x0BEE	0xF8DDE000  LDR	LR, [SP, #0]
0x0BF2	0xB001    ADD	SP, SP, #4
0x0BF4	0x4770    BX	LR
; end of _GPIO_Config
__Lib_GPIO_GPIO_HAL_Config:
;__Lib_GPIO.c, 114 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0548	0xB083    SUB	SP, SP, #12
0x054A	0xF8CDE000  STR	LR, [SP, #0]
0x054E	0x4606    MOV	R6, R0
0x0550	0x460C    MOV	R4, R1
0x0552	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 24 (R6)
; pinMask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO.c, 116 :: 		
;__Lib_GPIO.c, 117 :: 		
;__Lib_GPIO.c, 118 :: 		
;__Lib_GPIO.c, 119 :: 		
;__Lib_GPIO.c, 125 :: 		
0x0554	0x4630    MOV	R0, R6
0x0556	0xF7FFFFBD  BL	__Lib_GPIO_GPIO_HAL_Clk_Enable+0
;__Lib_GPIO.c, 127 :: 		
0x055A	0xF24013FF  MOVW	R3, #511
0x055E	0xEA060003  AND	R0, R6, R3, LSL #0
; port end address is: 24 (R6)
0x0562	0x0980    LSRS	R0, R0, #6
; portNum start address is: 0 (R0)
;__Lib_GPIO.c, 130 :: 		
; pinNum start address is: 24 (R6)
0x0564	0x2600    MOVS	R6, #0
; pinMask end address is: 16 (R4)
; config end address is: 20 (R5)
; pinNum end address is: 24 (R6)
0x0566	0x4622    MOV	R2, R4
0x0568	0x4629    MOV	R1, R5
L___Lib_GPIO_GPIO_HAL_Config0:
; pinNum start address is: 24 (R6)
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
; portNum end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; pinMask start address is: 8 (R2)
; pinMask end address is: 8 (R2)
0x056A	0x2E20    CMP	R6, #32
0x056C	0xD239    BCS	L___Lib_GPIO_GPIO_HAL_Config1
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
;__Lib_GPIO.c, 131 :: 		
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
0x056E	0xF04F0301  MOV	R3, #1
0x0572	0xFA03F406  LSL	R4, R3, R6
;__Lib_GPIO.c, 133 :: 		
0x0576	0xEA020304  AND	R3, R2, R4, LSL #0
; currentPin start address is: 28 (R7)
0x057A	0x461F    MOV	R7, R3
;__Lib_GPIO.c, 135 :: 		
0x057C	0x42A3    CMP	R3, R4
0x057E	0xD12E    BNE	L___Lib_GPIO_GPIO_HAL_Config3
;__Lib_GPIO.c, 137 :: 		
0x0580	0x0304    LSLS	R4, R0, #12
0x0582	0x4B1A    LDR	R3, [PC, #104]
0x0584	0x191C    ADDS	R4, R3, R4
0x0586	0x00B3    LSLS	R3, R6, #2
0x0588	0x18E5    ADDS	R5, R4, R3
0x058A	0x9501    STR	R5, [SP, #4]
;__Lib_GPIO.c, 140 :: 		
0x058C	0x682C    LDR	R4, [R5, #0]
0x058E	0x4B18    LDR	R3, [PC, #96]
0x0590	0xEA040303  AND	R3, R4, R3, LSL #0
0x0594	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO.c, 141 :: 		
0x0596	0x4B17    LDR	R3, [PC, #92]
0x0598	0xEA010403  AND	R4, R1, R3, LSL #0
0x059C	0x9B01    LDR	R3, [SP, #4]
0x059E	0x681B    LDR	R3, [R3, #0]
0x05A0	0xEA430404  ORR	R4, R3, R4, LSL #0
0x05A4	0x9B01    LDR	R3, [SP, #4]
0x05A6	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO.c, 143 :: 		
0x05A8	0xF4013380  AND	R3, R1, #65536
0x05AC	0xF5B33F80  CMP	R3, #65536
0x05B0	0xD015    BEQ	L___Lib_GPIO_GPIO_HAL_Config4
;__Lib_GPIO.c, 145 :: 		
0x05B2	0x0184    LSLS	R4, R0, #6
0x05B4	0x4B10    LDR	R3, [PC, #64]
0x05B6	0x191B    ADDS	R3, R3, R4
0x05B8	0x3314    ADDS	R3, #20
0x05BA	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO.c, 147 :: 		
0x05BC	0xF4013300  AND	R3, R1, #131072
0x05C0	0xB13B    CBZ	R3, L___Lib_GPIO_GPIO_HAL_Config5
;__Lib_GPIO.c, 148 :: 		
0x05C2	0x43FC    MVN	R4, R7
; currentPin end address is: 28 (R7)
0x05C4	0x9B02    LDR	R3, [SP, #8]
0x05C6	0x681B    LDR	R3, [R3, #0]
0x05C8	0xEA030404  AND	R4, R3, R4, LSL #0
0x05CC	0x9B02    LDR	R3, [SP, #8]
0x05CE	0x601C    STR	R4, [R3, #0]
0x05D0	0xE005    B	L___Lib_GPIO_GPIO_HAL_Config6
L___Lib_GPIO_GPIO_HAL_Config5:
;__Lib_GPIO.c, 150 :: 		
; currentPin start address is: 28 (R7)
0x05D2	0x9B02    LDR	R3, [SP, #8]
0x05D4	0x681B    LDR	R3, [R3, #0]
0x05D6	0xEA430407  ORR	R4, R3, R7, LSL #0
; currentPin end address is: 28 (R7)
0x05DA	0x9B02    LDR	R3, [SP, #8]
0x05DC	0x601C    STR	R4, [R3, #0]
L___Lib_GPIO_GPIO_HAL_Config6:
;__Lib_GPIO.c, 151 :: 		
L___Lib_GPIO_GPIO_HAL_Config4:
;__Lib_GPIO.c, 152 :: 		
L___Lib_GPIO_GPIO_HAL_Config3:
;__Lib_GPIO.c, 130 :: 		
0x05DE	0x1C76    ADDS	R6, R6, #1
;__Lib_GPIO.c, 153 :: 		
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
; pinNum end address is: 24 (R6)
0x05E0	0xE7C3    B	L___Lib_GPIO_GPIO_HAL_Config0
L___Lib_GPIO_GPIO_HAL_Config1:
;__Lib_GPIO.c, 154 :: 		
L_end_GPIO_HAL_Config:
0x05E2	0xF8DDE000  LDR	LR, [SP, #0]
0x05E6	0xB003    ADD	SP, SP, #12
0x05E8	0x4770    BX	LR
0x05EA	0xBF00    NOP
0x05EC	0x90004004  	#1074040832
0x05F0	0x0000FFFF  	#-65536
0x05F4	0xFFFF0000  	#65535
0x05F8	0xF000400F  	#1074786304
; end of __Lib_GPIO_GPIO_HAL_Config
__Lib_GPIO_GPIO_HAL_Clk_Enable:
;__Lib_GPIO.c, 72 :: 		
; portBase start address is: 0 (R0)
0x04D4	0xB081    SUB	SP, SP, #4
; portBase end address is: 0 (R0)
; portBase start address is: 0 (R0)
;__Lib_GPIO.c, 75 :: 		
0x04D6	0xF24011FF  MOVW	R1, #511
0x04DA	0xEA000101  AND	R1, R0, R1, LSL #0
; portBase end address is: 0 (R0)
0x04DE	0x0989    LSRS	R1, R1, #6
; port start address is: 0 (R0)
0x04E0	0x4608    MOV	R0, R1
;__Lib_GPIO.c, 76 :: 		
0x04E2	0xF2000209  ADDW	R2, R0, #9
; port end address is: 0 (R0)
0x04E6	0xF04F0101  MOV	R1, #1
0x04EA	0xFA01F202  LSL	R2, R1, R2
0x04EE	0x4904    LDR	R1, [PC, #16]
0x04F0	0x6809    LDR	R1, [R1, #0]
0x04F2	0xEA410202  ORR	R2, R1, R2, LSL #0
0x04F6	0x4902    LDR	R1, [PC, #8]
0x04F8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO.c, 77 :: 		
L_end_GPIO_HAL_Clk_Enable:
0x04FA	0xB001    ADD	SP, SP, #4
0x04FC	0x4770    BX	LR
0x04FE	0xBF00    NOP
0x0500	0x80384004  	SIM_SCGC5+0
; end of __Lib_GPIO_GPIO_HAL_Clk_Enable
__Lib_UART_012345_UART_Hal_EnableClock:
;__Lib_UART_012345.c, 57 :: 		
; uartBase start address is: 0 (R0)
0x0EBC	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 58 :: 		
0x0EBE	0x4918    LDR	R1, [PC, #96]
0x0EC0	0x4288    CMP	R0, R1
0x0EC2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock0
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 59 :: 		
0x0EC4	0x2201    MOVS	R2, #1
0x0EC6	0xB252    SXTB	R2, R2
0x0EC8	0x4916    LDR	R1, [PC, #88]
0x0ECA	0x600A    STR	R2, [R1, #0]
0x0ECC	0xE026    B	L___Lib_UART_012345_UART_Hal_EnableClock1
L___Lib_UART_012345_UART_Hal_EnableClock0:
;__Lib_UART_012345.c, 60 :: 		
; uartBase start address is: 0 (R0)
0x0ECE	0x4916    LDR	R1, [PC, #88]
0x0ED0	0x4288    CMP	R0, R1
0x0ED2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock2
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 61 :: 		
0x0ED4	0x2201    MOVS	R2, #1
0x0ED6	0xB252    SXTB	R2, R2
0x0ED8	0x4914    LDR	R1, [PC, #80]
0x0EDA	0x600A    STR	R2, [R1, #0]
0x0EDC	0xE01E    B	L___Lib_UART_012345_UART_Hal_EnableClock3
L___Lib_UART_012345_UART_Hal_EnableClock2:
;__Lib_UART_012345.c, 62 :: 		
; uartBase start address is: 0 (R0)
0x0EDE	0x4914    LDR	R1, [PC, #80]
0x0EE0	0x4288    CMP	R0, R1
0x0EE2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock4
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 63 :: 		
0x0EE4	0x2201    MOVS	R2, #1
0x0EE6	0xB252    SXTB	R2, R2
0x0EE8	0x4912    LDR	R1, [PC, #72]
0x0EEA	0x600A    STR	R2, [R1, #0]
0x0EEC	0xE016    B	L___Lib_UART_012345_UART_Hal_EnableClock5
L___Lib_UART_012345_UART_Hal_EnableClock4:
;__Lib_UART_012345.c, 64 :: 		
; uartBase start address is: 0 (R0)
0x0EEE	0x4912    LDR	R1, [PC, #72]
0x0EF0	0x4288    CMP	R0, R1
0x0EF2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock6
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 65 :: 		
0x0EF4	0x2201    MOVS	R2, #1
0x0EF6	0xB252    SXTB	R2, R2
0x0EF8	0x4910    LDR	R1, [PC, #64]
0x0EFA	0x600A    STR	R2, [R1, #0]
0x0EFC	0xE00E    B	L___Lib_UART_012345_UART_Hal_EnableClock7
L___Lib_UART_012345_UART_Hal_EnableClock6:
;__Lib_UART_012345.c, 66 :: 		
; uartBase start address is: 0 (R0)
0x0EFE	0x4910    LDR	R1, [PC, #64]
0x0F00	0x4288    CMP	R0, R1
0x0F02	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock8
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 67 :: 		
0x0F04	0x2201    MOVS	R2, #1
0x0F06	0xB252    SXTB	R2, R2
0x0F08	0x490E    LDR	R1, [PC, #56]
0x0F0A	0x600A    STR	R2, [R1, #0]
0x0F0C	0xE006    B	L___Lib_UART_012345_UART_Hal_EnableClock9
L___Lib_UART_012345_UART_Hal_EnableClock8:
;__Lib_UART_012345.c, 68 :: 		
; uartBase start address is: 0 (R0)
0x0F0E	0x490E    LDR	R1, [PC, #56]
0x0F10	0x4288    CMP	R0, R1
0x0F12	0xD103    BNE	L___Lib_UART_012345_UART_Hal_EnableClock10
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 69 :: 		
0x0F14	0x2201    MOVS	R2, #1
0x0F16	0xB252    SXTB	R2, R2
0x0F18	0x490C    LDR	R1, [PC, #48]
0x0F1A	0x600A    STR	R2, [R1, #0]
L___Lib_UART_012345_UART_Hal_EnableClock10:
L___Lib_UART_012345_UART_Hal_EnableClock9:
L___Lib_UART_012345_UART_Hal_EnableClock7:
L___Lib_UART_012345_UART_Hal_EnableClock5:
L___Lib_UART_012345_UART_Hal_EnableClock3:
L___Lib_UART_012345_UART_Hal_EnableClock1:
;__Lib_UART_012345.c, 70 :: 		
L_end_UART_Hal_EnableClock:
0x0F1C	0xB001    ADD	SP, SP, #4
0x0F1E	0x4770    BX	LR
0x0F20	0xA0004006  	UART0_BDH+0
0x0F24	0x06A84290  	SIM_SCGC4+0
0x0F28	0xB0004006  	UART1_BDH+0
0x0F2C	0x06AC4290  	SIM_SCGC4+0
0x0F30	0xC0004006  	UART2_BDH+0
0x0F34	0x06B04290  	SIM_SCGC4+0
0x0F38	0xD0004006  	UART3_BDH+0
0x0F3C	0x06B44290  	SIM_SCGC4+0
0x0F40	0xA000400E  	UART4_BDH+0
0x0F44	0x05284290  	SIM_SCGC1+0
0x0F48	0xB000400E  	UART5_BDH+0
0x0F4C	0x052C4290  	SIM_SCGC1+0
; end of __Lib_UART_012345_UART_Hal_EnableClock
__Lib_UART_012345_UART_Hal_SetBaudRate:
;__Lib_UART_012345.c, 79 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0F50	0xB085    SUB	SP, SP, #20
0x0F52	0xF8CDE000  STR	LR, [SP, #0]
0x0F56	0x4680    MOV	R8, R0
0x0F58	0x4689    MOV	R9, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 32 (R8)
; baudRate start address is: 36 (R9)
;__Lib_UART_012345.c, 86 :: 		
0x0F5A	0xAA01    ADD	R2, SP, #4
0x0F5C	0x4610    MOV	R0, R2
0x0F5E	0xF7FFFE63  BL	_SIM_GetClocksFrequency+0
;__Lib_UART_012345.c, 89 :: 		
0x0F62	0x4A16    LDR	R2, [PC, #88]
0x0F64	0x4590    CMP	R8, R2
0x0F66	0xD003    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate60
0x0F68	0x4A15    LDR	R2, [PC, #84]
0x0F6A	0x4590    CMP	R8, R2
0x0F6C	0xD000    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate59
0x0F6E	0xE001    B	L___Lib_UART_012345_UART_Hal_SetBaudRate13
L___Lib_UART_012345_UART_Hal_SetBaudRate60:
L___Lib_UART_012345_UART_Hal_SetBaudRate59:
;__Lib_UART_012345.c, 90 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0F70	0x9801    LDR	R0, [SP, #4]
; moduleClockInHz end address is: 0 (R0)
0x0F72	0xE000    B	L___Lib_UART_012345_UART_Hal_SetBaudRate14
L___Lib_UART_012345_UART_Hal_SetBaudRate13:
;__Lib_UART_012345.c, 92 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0F74	0x9802    LDR	R0, [SP, #8]
; moduleClockInHz end address is: 0 (R0)
L___Lib_UART_012345_UART_Hal_SetBaudRate14:
;__Lib_UART_012345.c, 94 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0F76	0xEA4F1209  LSL	R2, R9, #4
0x0F7A	0xFBB0F2F2  UDIV	R2, R0, R2
; sbr start address is: 4 (R1)
0x0F7E	0xB291    UXTH	R1, R2
;__Lib_UART_012345.c, 98 :: 		
0x0F80	0xB292    UXTH	R2, R2
0x0F82	0x0A13    LSRS	R3, R2, #8
0x0F84	0xB29B    UXTH	R3, R3
0x0F86	0xF8982000  LDRB	R2, [R8, #0]
0x0F8A	0x431A    ORRS	R2, R3
0x0F8C	0xF8882000  STRB	R2, [R8, #0]
;__Lib_UART_012345.c, 99 :: 		
0x0F90	0xF1080301  ADD	R3, R8, #1
0x0F94	0xB2CA    UXTB	R2, R1
0x0F96	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 103 :: 		
0x0F98	0x0143    LSLS	R3, R0, #5
; moduleClockInHz end address is: 0 (R0)
0x0F9A	0xEA4F1209  LSL	R2, R9, #4
; baudRate end address is: 36 (R9)
0x0F9E	0xFBB3F3F2  UDIV	R3, R3, R2
0x0FA2	0x014A    LSLS	R2, R1, #5
0x0FA4	0xB292    UXTH	R2, R2
; sbr end address is: 4 (R1)
0x0FA6	0x1A9A    SUB	R2, R3, R2
; tmp start address is: 0 (R0)
0x0FA8	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 105 :: 		
0x0FAA	0xF108030A  ADD	R3, R8, #10
; uartBase end address is: 32 (R8)
0x0FAE	0x781A    LDRB	R2, [R3, #0]
0x0FB0	0x4302    ORRS	R2, R0
; tmp end address is: 0 (R0)
0x0FB2	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 106 :: 		
L_end_UART_Hal_SetBaudRate:
0x0FB4	0xF8DDE000  LDR	LR, [SP, #0]
0x0FB8	0xB005    ADD	SP, SP, #20
0x0FBA	0x4770    BX	LR
0x0FBC	0xA0004006  	UART0_BDH+0
0x0FC0	0xB0004006  	UART1_BDH+0
; end of __Lib_UART_012345_UART_Hal_SetBaudRate
_SIM_GetClocksFrequency:
;__Lib_System.c, 958 :: 		
; SIM_Clocks start address is: 0 (R0)
0x0C28	0xB081    SUB	SP, SP, #4
0x0C2A	0xF8CDE000  STR	LR, [SP, #0]
0x0C2E	0x4604    MOV	R4, R0
; SIM_Clocks end address is: 0 (R0)
; SIM_Clocks start address is: 16 (R4)
;__Lib_System.c, 965 :: 		
0x0C30	0xF7FFFFD2  BL	_Get_Fosc_kHz+0
0x0C34	0xF24031E8  MOVW	R1, #1000
0x0C38	0xFB00F301  MUL	R3, R0, R1
;__Lib_System.c, 967 :: 		
0x0C3C	0x4915    LDR	R1, [PC, #84]
0x0C3E	0x6809    LDR	R1, [R1, #0]
0x0C40	0x0F0A    LSRS	R2, R1, #28
;__Lib_System.c, 968 :: 		
0x0C42	0x4914    LDR	R1, [PC, #80]
0x0C44	0x6809    LDR	R1, [R1, #0]
0x0C46	0xF0016170  AND	R1, R1, #251658240
0x0C4A	0x0E09    LSRS	R1, R1, #24
; clockDiv2 start address is: 0 (R0)
0x0C4C	0xB2C8    UXTB	R0, R1
;__Lib_System.c, 969 :: 		
0x0C4E	0x4911    LDR	R1, [PC, #68]
0x0C50	0x6809    LDR	R1, [R1, #0]
0x0C52	0xF4010170  AND	R1, R1, #15728640
0x0C56	0x0D09    LSRS	R1, R1, #20
; clockDiv3 start address is: 20 (R5)
0x0C58	0xB2CD    UXTB	R5, R1
;__Lib_System.c, 970 :: 		
0x0C5A	0x490E    LDR	R1, [PC, #56]
0x0C5C	0x6809    LDR	R1, [R1, #0]
0x0C5E	0xF4012170  AND	R1, R1, #983040
0x0C62	0x0C09    LSRS	R1, R1, #16
; clockDiv4 start address is: 24 (R6)
0x0C64	0xB2CE    UXTB	R6, R1
;__Lib_System.c, 972 :: 		
0x0C66	0xB2D1    UXTB	R1, R2
0x0C68	0xFA03F101  LSL	R1, R3, R1
; mcgOutClockFrequency start address is: 28 (R7)
0x0C6C	0x460F    MOV	R7, R1
;__Lib_System.c, 974 :: 		
0x0C6E	0x6023    STR	R3, [R4, #0]
;__Lib_System.c, 975 :: 		
0x0C70	0x1D22    ADDS	R2, R4, #4
0x0C72	0xFA27F100  LSR	R1, R7, R0
; clockDiv2 end address is: 0 (R0)
0x0C76	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 976 :: 		
0x0C78	0xF2040208  ADDW	R2, R4, #8
0x0C7C	0xFA27F105  LSR	R1, R7, R5
; clockDiv3 end address is: 20 (R5)
0x0C80	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 977 :: 		
0x0C82	0xF204020C  ADDW	R2, R4, #12
; SIM_Clocks end address is: 16 (R4)
0x0C86	0xFA27F106  LSR	R1, R7, R6
; clockDiv4 end address is: 24 (R6)
; mcgOutClockFrequency end address is: 28 (R7)
0x0C8A	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 978 :: 		
L_end_SIM_GetClocksFrequency:
0x0C8C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C90	0xB001    ADD	SP, SP, #4
0x0C92	0x4770    BX	LR
0x0C94	0x80444004  	SIM_CLKDIV1+0
; end of _SIM_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0BD8	0x4801    LDR	R0, [PC, #4]
0x0BDA	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0BDC	0x4770    BX	LR
0x0BDE	0xBF00    NOP
0x0BE0	0x04141FFF  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
__Lib_UART_012345_UART_Hal_SetBitCountPerChar:
;__Lib_UART_012345.c, 113 :: 		
; bitCountPerChar start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0E0C	0xB081    SUB	SP, SP, #4
; bitCountPerChar end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; bitCountPerChar start address is: 4 (R1)
;__Lib_UART_012345.c, 115 :: 		
0x0E0E	0x1C84    ADDS	R4, R0, #2
0x0E10	0x7823    LDRB	R3, [R4, #0]
0x0E12	0xF64F72EF  MOVW	R2, #65519
0x0E16	0xB212    SXTH	R2, R2
0x0E18	0xEA030202  AND	R2, R3, R2, LSL #0
0x0E1C	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 116 :: 		
0x0E1E	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0E20	0x010B    LSLS	R3, R1, #4
; bitCountPerChar end address is: 4 (R1)
0x0E22	0x7822    LDRB	R2, [R4, #0]
0x0E24	0x431A    ORRS	R2, R3
0x0E26	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 117 :: 		
L_end_UART_Hal_SetBitCountPerChar:
0x0E28	0xB001    ADD	SP, SP, #4
0x0E2A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetBitCountPerChar
__Lib_UART_012345_UART_Hal_SetParityMode:
;__Lib_UART_012345.c, 125 :: 		
; parityMode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0E2C	0xB081    SUB	SP, SP, #4
; parityMode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parityMode start address is: 4 (R1)
;__Lib_UART_012345.c, 127 :: 		
0x0E2E	0xF0010202  AND	R2, R1, #2
0x0E32	0xB162    CBZ	R2, L___Lib_UART_012345_UART_Hal_SetParityMode15
;__Lib_UART_012345.c, 128 :: 		
0x0E34	0x1C84    ADDS	R4, R0, #2
0x0E36	0xF0010302  AND	R3, R1, #2
0x0E3A	0x7822    LDRB	R2, [R4, #0]
0x0E3C	0x431A    ORRS	R2, R3
0x0E3E	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 129 :: 		
0x0E40	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0E42	0xF0010301  AND	R3, R1, #1
; parityMode end address is: 4 (R1)
0x0E46	0x7822    LDRB	R2, [R4, #0]
0x0E48	0x431A    ORRS	R2, R3
0x0E4A	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 130 :: 		
0x0E4C	0xE007    B	L___Lib_UART_012345_UART_Hal_SetParityMode16
L___Lib_UART_012345_UART_Hal_SetParityMode15:
;__Lib_UART_012345.c, 132 :: 		
; uartBase start address is: 0 (R0)
0x0E4E	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0E50	0x7823    LDRB	R3, [R4, #0]
0x0E52	0xF64F72FD  MOVW	R2, #65533
0x0E56	0xB212    SXTH	R2, R2
0x0E58	0xEA030202  AND	R2, R3, R2, LSL #0
0x0E5C	0x7022    STRB	R2, [R4, #0]
L___Lib_UART_012345_UART_Hal_SetParityMode16:
;__Lib_UART_012345.c, 133 :: 		
L_end_UART_Hal_SetParityMode:
0x0E5E	0xB001    ADD	SP, SP, #4
0x0E60	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetParityMode
__Lib_UART_012345_UART_Hal_SetStopBitCount:
;__Lib_UART_012345.c, 140 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0E64	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_012345.c, 141 :: 		
0x0E66	0x7802    LDRB	R2, [R0, #0]
0x0E68	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x0E6A	0x7002    STRB	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 142 :: 		
L_end_UART_Hal_SetStopBitCount:
0x0E6C	0xB001    ADD	SP, SP, #4
0x0E6E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetStopBitCount
__Lib_UART_012345_UART_Hal_EnableReceiver:
;__Lib_UART_012345.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x0FC4	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 149 :: 		
0x0FC6	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x0FC8	0x7811    LDRB	R1, [R2, #0]
0x0FCA	0xF0410104  ORR	R1, R1, #4
0x0FCE	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 150 :: 		
L_end_UART_Hal_EnableReceiver:
0x0FD0	0xB001    ADD	SP, SP, #4
0x0FD2	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableReceiver
__Lib_UART_012345_UART_Hal_EnableTrasmitter:
;__Lib_UART_012345.c, 164 :: 		
; uartBase start address is: 0 (R0)
0x10A8	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 165 :: 		
0x10AA	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x10AC	0x7811    LDRB	R1, [R2, #0]
0x10AE	0xF0410108  ORR	R1, R1, #8
0x10B2	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 166 :: 		
L_end_UART_Hal_EnableTrasmitter:
0x10B4	0xB001    ADD	SP, SP, #4
0x10B6	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableTrasmitter
_I2C0_Init_Advanced:
;__Lib_I2C_012.c, 377 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1598	0xB081    SUB	SP, SP, #4
0x159A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_012.c, 378 :: 		
0x159E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x15A0	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x15A2	0x4803    LDR	R0, [PC, #12]
0x15A4	0xF7FFFEFE  BL	__Lib_I2C_012_I2Cx_Init_Advanced+0
;__Lib_I2C_012.c, 379 :: 		
L_end_I2C0_Init_Advanced:
0x15A8	0xF8DDE000  LDR	LR, [SP, #0]
0x15AC	0xB001    ADD	SP, SP, #4
0x15AE	0x4770    BX	LR
0x15B0	0x60004006  	I2C0_A1+0
; end of _I2C0_Init_Advanced
__Lib_I2C_012_I2Cx_Init_Advanced:
;__Lib_I2C_012.c, 574 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x13A4	0xB08A    SUB	SP, SP, #40
0x13A6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_I2C_012.c, 582 :: 		
0x13AA	0x4B4C    LDR	R3, [PC, #304]
0x13AC	0x4298    CMP	R0, R3
0x13AE	0xD10D    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced57
;__Lib_I2C_012.c, 583 :: 		
0x13B0	0x2401    MOVS	R4, #1
0x13B2	0xB264    SXTB	R4, R4
0x13B4	0x4B4A    LDR	R3, [PC, #296]
0x13B6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 584 :: 		
0x13B8	0x4C4A    LDR	R4, [PC, #296]
0x13BA	0x4B4B    LDR	R3, [PC, #300]
0x13BC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 585 :: 		
0x13BE	0x4C4B    LDR	R4, [PC, #300]
0x13C0	0x4B4B    LDR	R3, [PC, #300]
0x13C2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 586 :: 		
0x13C4	0x4C4B    LDR	R4, [PC, #300]
0x13C6	0x4B4C    LDR	R3, [PC, #304]
0x13C8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 587 :: 		
0x13CA	0xE020    B	L___Lib_I2C_012_I2Cx_Init_Advanced58
L___Lib_I2C_012_I2Cx_Init_Advanced57:
;__Lib_I2C_012.c, 588 :: 		
0x13CC	0x4B4B    LDR	R3, [PC, #300]
0x13CE	0x4298    CMP	R0, R3
0x13D0	0xD10D    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced59
;__Lib_I2C_012.c, 589 :: 		
0x13D2	0x2401    MOVS	R4, #1
0x13D4	0xB264    SXTB	R4, R4
0x13D6	0x4B4A    LDR	R3, [PC, #296]
0x13D8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 590 :: 		
0x13DA	0x4C4A    LDR	R4, [PC, #296]
0x13DC	0x4B42    LDR	R3, [PC, #264]
0x13DE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 591 :: 		
0x13E0	0x4C49    LDR	R4, [PC, #292]
0x13E2	0x4B43    LDR	R3, [PC, #268]
0x13E4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 592 :: 		
0x13E6	0x4C49    LDR	R4, [PC, #292]
0x13E8	0x4B43    LDR	R3, [PC, #268]
0x13EA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 593 :: 		
0x13EC	0xE00F    B	L___Lib_I2C_012_I2Cx_Init_Advanced60
L___Lib_I2C_012_I2Cx_Init_Advanced59:
;__Lib_I2C_012.c, 594 :: 		
0x13EE	0x4B48    LDR	R3, [PC, #288]
0x13F0	0x4298    CMP	R0, R3
0x13F2	0xD10C    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced61
;__Lib_I2C_012.c, 595 :: 		
0x13F4	0x2401    MOVS	R4, #1
0x13F6	0xB264    SXTB	R4, R4
0x13F8	0x4B46    LDR	R3, [PC, #280]
0x13FA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 596 :: 		
0x13FC	0x4C46    LDR	R4, [PC, #280]
0x13FE	0x4B3A    LDR	R3, [PC, #232]
0x1400	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 597 :: 		
0x1402	0x4C46    LDR	R4, [PC, #280]
0x1404	0x4B3A    LDR	R3, [PC, #232]
0x1406	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 598 :: 		
0x1408	0x4C45    LDR	R4, [PC, #276]
0x140A	0x4B3B    LDR	R3, [PC, #236]
0x140C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 599 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced61:
L___Lib_I2C_012_I2Cx_Init_Advanced60:
L___Lib_I2C_012_I2Cx_Init_Advanced58:
;__Lib_I2C_012.c, 601 :: 		
0x140E	0x9101    STR	R1, [SP, #4]
; module end address is: 8 (R2)
0x1410	0x9002    STR	R0, [SP, #8]
0x1412	0x4610    MOV	R0, R2
0x1414	0xF7FFFD2C  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_I2C_012.c, 603 :: 		
0x1418	0xAB06    ADD	R3, SP, #24
0x141A	0x4618    MOV	R0, R3
0x141C	0xF7FFFC04  BL	_SIM_GetClocksFrequency+0
0x1420	0x9802    LDR	R0, [SP, #8]
0x1422	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 604 :: 		
; bestError start address is: 36 (R9)
0x1424	0xF04F39FF  MOV	R9, #-1
;__Lib_I2C_012.c, 605 :: 		
; bestMult start address is: 28 (R7)
0x1428	0x2700    MOVS	R7, #0
;__Lib_I2C_012.c, 606 :: 		
; bestIcr start address is: 32 (R8)
0x142A	0xF2400800  MOVW	R8, #0
;__Lib_I2C_012.c, 608 :: 		
; mult start address is: 8 (R2)
0x142E	0x2200    MOVS	R2, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced62:
; mult start address is: 8 (R2)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
; bestError start address is: 36 (R9)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1430	0x2A02    CMP	R2, #2
0x1432	0xD837    BHI	L___Lib_I2C_012_I2Cx_Init_Advanced76
0x1434	0xF1B90F00  CMP	R9, #0
0x1438	0xD034    BEQ	L___Lib_I2C_012_I2Cx_Init_Advanced75
L___Lib_I2C_012_I2Cx_Init_Advanced74:
;__Lib_I2C_012.c, 610 :: 		
0x143A	0x2301    MOVS	R3, #1
0x143C	0xB21B    SXTH	R3, R3
0x143E	0xFA03F502  LSL	R5, R3, R2
; multiplier start address is: 20 (R5)
0x1442	0xB22D    SXTH	R5, R5
;__Lib_I2C_012.c, 612 :: 		
; i start address is: 24 (R6)
0x1444	0x2600    MOVS	R6, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; i end address is: 24 (R6)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced67:
; i start address is: 24 (R6)
; multiplier start address is: 20 (R5)
; multiplier end address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; bestError start address is: 36 (R9)
; bestMult start address is: 28 (R7)
; bestIcr start address is: 32 (R8)
; mult start address is: 8 (R2)
0x1446	0x2E32    CMP	R6, #50
0x1448	0xD228    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced78
; multiplier end address is: 20 (R5)
;__Lib_I2C_012.c, 614 :: 		
; multiplier start address is: 20 (R5)
0x144A	0x00F4    LSLS	R4, R6, #3
0x144C	0x4B35    LDR	R3, [PC, #212]
0x144E	0x191B    ADDS	R3, R3, R4
0x1450	0x1D1B    ADDS	R3, R3, #4
0x1452	0x681B    LDR	R3, [R3, #0]
0x1454	0xFB05F403  MUL	R4, R5, R3
0x1458	0x9B07    LDR	R3, [SP, #28]
0x145A	0xFBB3F3F4  UDIV	R3, R3, R4
0x145E	0x9304    STR	R3, [SP, #16]
;__Lib_I2C_012.c, 615 :: 		
0x1460	0x4299    CMP	R1, R3
0x1462	0xD903    BLS	L___Lib_I2C_012_I2Cx_Init_Advanced70
0x1464	0x9B04    LDR	R3, [SP, #16]
0x1466	0x1ACB    SUB	R3, R1, R3
0x1468	0x9303    STR	R3, [SP, #12]
0x146A	0xE002    B	L___Lib_I2C_012_I2Cx_Init_Advanced71
L___Lib_I2C_012_I2Cx_Init_Advanced70:
0x146C	0x9B04    LDR	R3, [SP, #16]
0x146E	0x1A5B    SUB	R3, R3, R1
0x1470	0x9303    STR	R3, [SP, #12]
L___Lib_I2C_012_I2Cx_Init_Advanced71:
0x1472	0x9B03    LDR	R3, [SP, #12]
0x1474	0x9305    STR	R3, [SP, #20]
;__Lib_I2C_012.c, 617 :: 		
0x1476	0x9B03    LDR	R3, [SP, #12]
0x1478	0x454B    CMP	R3, R9
0x147A	0xD20B    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced77
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
;__Lib_I2C_012.c, 619 :: 		
0x147C	0x4617    MOV	R7, R2
;__Lib_I2C_012.c, 620 :: 		
0x147E	0x00F4    LSLS	R4, R6, #3
0x1480	0x4B28    LDR	R3, [PC, #160]
0x1482	0x191B    ADDS	R3, R3, R4
0x1484	0xF8D38000  LDR	R8, [R3, #0]
; bestIcr start address is: 32 (R8)
;__Lib_I2C_012.c, 621 :: 		
; bestError start address is: 16 (R4)
0x1488	0x9C05    LDR	R4, [SP, #20]
;__Lib_I2C_012.c, 623 :: 		
0x148A	0x9B05    LDR	R3, [SP, #20]
0x148C	0x2B00    CMP	R3, #0
0x148E	0xD100    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced73
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
0x1490	0xE005    B	L___Lib_I2C_012_I2Cx_Init_Advanced68
L___Lib_I2C_012_I2Cx_Init_Advanced73:
;__Lib_I2C_012.c, 624 :: 		
; i start address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; multiplier start address is: 20 (R5)
0x1492	0xE000    B	L___Lib_I2C_012_I2Cx_Init_Advanced72
L___Lib_I2C_012_I2Cx_Init_Advanced77:
;__Lib_I2C_012.c, 617 :: 		
0x1494	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 624 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced72:
;__Lib_I2C_012.c, 612 :: 		
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x1496	0x1C76    ADDS	R6, R6, #1
;__Lib_I2C_012.c, 625 :: 		
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
0x1498	0x46A1    MOV	R9, R4
0x149A	0xE7D4    B	L___Lib_I2C_012_I2Cx_Init_Advanced67
L___Lib_I2C_012_I2Cx_Init_Advanced78:
;__Lib_I2C_012.c, 612 :: 		
0x149C	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 625 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced68:
;__Lib_I2C_012.c, 608 :: 		
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x149E	0x1C52    ADDS	R2, R2, #1
;__Lib_I2C_012.c, 626 :: 		
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 16 (R4)
; mult end address is: 8 (R2)
0x14A0	0x46A1    MOV	R9, R4
0x14A2	0xE7C5    B	L___Lib_I2C_012_I2Cx_Init_Advanced62
;__Lib_I2C_012.c, 608 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced76:
L___Lib_I2C_012_I2Cx_Init_Advanced75:
;__Lib_I2C_012.c, 627 :: 		
0x14A4	0x1C44    ADDS	R4, R0, #1
0x14A6	0x01BB    LSLS	R3, R7, #6
; bestMult end address is: 28 (R7)
0x14A8	0xEA430308  ORR	R3, R3, R8, LSL #0
; bestIcr end address is: 32 (R8)
0x14AC	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_012.c, 629 :: 		
0x14AE	0x1C85    ADDS	R5, R0, #2
0x14B0	0x2401    MOVS	R4, #1
0x14B2	0x782B    LDRB	R3, [R5, #0]
0x14B4	0xF36413C7  BFI	R3, R4, #7, #1
0x14B8	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 630 :: 		
0x14BA	0x1C85    ADDS	R5, R0, #2
0x14BC	0x2401    MOVS	R4, #1
0x14BE	0x782B    LDRB	R3, [R5, #0]
0x14C0	0xF3641386  BFI	R3, R4, #6, #1
0x14C4	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 632 :: 		
0x14C6	0x1D85    ADDS	R5, R0, #6
; I2C_BASE end address is: 0 (R0)
0x14C8	0x2401    MOVS	R4, #1
0x14CA	0x782B    LDRB	R3, [R5, #0]
0x14CC	0xF3641345  BFI	R3, R4, #5, #1
0x14D0	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 633 :: 		
L_end_I2Cx_Init_Advanced:
0x14D2	0xF8DDE000  LDR	LR, [SP, #0]
0x14D6	0xB00A    ADD	SP, SP, #40
0x14D8	0x4770    BX	LR
0x14DA	0xBF00    NOP
0x14DC	0x60004006  	I2C0_A1+0
0x14E0	0x06984290  	SIM_SCGC4+0
0x14E4	0x0C110000  	_I2C0_Start+0
0x14E8	0x00241FFF  	_I2C_Start_Ptr+0
0x14EC	0x0AD10000  	_I2C0_Read+0
0x14F0	0x00341FFF  	_I2C_Read_Ptr+0
0x14F4	0x0A710000  	_I2C0_Write+0
0x14F8	0x002C1FFF  	_I2C_Write_Ptr+0
0x14FC	0x70004006  	I2C1_A1+0
0x1500	0x069C4290  	SIM_SCGC4+0
0x1504	0x0BF90000  	_I2C1_Start+0
0x1508	0x0AF50000  	_I2C1_Read+0
0x150C	0x0A110000  	_I2C1_Write+0
0x1510	0x6000400E  	I2C2_A1+0
0x1514	0x05184290  	SIM_SCGC1+0
0x1518	0x09990000  	_I2C2_Start+0
0x151C	0x0A950000  	_I2C2_Read+0
0x1520	0x0A350000  	_I2C2_Write+0
0x1524	0x1D080000  	_divTable+0
; end of __Lib_I2C_012_I2Cx_Init_Advanced
_UART1_Write_Text:
;__Lib_UART_012345.c, 471 :: 		
; uartText start address is: 0 (R0)
0x15B4	0xB081    SUB	SP, SP, #4
0x15B6	0xF8CDE000  STR	LR, [SP, #0]
; uartText end address is: 0 (R0)
; uartText start address is: 0 (R0)
;__Lib_UART_012345.c, 472 :: 		
0x15BA	0x4601    MOV	R1, R0
; uartText end address is: 0 (R0)
0x15BC	0x4803    LDR	R0, [PC, #12]
0x15BE	0xF7FFFE51  BL	__Lib_UART_012345_UART_Hal_WriteText+0
;__Lib_UART_012345.c, 473 :: 		
L_end_UART1_Write_Text:
0x15C2	0xF8DDE000  LDR	LR, [SP, #0]
0x15C6	0xB001    ADD	SP, SP, #4
0x15C8	0x4770    BX	LR
0x15CA	0xBF00    NOP
0x15CC	0xB0004006  	UART1_BDH+0
; end of _UART1_Write_Text
__Lib_UART_012345_UART_Hal_WriteText:
;__Lib_UART_012345.c, 439 :: 		
; uartText start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1264	0xB082    SUB	SP, SP, #8
0x1266	0xF8CDE000  STR	LR, [SP, #0]
0x126A	0x460B    MOV	R3, R1
; uartText end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; uartText start address is: 12 (R3)
;__Lib_UART_012345.c, 440 :: 		
; counter start address is: 4 (R1)
0x126C	0x2100    MOVS	R1, #0
;__Lib_UART_012345.c, 442 :: 		
0x126E	0x781A    LDRB	R2, [R3, #0]
; data_ start address is: 16 (R4)
0x1270	0xB2D4    UXTB	R4, R2
; uartBase end address is: 0 (R0)
; uartText end address is: 12 (R3)
; data_ end address is: 16 (R4)
; counter end address is: 4 (R1)
0x1272	0xF88D4004  STRB	R4, [SP, #4]
0x1276	0x4604    MOV	R4, R0
0x1278	0x461D    MOV	R5, R3
0x127A	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_UART_012345.c, 443 :: 		
L___Lib_UART_012345_UART_Hal_WriteText19:
; data_ start address is: 0 (R0)
; counter start address is: 4 (R1)
; uartText start address is: 20 (R5)
; uartBase start address is: 16 (R4)
0x127E	0xB1A0    CBZ	R0, L___Lib_UART_012345_UART_Hal_WriteText20
; uartBase end address is: 16 (R4)
; uartText end address is: 20 (R5)
; counter end address is: 4 (R1)
; data_ end address is: 0 (R0)
0x1280	0xB2CE    UXTB	R6, R1
;__Lib_UART_012345.c, 445 :: 		
L___Lib_UART_012345_UART_Hal_WriteText21:
; uartBase start address is: 16 (R4)
; uartText start address is: 20 (R5)
; counter start address is: 24 (R6)
; data_ start address is: 0 (R0)
0x1282	0x1D22    ADDS	R2, R4, #4
0x1284	0x7812    LDRB	R2, [R2, #0]
0x1286	0xF0020280  AND	R2, R2, #128
0x128A	0xB2D2    UXTB	R2, R2
0x128C	0x09D2    LSRS	R2, R2, #7
0x128E	0xB2D2    UXTB	R2, R2
0x1290	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteText22
;__Lib_UART_012345.c, 446 :: 		
0x1292	0xE7F6    B	L___Lib_UART_012345_UART_Hal_WriteText21
L___Lib_UART_012345_UART_Hal_WriteText22:
;__Lib_UART_012345.c, 448 :: 		
0x1294	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x1296	0x4620    MOV	R0, R4
0x1298	0xF7FFFE9C  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 449 :: 		
0x129C	0x1C72    ADDS	R2, R6, #1
0x129E	0xB2D2    UXTB	R2, R2
; counter end address is: 24 (R6)
; counter start address is: 4 (R1)
0x12A0	0xB2D1    UXTB	R1, R2
;__Lib_UART_012345.c, 450 :: 		
0x12A2	0x18AA    ADDS	R2, R5, R2
0x12A4	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x12A6	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 451 :: 		
; uartBase end address is: 16 (R4)
; uartText end address is: 20 (R5)
; counter end address is: 4 (R1)
; data_ end address is: 0 (R0)
0x12A8	0xE7E9    B	L___Lib_UART_012345_UART_Hal_WriteText19
L___Lib_UART_012345_UART_Hal_WriteText20:
;__Lib_UART_012345.c, 452 :: 		
L_end_UART_Hal_WriteText:
0x12AA	0xF8DDE000  LDR	LR, [SP, #0]
0x12AE	0xB002    ADD	SP, SP, #8
0x12B0	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteText
__Lib_UART_012345_UART_Hal_WriteChar:
;__Lib_UART_012345.c, 361 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0FD4	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0FD6	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0FDA	0x4601    MOV	R1, R0
0x0FDC	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_012345.c, 368 :: 		
L___Lib_UART_012345_UART_Hal_WriteChar17:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x0FE0	0x1D0A    ADDS	R2, R1, #4
0x0FE2	0x7813    LDRB	R3, [R2, #0]
0x0FE4	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0FE8	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteChar18
;__Lib_UART_012345.c, 370 :: 		
0x0FEA	0xE7F9    B	L___Lib_UART_012345_UART_Hal_WriteChar17
L___Lib_UART_012345_UART_Hal_WriteChar18:
;__Lib_UART_012345.c, 374 :: 		
0x0FEC	0x1DCA    ADDS	R2, R1, #7
; uartBase end address is: 4 (R1)
0x0FEE	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_012345.c, 375 :: 		
L_end_UART_Hal_WriteChar:
0x0FF0	0xB001    ADD	SP, SP, #4
0x0FF2	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteChar
_nfctag2_init:
;nfc_tag2.c, 167 :: 		int nfctag2_init( uint8_t i2c_address )
; i2c_address start address is: 0 (R0)
0x169C	0xB081    SUB	SP, SP, #4
0x169E	0xF8CDE000  STR	LR, [SP, #0]
; i2c_address end address is: 0 (R0)
; i2c_address start address is: 0 (R0)
;nfc_tag2.c, 169 :: 		_i2c_address = i2c_address >> 1;
0x16A2	0x0842    LSRS	R2, R0, #1
; i2c_address end address is: 0 (R0)
0x16A4	0x4907    LDR	R1, [PC, #28]
0x16A6	0x700A    STRB	R2, [R1, #0]
;nfc_tag2.c, 170 :: 		if( hal_nfctag2_init() )
0x16A8	0xF7FFFF5A  BL	_hal_nfctag2_init+0
0x16AC	0xB118    CBZ	R0, L_nfctag2_init12
;nfc_tag2.c, 171 :: 		return -1;
0x16AE	0xF64F70FF  MOVW	R0, #65535
0x16B2	0xB200    SXTH	R0, R0
0x16B4	0xE001    B	L_end_nfctag2_init
L_nfctag2_init12:
;nfc_tag2.c, 172 :: 		return NT2_OK;
0x16B6	0x2000    MOVS	R0, #0
0x16B8	0xB200    SXTH	R0, R0
;nfc_tag2.c, 173 :: 		}
L_end_nfctag2_init:
0x16BA	0xF8DDE000  LDR	LR, [SP, #0]
0x16BE	0xB001    ADD	SP, SP, #4
0x16C0	0x4770    BX	LR
0x16C2	0xBF00    NOP
0x16C4	0x001F1FFF  	nfc_tag2__i2c_address+0
; end of _nfctag2_init
_hal_nfctag2_init:
;nfc_tag2_hal.c, 129 :: 		int hal_nfctag2_init( void )
;nfc_tag2_hal.c, 133 :: 		start_i2c_p                 = I2C_Start_Ptr;
0x1560	0x4807    LDR	R0, [PC, #28]
0x1562	0x6801    LDR	R1, [R0, #0]
0x1564	0x4807    LDR	R0, [PC, #28]
0x1566	0x6001    STR	R1, [R0, #0]
;nfc_tag2_hal.c, 134 :: 		write_i2c_p                 = I2C_Write_Ptr;
0x1568	0x4807    LDR	R0, [PC, #28]
0x156A	0x6801    LDR	R1, [R0, #0]
0x156C	0x4807    LDR	R0, [PC, #28]
0x156E	0x6001    STR	R1, [R0, #0]
;nfc_tag2_hal.c, 135 :: 		read_i2c_p                  = I2C_Read_Ptr;
0x1570	0x4807    LDR	R0, [PC, #28]
0x1572	0x6801    LDR	R1, [R0, #0]
0x1574	0x4807    LDR	R0, [PC, #28]
0x1576	0x6001    STR	R1, [R0, #0]
;nfc_tag2_hal.c, 203 :: 		return 0;
0x1578	0x2000    MOVS	R0, #0
0x157A	0xB200    SXTH	R0, R0
;nfc_tag2_hal.c, 204 :: 		}
L_end_hal_nfctag2_init:
0x157C	0x4770    BX	LR
0x157E	0xBF00    NOP
0x1580	0x00241FFF  	_I2C_Start_Ptr+0
0x1584	0x00201FFF  	nfc_tag2_hal_start_i2c_p+0
0x1588	0x002C1FFF  	_I2C_Write_Ptr+0
0x158C	0x00281FFF  	nfc_tag2_hal_write_i2c_p+0
0x1590	0x00341FFF  	_I2C_Read_Ptr+0
0x1594	0x00301FFF  	nfc_tag2_hal_read_i2c_p+0
; end of _hal_nfctag2_init
_write_ndef:
;NT2_HEXI.c, 153 :: 		void write_ndef( void )
0x1718	0xB086    SUB	SP, SP, #24
0x171A	0xF8CDE000  STR	LR, [SP, #0]
;NT2_HEXI.c, 164 :: 		0xFE };      // NDEF Message End Mark
0x171E	0xF10D0B04  ADD	R11, SP, #4
0x1722	0xF10B0A12  ADD	R10, R11, #18
0x1726	0xF8DFC034  LDR	R12, [PC, #52]
0x172A	0xF7FFFFEB  BL	___CC2DW+0
;NT2_HEXI.c, 166 :: 		memset( NT2_click.user_memory, 0, 888 );
0x172E	0xF2403278  MOVW	R2, #888
0x1732	0xB212    SXTH	R2, R2
0x1734	0x2100    MOVS	R1, #0
0x1736	0x480A    LDR	R0, [PC, #40]
0x1738	0xF7FFFF4A  BL	_memset+0
;NT2_HEXI.c, 167 :: 		nfctag2_memory_write( 0, NT2_click.user_memory, 888 );
0x173C	0xF2403278  MOVW	R2, #888
0x1740	0x4907    LDR	R1, [PC, #28]
0x1742	0x2000    MOVS	R0, #0
0x1744	0xF7FFFF54  BL	_nfctag2_memory_write+0
;NT2_HEXI.c, 168 :: 		nfctag2_memory_write( 0, ndef_rec, sizeof( ndef_rec ) );
0x1748	0xA801    ADD	R0, SP, #4
0x174A	0x2212    MOVS	R2, #18
0x174C	0x4601    MOV	R1, R0
0x174E	0x2000    MOVS	R0, #0
0x1750	0xF7FFFF4E  BL	_nfctag2_memory_write+0
;NT2_HEXI.c, 169 :: 		}
L_end_write_ndef:
0x1754	0xF8DDE000  LDR	LR, [SP, #0]
0x1758	0xB006    ADD	SP, SP, #24
0x175A	0x4770    BX	LR
0x175C	0x1F8F0000  	?ICSwrite_ndef_ndef_rec_L0+0
0x1760	0x00991FFF  	_NT2_click+97
; end of _write_ndef
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x15D0	0xB081    SUB	SP, SP, #4
0x15D2	0xB213    SXTH	R3, R2
0x15D4	0x4602    MOV	R2, R0
0x15D6	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x15D8	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x15DA	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x15DC	0xB22C    SXTH	R4, R5
0x15DE	0x1E6B    SUBS	R3, R5, #1
0x15E0	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x15E2	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x15E4	0x7008    STRB	R0, [R1, #0]
0x15E6	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x15E8	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x15EA	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x15EC	0xB001    ADD	SP, SP, #4
0x15EE	0x4770    BX	LR
; end of _memset
_nfctag2_memory_write:
;nfc_tag2.c, 252 :: 		int nfctag2_memory_write( uint16_t mem_offset, uint8_t *buffer, uint16_t count )
; count start address is: 8 (R2)
; buffer start address is: 4 (R1)
; mem_offset start address is: 0 (R0)
0x15F0	0xB082    SUB	SP, SP, #8
0x15F2	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 8 (R2)
; buffer end address is: 4 (R1)
; mem_offset end address is: 0 (R0)
; mem_offset start address is: 0 (R0)
; buffer start address is: 4 (R1)
; count start address is: 8 (R2)
;nfc_tag2.c, 254 :: 		uint8_t blk = ( mem_offset / _NT2_BLOCK_SIZE_ ) + _NT2_USER_MEMORY_;
0x15F6	0x0903    LSRS	R3, R0, #4
0x15F8	0xB29B    UXTH	R3, R3
0x15FA	0x1C5C    ADDS	R4, R3, #1
;nfc_tag2.c, 255 :: 		uint8_t off = mem_offset % _NT2_BLOCK_SIZE_;
0x15FC	0xF000030F  AND	R3, R0, #15
; mem_offset end address is: 0 (R0)
;nfc_tag2.c, 257 :: 		if( nt2_memreg_wr( blk, off, count, ptr ) )
0x1600	0xF8AD3004  STRH	R3, [SP, #4]
; buffer end address is: 4 (R1)
0x1604	0xB2E0    UXTB	R0, R4
; count end address is: 8 (R2)
0x1606	0x460B    MOV	R3, R1
0x1608	0xF89D1004  LDRB	R1, [SP, #4]
0x160C	0xF7FFFE52  BL	nfc_tag2_nt2_memreg_wr+0
0x1610	0xB118    CBZ	R0, L_nfctag2_memory_write21
;nfc_tag2.c, 258 :: 		return NT2_BLOCK_WRITE_ERR;
0x1612	0xF64F70FD  MOVW	R0, #65533
0x1616	0xB200    SXTH	R0, R0
0x1618	0xE001    B	L_end_nfctag2_memory_write
L_nfctag2_memory_write21:
;nfc_tag2.c, 259 :: 		return NT2_OK;
0x161A	0x2000    MOVS	R0, #0
0x161C	0xB200    SXTH	R0, R0
;nfc_tag2.c, 260 :: 		}
L_end_nfctag2_memory_write:
0x161E	0xF8DDE000  LDR	LR, [SP, #0]
0x1622	0xB002    ADD	SP, SP, #8
0x1624	0x4770    BX	LR
; end of _nfctag2_memory_write
nfc_tag2_nt2_memreg_wr:
;nfc_tag2.c, 139 :: 		)
0x12B4	0xB089    SUB	SP, SP, #36
0x12B6	0xF8CDE000  STR	LR, [SP, #0]
0x12BA	0xF88D0014  STRB	R0, [SP, #20]
0x12BE	0xF88D1018  STRB	R1, [SP, #24]
0x12C2	0xF8AD201C  STRH	R2, [SP, #28]
0x12C6	0x9308    STR	R3, [SP, #32]
;nfc_tag2.c, 141 :: 		uint8_t temp[ _NT2_BLOCK_SIZE_ ] = { 0 };
0x12C8	0xF10D0B04  ADD	R11, SP, #4
0x12CC	0xF10B0A10  ADD	R10, R11, #16
0x12D0	0xF8DFC0CC  LDR	R12, [PC, #204]
0x12D4	0xF000FA16  BL	___CC2DW+0
;nfc_tag2.c, 143 :: 		while( ( offset + len ) > _NT2_BLOCK_SIZE_ )
L_nfc_tag2_nt2_memreg_wr6:
0x12D8	0xF8BD501C  LDRH	R5, [SP, #28]
0x12DC	0xF89D4018  LDRB	R4, [SP, #24]
0x12E0	0x1964    ADDS	R4, R4, R5
0x12E2	0xB2A4    UXTH	R4, R4
0x12E4	0x2C10    CMP	R4, #16
0x12E6	0xD937    BLS	L_nfc_tag2_nt2_memreg_wr7
;nfc_tag2.c, 145 :: 		if( nt2_memblock_rd( block, temp ) )
0x12E8	0xAC01    ADD	R4, SP, #4
0x12EA	0x4621    MOV	R1, R4
0x12EC	0xF89D0014  LDRB	R0, [SP, #20]
0x12F0	0xF7FFFEAC  BL	nfc_tag2_nt2_memblock_rd+0
0x12F4	0xB110    CBZ	R0, L_nfc_tag2_nt2_memreg_wr8
;nfc_tag2.c, 146 :: 		return 1;
0x12F6	0x2001    MOVS	R0, #1
0x12F8	0xB200    SXTH	R0, R0
0x12FA	0xE04D    B	L_end_nt2_memreg_wr
L_nfc_tag2_nt2_memreg_wr8:
;nfc_tag2.c, 148 :: 		( void* )in, _NT2_BLOCK_SIZE_ - offset );
0x12FC	0xF89D4018  LDRB	R4, [SP, #24]
0x1300	0xF1C40610  RSB	R6, R4, #16
;nfc_tag2.c, 147 :: 		memcpy( ( void* )( temp + offset ),
0x1304	0xAD01    ADD	R5, SP, #4
0x1306	0xF89D4018  LDRB	R4, [SP, #24]
0x130A	0x192C    ADDS	R4, R5, R4
;nfc_tag2.c, 148 :: 		( void* )in, _NT2_BLOCK_SIZE_ - offset );
0x130C	0xB232    SXTH	R2, R6
0x130E	0x9908    LDR	R1, [SP, #32]
;nfc_tag2.c, 147 :: 		memcpy( ( void* )( temp + offset ),
0x1310	0x4620    MOV	R0, R4
;nfc_tag2.c, 148 :: 		( void* )in, _NT2_BLOCK_SIZE_ - offset );
0x1312	0xF7FFFD27  BL	_memcpy+0
;nfc_tag2.c, 149 :: 		if( nt2_memblock_wr( block++, temp ) )
0x1316	0xAE01    ADD	R6, SP, #4
0x1318	0xF89D5014  LDRB	R5, [SP, #20]
0x131C	0xF89D4014  LDRB	R4, [SP, #20]
0x1320	0x1C64    ADDS	R4, R4, #1
0x1322	0xF88D4014  STRB	R4, [SP, #20]
0x1326	0x4631    MOV	R1, R6
0x1328	0xB2E8    UXTB	R0, R5
0x132A	0xF7FFFE63  BL	nfc_tag2_nt2_memblock_wr+0
0x132E	0xB110    CBZ	R0, L_nfc_tag2_nt2_memreg_wr9
;nfc_tag2.c, 150 :: 		return 1;
0x1330	0x2001    MOVS	R0, #1
0x1332	0xB200    SXTH	R0, R0
0x1334	0xE030    B	L_end_nt2_memreg_wr
L_nfc_tag2_nt2_memreg_wr9:
;nfc_tag2.c, 151 :: 		len -= _NT2_BLOCK_SIZE_ - offset;
0x1336	0xF89D4018  LDRB	R4, [SP, #24]
0x133A	0xF1C40510  RSB	R5, R4, #16
0x133E	0xB22D    SXTH	R5, R5
0x1340	0xF8BD401C  LDRH	R4, [SP, #28]
0x1344	0x1B64    SUB	R4, R4, R5
0x1346	0xF8AD401C  STRH	R4, [SP, #28]
;nfc_tag2.c, 152 :: 		in += _NT2_BLOCK_SIZE_ - offset;
0x134A	0x9C08    LDR	R4, [SP, #32]
0x134C	0x1964    ADDS	R4, R4, R5
0x134E	0x9408    STR	R4, [SP, #32]
;nfc_tag2.c, 153 :: 		offset = 0;
0x1350	0x2400    MOVS	R4, #0
0x1352	0xF88D4018  STRB	R4, [SP, #24]
;nfc_tag2.c, 154 :: 		}
0x1356	0xE7BF    B	L_nfc_tag2_nt2_memreg_wr6
L_nfc_tag2_nt2_memreg_wr7:
;nfc_tag2.c, 155 :: 		if( nt2_memblock_rd( block, temp ) )
0x1358	0xAC01    ADD	R4, SP, #4
0x135A	0x4621    MOV	R1, R4
0x135C	0xF89D0014  LDRB	R0, [SP, #20]
0x1360	0xF7FFFE74  BL	nfc_tag2_nt2_memblock_rd+0
0x1364	0xB110    CBZ	R0, L_nfc_tag2_nt2_memreg_wr10
;nfc_tag2.c, 156 :: 		return 1;
0x1366	0x2001    MOVS	R0, #1
0x1368	0xB200    SXTH	R0, R0
0x136A	0xE015    B	L_end_nt2_memreg_wr
L_nfc_tag2_nt2_memreg_wr10:
;nfc_tag2.c, 157 :: 		memcpy( ( void* )( temp + offset ), ( void* )in, len );
0x136C	0xAD01    ADD	R5, SP, #4
0x136E	0xF89D4018  LDRB	R4, [SP, #24]
0x1372	0x192C    ADDS	R4, R5, R4
0x1374	0xF8BD201C  LDRH	R2, [SP, #28]
0x1378	0x9908    LDR	R1, [SP, #32]
0x137A	0x4620    MOV	R0, R4
0x137C	0xF7FFFCF2  BL	_memcpy+0
;nfc_tag2.c, 158 :: 		if( nt2_memblock_wr( block, temp ) )
0x1380	0xAC01    ADD	R4, SP, #4
0x1382	0x4621    MOV	R1, R4
0x1384	0xF89D0014  LDRB	R0, [SP, #20]
0x1388	0xF7FFFE34  BL	nfc_tag2_nt2_memblock_wr+0
0x138C	0xB110    CBZ	R0, L_nfc_tag2_nt2_memreg_wr11
;nfc_tag2.c, 159 :: 		return 1;
0x138E	0x2001    MOVS	R0, #1
0x1390	0xB200    SXTH	R0, R0
0x1392	0xE001    B	L_end_nt2_memreg_wr
L_nfc_tag2_nt2_memreg_wr11:
;nfc_tag2.c, 160 :: 		return 0;
0x1394	0x2000    MOVS	R0, #0
0x1396	0xB200    SXTH	R0, R0
;nfc_tag2.c, 161 :: 		}
L_end_nt2_memreg_wr:
0x1398	0xF8DDE000  LDR	LR, [SP, #0]
0x139C	0xB009    ADD	SP, SP, #36
0x139E	0x4770    BX	LR
0x13A0	0x1FC20000  	?ICSnfc_tag2_nt2_memreg_wr_temp_L0+0
; end of nfc_tag2_nt2_memreg_wr
nfc_tag2_nt2_memblock_rd:
;nfc_tag2.c, 81 :: 		)
; value start address is: 4 (R1)
; block start address is: 0 (R0)
0x104C	0xB086    SUB	SP, SP, #24
0x104E	0xF8CDE000  STR	LR, [SP, #0]
; value end address is: 4 (R1)
; block end address is: 0 (R0)
; block start address is: 0 (R0)
; value start address is: 4 (R1)
;nfc_tag2.c, 83 :: 		uint8_t temp[ _NT2_BLOCK_SIZE_ ] = { 0 };
0x1052	0xF10D0B08  ADD	R11, SP, #8
0x1056	0xF10B0A10  ADD	R10, R11, #16
0x105A	0xF8DFC044  LDR	R12, [PC, #68]
0x105E	0xF000FB51  BL	___CC2DW+0
;nfc_tag2.c, 84 :: 		temp[ 0 ] = block;
0x1062	0xAB02    ADD	R3, SP, #8
0x1064	0x7018    STRB	R0, [R3, #0]
; block end address is: 0 (R0)
;nfc_tag2.c, 85 :: 		if( hal_nfctag2_read( _i2c_address, temp, sizeof( temp ) ) )
0x1066	0x4A0F    LDR	R2, [PC, #60]
0x1068	0x7812    LDRB	R2, [R2, #0]
0x106A	0x9101    STR	R1, [SP, #4]
0x106C	0x4619    MOV	R1, R3
0x106E	0xB2D0    UXTB	R0, R2
0x1070	0x2210    MOVS	R2, #16
0x1072	0xF7FFFE89  BL	_hal_nfctag2_read+0
0x1076	0x9901    LDR	R1, [SP, #4]
0x1078	0xB110    CBZ	R0, L_nfc_tag2_nt2_memblock_rd0
; value end address is: 4 (R1)
;nfc_tag2.c, 86 :: 		return 1;
0x107A	0x2001    MOVS	R0, #1
0x107C	0xB200    SXTH	R0, R0
0x107E	0xE00B    B	L_end_nt2_memblock_rd
L_nfc_tag2_nt2_memblock_rd0:
;nfc_tag2.c, 87 :: 		memcpy( ( void* )value, ( void* )temp, _NT2_BLOCK_SIZE_ );
; value start address is: 4 (R1)
0x1080	0xAA02    ADD	R2, SP, #8
0x1082	0x4608    MOV	R0, R1
0x1084	0x4611    MOV	R1, R2
0x1086	0x2210    MOVS	R2, #16
0x1088	0xB212    SXTH	R2, R2
; value end address is: 4 (R1)
0x108A	0xF7FFFE6B  BL	_memcpy+0
;nfc_tag2.c, 88 :: 		hal_delay( 5 );
0x108E	0x2005    MOVS	R0, #5
0x1090	0xF7FFFE5A  BL	_hal_delay+0
;nfc_tag2.c, 89 :: 		return 0;
0x1094	0x2000    MOVS	R0, #0
0x1096	0xB200    SXTH	R0, R0
;nfc_tag2.c, 90 :: 		}
L_end_nt2_memblock_rd:
0x1098	0xF8DDE000  LDR	LR, [SP, #0]
0x109C	0xB006    ADD	SP, SP, #24
0x109E	0x4770    BX	LR
0x10A0	0x1FB20000  	?ICSnfc_tag2_nt2_memblock_rd_temp_L0+0
0x10A4	0x001F1FFF  	nfc_tag2__i2c_address+0
; end of nfc_tag2_nt2_memblock_rd
_hal_nfctag2_read:
;nfc_tag2_hal.c, 261 :: 		)
; buffer start address is: 4 (R1)
0x0D88	0xB085    SUB	SP, SP, #20
0x0D8A	0xF8CDE000  STR	LR, [SP, #0]
0x0D8E	0xF88D000C  STRB	R0, [SP, #12]
0x0D92	0x460D    MOV	R5, R1
0x0D94	0xF8AD2010  STRH	R2, [SP, #16]
; buffer end address is: 4 (R1)
; buffer start address is: 20 (R5)
;nfc_tag2_hal.c, 263 :: 		int res = 0;
0x0D98	0xF2400400  MOVW	R4, #0
0x0D9C	0xF8AD4008  STRH	R4, [SP, #8]
;nfc_tag2_hal.c, 264 :: 		uint8_t *ptr = buffer;
0x0DA0	0x9501    STR	R5, [SP, #4]
; buffer end address is: 20 (R5)
;nfc_tag2_hal.c, 268 :: 		res |= start_i2c_p();
0x0DA2	0x4C17    LDR	R4, [PC, #92]
0x0DA4	0x6824    LDR	R4, [R4, #0]
0x0DA6	0x47A0    BLX	R4
0x0DA8	0xF9BD3008  LDRSH	R3, [SP, #8]
0x0DAC	0x4303    ORRS	R3, R0
0x0DAE	0xF8AD3008  STRH	R3, [SP, #8]
;nfc_tag2_hal.c, 269 :: 		res |= write_i2c_p( i2c_address, ptr, 1, END_MODE_STOP );
0x0DB2	0xF2400301  MOVW	R3, #1
0x0DB6	0x2201    MOVS	R2, #1
0x0DB8	0x9901    LDR	R1, [SP, #4]
0x0DBA	0xF89D000C  LDRB	R0, [SP, #12]
0x0DBE	0x4C11    LDR	R4, [PC, #68]
0x0DC0	0x6824    LDR	R4, [R4, #0]
0x0DC2	0x47A0    BLX	R4
0x0DC4	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0DC8	0x4304    ORRS	R4, R0
0x0DCA	0xF8AD4008  STRH	R4, [SP, #8]
;nfc_tag2_hal.c, 270 :: 		res |= start_i2c_p();
0x0DCE	0x4C0C    LDR	R4, [PC, #48]
0x0DD0	0x6824    LDR	R4, [R4, #0]
0x0DD2	0x47A0    BLX	R4
0x0DD4	0xF9BD3008  LDRSH	R3, [SP, #8]
0x0DD8	0x4303    ORRS	R3, R0
0x0DDA	0xF8AD3008  STRH	R3, [SP, #8]
;nfc_tag2_hal.c, 271 :: 		read_i2c_p( i2c_address, ptr, count, END_MODE_STOP );
0x0DDE	0xF2400301  MOVW	R3, #1
0x0DE2	0xF8BD2010  LDRH	R2, [SP, #16]
0x0DE6	0x9901    LDR	R1, [SP, #4]
0x0DE8	0xF89D000C  LDRB	R0, [SP, #12]
0x0DEC	0x4C06    LDR	R4, [PC, #24]
0x0DEE	0x6824    LDR	R4, [R4, #0]
0x0DF0	0x47A0    BLX	R4
;nfc_tag2_hal.c, 315 :: 		return res;
0x0DF2	0xF9BD0008  LDRSH	R0, [SP, #8]
;nfc_tag2_hal.c, 316 :: 		}
L_end_hal_nfctag2_read:
0x0DF6	0xF8DDE000  LDR	LR, [SP, #0]
0x0DFA	0xB005    ADD	SP, SP, #20
0x0DFC	0x4770    BX	LR
0x0DFE	0xBF00    NOP
0x0E00	0x00201FFF  	nfc_tag2_hal_start_i2c_p+0
0x0E04	0x00281FFF  	nfc_tag2_hal_write_i2c_p+0
0x0E08	0x00301FFF  	nfc_tag2_hal_read_i2c_p+0
; end of _hal_nfctag2_read
_I2C0_Start:
;__Lib_I2C_012.c, 358 :: 		
0x0C10	0xB081    SUB	SP, SP, #4
0x0C12	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 359 :: 		
0x0C16	0x4803    LDR	R0, [PC, #12]
0x0C18	0xF7FFFE26  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 360 :: 		
L_end_I2C0_Start:
0x0C1C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C20	0xB001    ADD	SP, SP, #4
0x0C22	0x4770    BX	LR
0x0C24	0x60004006  	I2C0_A1+0
; end of _I2C0_Start
__Lib_I2C_012_I2Cx_Start:
;__Lib_I2C_012.c, 134 :: 		
; I2C_BASE start address is: 0 (R0)
0x0868	0xB081    SUB	SP, SP, #4
0x086A	0xF8CDE000  STR	LR, [SP, #0]
0x086E	0x4604    MOV	R4, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
;__Lib_I2C_012.c, 136 :: 		
0x0870	0x4620    MOV	R0, R4
0x0872	0xF7FFFE5B  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
;__Lib_I2C_012.c, 139 :: 		
0x0876	0x1CA3    ADDS	R3, R4, #2
0x0878	0x2201    MOVS	R2, #1
0x087A	0x7819    LDRB	R1, [R3, #0]
0x087C	0xF3621145  BFI	R1, R2, #5, #1
0x0880	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 142 :: 		
0x0882	0x1CE1    ADDS	R1, R4, #3
0x0884	0x780A    LDRB	R2, [R1, #0]
0x0886	0xF3C21100  UBFX	R1, R2, #4, #1
0x088A	0xB1C9    CBZ	R1, L___Lib_I2C_012_I2Cx_Start2
;__Lib_I2C_012.c, 143 :: 		
0x088C	0x1CE3    ADDS	R3, R4, #3
0x088E	0x2201    MOVS	R2, #1
0x0890	0x7819    LDRB	R1, [R3, #0]
0x0892	0xF3621104  BFI	R1, R2, #4, #1
0x0896	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 145 :: 		
0x0898	0x1DA1    ADDS	R1, R4, #6
0x089A	0x780A    LDRB	R2, [R1, #0]
0x089C	0xF3C21100  UBFX	R1, R2, #4, #1
0x08A0	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start3
;__Lib_I2C_012.c, 146 :: 		
0x08A2	0x1DA3    ADDS	R3, R4, #6
0x08A4	0x2201    MOVS	R2, #1
0x08A6	0x7819    LDRB	R1, [R3, #0]
0x08A8	0xF3621104  BFI	R1, R2, #4, #1
0x08AC	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start3:
;__Lib_I2C_012.c, 148 :: 		
0x08AE	0x1CE3    ADDS	R3, R4, #3
; I2C_BASE end address is: 16 (R4)
0x08B0	0x2201    MOVS	R2, #1
0x08B2	0x7819    LDRB	R1, [R3, #0]
0x08B4	0xF3620141  BFI	R1, R2, #1, #1
0x08B8	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 150 :: 		
0x08BA	0xF64F70FF  MOVW	R0, #65535
0x08BE	0xE01E    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 151 :: 		
L___Lib_I2C_012_I2Cx_Start2:
;__Lib_I2C_012.c, 153 :: 		
; I2C_BASE start address is: 16 (R4)
0x08C0	0x4620    MOV	R0, R4
L___Lib_I2C_012_I2Cx_Start4:
; I2C_BASE end address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x08C2	0x1CC1    ADDS	R1, R0, #3
0x08C4	0x780A    LDRB	R2, [R1, #0]
0x08C6	0xF3C20140  UBFX	R1, R2, #1, #1
0x08CA	0xB901    CBNZ	R1, L___Lib_I2C_012_I2Cx_Start5
;__Lib_I2C_012.c, 154 :: 		
0x08CC	0xE7F9    B	L___Lib_I2C_012_I2Cx_Start4
L___Lib_I2C_012_I2Cx_Start5:
;__Lib_I2C_012.c, 156 :: 		
0x08CE	0x1D81    ADDS	R1, R0, #6
0x08D0	0x780A    LDRB	R2, [R1, #0]
0x08D2	0xF3C21100  UBFX	R1, R2, #4, #1
0x08D6	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start6
;__Lib_I2C_012.c, 157 :: 		
0x08D8	0x1D83    ADDS	R3, R0, #6
0x08DA	0x2201    MOVS	R2, #1
0x08DC	0x7819    LDRB	R1, [R3, #0]
0x08DE	0xF3621104  BFI	R1, R2, #4, #1
0x08E2	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start6:
;__Lib_I2C_012.c, 159 :: 		
0x08E4	0x1CC3    ADDS	R3, R0, #3
0x08E6	0x2201    MOVS	R2, #1
0x08E8	0x7819    LDRB	R1, [R3, #0]
0x08EA	0xF3620141  BFI	R1, R2, #1, #1
0x08EE	0x7019    STRB	R1, [R3, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 161 :: 		
L___Lib_I2C_012_I2Cx_Start7:
; I2C_BASE start address is: 0 (R0)
0x08F0	0x1CC1    ADDS	R1, R0, #3
0x08F2	0x780A    LDRB	R2, [R1, #0]
0x08F4	0xF3C20140  UBFX	R1, R2, #1, #1
0x08F8	0xB101    CBZ	R1, L___Lib_I2C_012_I2Cx_Start8
;__Lib_I2C_012.c, 162 :: 		
; I2C_BASE end address is: 0 (R0)
0x08FA	0xE7F9    B	L___Lib_I2C_012_I2Cx_Start7
L___Lib_I2C_012_I2Cx_Start8:
;__Lib_I2C_012.c, 164 :: 		
0x08FC	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 165 :: 		
L_end_I2Cx_Start:
0x08FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0902	0xB001    ADD	SP, SP, #4
0x0904	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Start
__Lib_I2C_012_I2Cx_Wait_For_Idle:
;__Lib_I2C_012.c, 128 :: 		
; I2C_BASE start address is: 0 (R0)
0x052C	0xB081    SUB	SP, SP, #4
0x052E	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
0x0532	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 129 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle0:
; I2C_BASE start address is: 12 (R3)
0x0534	0x4618    MOV	R0, R3
0x0536	0xF7FFFF6B  BL	__Lib_I2C_012_I2Cx_Is_Idle+0
0x053A	0xB900    CBNZ	R0, L___Lib_I2C_012_I2Cx_Wait_For_Idle1
;__Lib_I2C_012.c, 130 :: 		
; I2C_BASE end address is: 12 (R3)
0x053C	0xE7FA    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle0
L___Lib_I2C_012_I2Cx_Wait_For_Idle1:
;__Lib_I2C_012.c, 131 :: 		
L_end_I2Cx_Wait_For_Idle:
0x053E	0xF8DDE000  LDR	LR, [SP, #0]
0x0542	0xB001    ADD	SP, SP, #4
0x0544	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Wait_For_Idle
__Lib_I2C_012_I2Cx_Is_Idle:
;__Lib_I2C_012.c, 124 :: 		
; I2C_BASE start address is: 0 (R0)
0x0410	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 125 :: 		
0x0412	0x1CC1    ADDS	R1, R0, #3
; I2C_BASE end address is: 0 (R0)
0x0414	0x780A    LDRB	R2, [R1, #0]
0x0416	0xF3C21140  UBFX	R1, R2, #5, #1
0x041A	0xF0810101  EOR	R1, R1, #1
0x041E	0xB2C9    UXTB	R1, R1
0x0420	0xB2C8    UXTB	R0, R1
;__Lib_I2C_012.c, 126 :: 		
L_end_I2Cx_Is_Idle:
0x0422	0xB001    ADD	SP, SP, #4
0x0424	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Is_Idle
_I2C1_Start:
;__Lib_I2C_012.c, 435 :: 		
0x0BF8	0xB081    SUB	SP, SP, #4
0x0BFA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 436 :: 		
0x0BFE	0x4803    LDR	R0, [PC, #12]
0x0C00	0xF7FFFE32  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 437 :: 		
L_end_I2C1_Start:
0x0C04	0xF8DDE000  LDR	LR, [SP, #0]
0x0C08	0xB001    ADD	SP, SP, #4
0x0C0A	0x4770    BX	LR
0x0C0C	0x70004006  	I2C1_A1+0
; end of _I2C1_Start
_I2C2_Start:
;__Lib_I2C_012.c, 512 :: 		
0x0998	0xB081    SUB	SP, SP, #4
0x099A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 513 :: 		
0x099E	0x4803    LDR	R0, [PC, #12]
0x09A0	0xF7FFFF62  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 514 :: 		
L_end_I2C2_Start:
0x09A4	0xF8DDE000  LDR	LR, [SP, #0]
0x09A8	0xB001    ADD	SP, SP, #4
0x09AA	0x4770    BX	LR
0x09AC	0x6000400E  	I2C2_A1+0
; end of _I2C2_Start
_UART0_Read:
;__Lib_UART_012345.c, 603 :: 		
0x09B0	0xB081    SUB	SP, SP, #4
0x09B2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 604 :: 		
0x09B6	0x4803    LDR	R0, [PC, #12]
0x09B8	0xF7FFFFA6  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 605 :: 		
L_end_UART0_Read:
0x09BC	0xF8DDE000  LDR	LR, [SP, #0]
0x09C0	0xB001    ADD	SP, SP, #4
0x09C2	0x4770    BX	LR
0x09C4	0xA0004006  	UART0_BDH+0
; end of _UART0_Read
__Lib_UART_012345_UART_Hal_Read:
;__Lib_UART_012345.c, 575 :: 		
; uartBase start address is: 0 (R0)
0x0908	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 587 :: 		
L___Lib_UART_012345_UART_Hal_Read23:
; uartBase start address is: 0 (R0)
0x090A	0x1D01    ADDS	R1, R0, #4
0x090C	0x780A    LDRB	R2, [R1, #0]
0x090E	0xF3C21140  UBFX	R1, R2, #5, #1
0x0912	0xB901    CBNZ	R1, L___Lib_UART_012345_UART_Hal_Read24
;__Lib_UART_012345.c, 589 :: 		
0x0914	0xE7F9    B	L___Lib_UART_012345_UART_Hal_Read23
L___Lib_UART_012345_UART_Hal_Read24:
;__Lib_UART_012345.c, 593 :: 		
0x0916	0x1DC1    ADDS	R1, R0, #7
; uartBase end address is: 0 (R0)
0x0918	0x7809    LDRB	R1, [R1, #0]
0x091A	0xB2C8    UXTB	R0, R1
;__Lib_UART_012345.c, 594 :: 		
L_end_UART_Hal_Read:
0x091C	0xB001    ADD	SP, SP, #4
0x091E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Read
_UART0_Data_Ready:
;__Lib_UART_012345.c, 526 :: 		
0x09C8	0xB081    SUB	SP, SP, #4
0x09CA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 527 :: 		
0x09CE	0x4803    LDR	R0, [PC, #12]
0x09D0	0xF7FFFE1C  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 528 :: 		
L_end_UART0_Data_Ready:
0x09D4	0xF8DDE000  LDR	LR, [SP, #0]
0x09D8	0xB001    ADD	SP, SP, #4
0x09DA	0x4770    BX	LR
0x09DC	0xA0004006  	UART0_BDH+0
; end of _UART0_Data_Ready
__Lib_UART_012345_UART_Hal_DataReady:
;__Lib_UART_012345.c, 515 :: 		
; uartBase start address is: 0 (R0)
0x060C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 516 :: 		
0x060E	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x0610	0x7809    LDRB	R1, [R1, #0]
0x0612	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_012345.c, 517 :: 		
L_end_UART_Hal_DataReady:
0x0616	0xB001    ADD	SP, SP, #4
0x0618	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_DataReady
_UART0_Tx_Idle:
;__Lib_UART_012345.c, 772 :: 		
0x09F8	0xB081    SUB	SP, SP, #4
0x09FA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 773 :: 		
0x09FE	0x4803    LDR	R0, [PC, #12]
0x0A00	0xF7FFFDFC  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 774 :: 		
L_end_UART0_Tx_Idle:
0x0A04	0xF8DDE000  LDR	LR, [SP, #0]
0x0A08	0xB001    ADD	SP, SP, #4
0x0A0A	0x4770    BX	LR
0x0A0C	0xA0004006  	UART0_BDH+0
; end of _UART0_Tx_Idle
__Lib_UART_012345_UART_Hal_Tx_Idle:
;__Lib_UART_012345.c, 761 :: 		
; uartBase start address is: 0 (R0)
0x05FC	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 762 :: 		
0x05FE	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x0600	0x7809    LDRB	R1, [R1, #0]
0x0602	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_012345.c, 763 :: 		
L_end_UART_Hal_Tx_Idle:
0x0606	0xB001    ADD	SP, SP, #4
0x0608	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Tx_Idle
_UART1_Read:
;__Lib_UART_012345.c, 611 :: 		
0x09E0	0xB081    SUB	SP, SP, #4
0x09E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 612 :: 		
0x09E6	0x4803    LDR	R0, [PC, #12]
0x09E8	0xF7FFFF8E  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 613 :: 		
L_end_UART1_Read:
0x09EC	0xF8DDE000  LDR	LR, [SP, #0]
0x09F0	0xB001    ADD	SP, SP, #4
0x09F2	0x4770    BX	LR
0x09F4	0xB0004006  	UART1_BDH+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_012345.c, 534 :: 		
0x0938	0xB081    SUB	SP, SP, #4
0x093A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 535 :: 		
0x093E	0x4803    LDR	R0, [PC, #12]
0x0940	0xF7FFFE64  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 536 :: 		
L_end_UART1_Data_Ready:
0x0944	0xF8DDE000  LDR	LR, [SP, #0]
0x0948	0xB001    ADD	SP, SP, #4
0x094A	0x4770    BX	LR
0x094C	0xB0004006  	UART1_BDH+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_012345.c, 780 :: 		
0x0920	0xB081    SUB	SP, SP, #4
0x0922	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 781 :: 		
0x0926	0x4803    LDR	R0, [PC, #12]
0x0928	0xF7FFFE68  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 782 :: 		
L_end_UART1_Tx_Idle:
0x092C	0xF8DDE000  LDR	LR, [SP, #0]
0x0930	0xB001    ADD	SP, SP, #4
0x0932	0x4770    BX	LR
0x0934	0xB0004006  	UART1_BDH+0
; end of _UART1_Tx_Idle
_UART2_Read:
;__Lib_UART_012345.c, 619 :: 		
0x0980	0xB081    SUB	SP, SP, #4
0x0982	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 620 :: 		
0x0986	0x4803    LDR	R0, [PC, #12]
0x0988	0xF7FFFFBE  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 621 :: 		
L_end_UART2_Read:
0x098C	0xF8DDE000  LDR	LR, [SP, #0]
0x0990	0xB001    ADD	SP, SP, #4
0x0992	0x4770    BX	LR
0x0994	0xC0004006  	UART2_BDH+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_012345.c, 542 :: 		
0x0950	0xB081    SUB	SP, SP, #4
0x0952	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 543 :: 		
0x0956	0x4803    LDR	R0, [PC, #12]
0x0958	0xF7FFFE58  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 544 :: 		
L_end_UART2_Data_Ready:
0x095C	0xF8DDE000  LDR	LR, [SP, #0]
0x0960	0xB001    ADD	SP, SP, #4
0x0962	0x4770    BX	LR
0x0964	0xC0004006  	UART2_BDH+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_012345.c, 788 :: 		
0x0968	0xB081    SUB	SP, SP, #4
0x096A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 789 :: 		
0x096E	0x4803    LDR	R0, [PC, #12]
0x0970	0xF7FFFE44  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 790 :: 		
L_end_UART2_Tx_Idle:
0x0974	0xF8DDE000  LDR	LR, [SP, #0]
0x0978	0xB001    ADD	SP, SP, #4
0x097A	0x4770    BX	LR
0x097C	0xC0004006  	UART2_BDH+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_012345.c, 627 :: 		
0x0B48	0xB081    SUB	SP, SP, #4
0x0B4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 628 :: 		
0x0B4E	0x4803    LDR	R0, [PC, #12]
0x0B50	0xF7FFFEDA  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 629 :: 		
L_end_UART3_Read:
0x0B54	0xF8DDE000  LDR	LR, [SP, #0]
0x0B58	0xB001    ADD	SP, SP, #4
0x0B5A	0x4770    BX	LR
0x0B5C	0xD0004006  	UART3_BDH+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_012345.c, 550 :: 		
0x0B60	0xB081    SUB	SP, SP, #4
0x0B62	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 551 :: 		
0x0B66	0x4803    LDR	R0, [PC, #12]
0x0B68	0xF7FFFD50  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 552 :: 		
L_end_UART3_Data_Ready:
0x0B6C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B70	0xB001    ADD	SP, SP, #4
0x0B72	0x4770    BX	LR
0x0B74	0xD0004006  	UART3_BDH+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_012345.c, 796 :: 		
0x0B18	0xB081    SUB	SP, SP, #4
0x0B1A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 797 :: 		
0x0B1E	0x4803    LDR	R0, [PC, #12]
0x0B20	0xF7FFFD6C  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 798 :: 		
L_end_UART3_Tx_Idle:
0x0B24	0xF8DDE000  LDR	LR, [SP, #0]
0x0B28	0xB001    ADD	SP, SP, #4
0x0B2A	0x4770    BX	LR
0x0B2C	0xD0004006  	UART3_BDH+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_012345.c, 635 :: 		
0x0B30	0xB081    SUB	SP, SP, #4
0x0B32	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 636 :: 		
0x0B36	0x4803    LDR	R0, [PC, #12]
0x0B38	0xF7FFFEE6  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 637 :: 		
L_end_UART4_Read:
0x0B3C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B40	0xB001    ADD	SP, SP, #4
0x0B42	0x4770    BX	LR
0x0B44	0xA000400E  	UART4_BDH+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_012345.c, 558 :: 		
0x0BA8	0xB081    SUB	SP, SP, #4
0x0BAA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 559 :: 		
0x0BAE	0x4803    LDR	R0, [PC, #12]
0x0BB0	0xF7FFFD2C  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 560 :: 		
L_end_UART4_Data_Ready:
0x0BB4	0xF8DDE000  LDR	LR, [SP, #0]
0x0BB8	0xB001    ADD	SP, SP, #4
0x0BBA	0x4770    BX	LR
0x0BBC	0xA000400E  	UART4_BDH+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_012345.c, 804 :: 		
0x0BC0	0xB081    SUB	SP, SP, #4
0x0BC2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 805 :: 		
0x0BC6	0x4803    LDR	R0, [PC, #12]
0x0BC8	0xF7FFFD18  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 806 :: 		
L_end_UART4_Tx_Idle:
0x0BCC	0xF8DDE000  LDR	LR, [SP, #0]
0x0BD0	0xB001    ADD	SP, SP, #4
0x0BD2	0x4770    BX	LR
0x0BD4	0xA000400E  	UART4_BDH+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_012345.c, 643 :: 		
0x0B78	0xB081    SUB	SP, SP, #4
0x0B7A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 644 :: 		
0x0B7E	0x4803    LDR	R0, [PC, #12]
0x0B80	0xF7FFFEC2  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 645 :: 		
L_end_UART5_Read:
0x0B84	0xF8DDE000  LDR	LR, [SP, #0]
0x0B88	0xB001    ADD	SP, SP, #4
0x0B8A	0x4770    BX	LR
0x0B8C	0xB000400E  	UART5_BDH+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_012345.c, 566 :: 		
0x0B90	0xB081    SUB	SP, SP, #4
0x0B92	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 567 :: 		
0x0B96	0x4803    LDR	R0, [PC, #12]
0x0B98	0xF7FFFD38  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 568 :: 		
L_end_UART5_Data_Ready:
0x0B9C	0xF8DDE000  LDR	LR, [SP, #0]
0x0BA0	0xB001    ADD	SP, SP, #4
0x0BA2	0x4770    BX	LR
0x0BA4	0xB000400E  	UART5_BDH+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_012345.c, 812 :: 		
0x0A58	0xB081    SUB	SP, SP, #4
0x0A5A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 813 :: 		
0x0A5E	0x4803    LDR	R0, [PC, #12]
0x0A60	0xF7FFFDCC  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 814 :: 		
L_end_UART5_Tx_Idle:
0x0A64	0xF8DDE000  LDR	LR, [SP, #0]
0x0A68	0xB001    ADD	SP, SP, #4
0x0A6A	0x4770    BX	LR
0x0A6C	0xB000400E  	UART5_BDH+0
; end of _UART5_Tx_Idle
_I2C0_Write:
;__Lib_I2C_012.c, 414 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0A70	0xB081    SUB	SP, SP, #4
0x0A72	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 415 :: 		
0x0A76	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0A78	0x4613    MOV	R3, R2
0x0A7A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0A7C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0A7E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0A80	0xF7FFFDCC  BL	__Lib_I2C_012_I2Cx_Write+0
0x0A84	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 416 :: 		
L_end_I2C0_Write:
0x0A86	0xF8DDE000  LDR	LR, [SP, #0]
0x0A8A	0xB001    ADD	SP, SP, #4
0x0A8C	0x4770    BX	LR
0x0A8E	0xBF00    NOP
0x0A90	0x60004006  	I2C0_A1+0
; end of _I2C0_Write
__Lib_I2C_012_I2Cx_Write:
;__Lib_I2C_012.c, 218 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x061C	0xB082    SUB	SP, SP, #8
0x061E	0xF8CDE000  STR	LR, [SP, #0]
0x0622	0x4605    MOV	R5, R0
0x0624	0x4616    MOV	R6, R2
0x0626	0x461F    MOV	R7, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 20 (R5)
; slave_address start address is: 4 (R1)
; buf start address is: 24 (R6)
; count start address is: 28 (R7)
; END_mode start address is: 32 (R8)
0x0628	0xF8DD8008  LDR	R8, [SP, #8]
;__Lib_I2C_012.c, 221 :: 		
0x062C	0x004C    LSLS	R4, R1, #1
; slave_address end address is: 4 (R1)
0x062E	0xB2E1    UXTB	R1, R4
0x0630	0x4628    MOV	R0, R5
0x0632	0xF7FFFF2F  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0636	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write18
; buf end address is: 24 (R6)
; count end address is: 28 (R7)
; END_mode end address is: 32 (R8)
;__Lib_I2C_012.c, 223 :: 		
0x0638	0x4628    MOV	R0, R5
; I2C_BASE end address is: 20 (R5)
0x063A	0xF7FFFEF5  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 224 :: 		
0x063E	0x2000    MOVS	R0, #0
0x0640	0xE099    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 225 :: 		
L___Lib_I2C_012_I2Cx_Write18:
;__Lib_I2C_012.c, 227 :: 		
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; count start address is: 28 (R7)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 20 (R5)
0x0642	0xF2400900  MOVW	R9, #0
; I2C_BASE end address is: 20 (R5)
; buf end address is: 24 (R6)
; count end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
0x0646	0xF8CD8004  STR	R8, [SP, #4]
0x064A	0x46B0    MOV	R8, R6
0x064C	0x463E    MOV	R6, R7
0x064E	0x462F    MOV	R7, R5
0x0650	0x9D01    LDR	R5, [SP, #4]
L___Lib_I2C_012_I2Cx_Write19:
; i start address is: 36 (R9)
; buf start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; buf end address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x0652	0x45B1    CMP	R9, R6
0x0654	0xD20F    BCS	L___Lib_I2C_012_I2Cx_Write20
; buf end address is: 32 (R8)
;__Lib_I2C_012.c, 228 :: 		
; buf start address is: 32 (R8)
0x0656	0xEB080409  ADD	R4, R8, R9, LSL #0
0x065A	0x7824    LDRB	R4, [R4, #0]
0x065C	0xB2E1    UXTB	R1, R4
0x065E	0x4638    MOV	R0, R7
0x0660	0xF7FFFF18  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0664	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write22
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; buf end address is: 32 (R8)
; i end address is: 36 (R9)
;__Lib_I2C_012.c, 230 :: 		
0x0666	0x4638    MOV	R0, R7
; I2C_BASE end address is: 28 (R7)
0x0668	0xF7FFFEDE  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 231 :: 		
0x066C	0x2000    MOVS	R0, #0
0x066E	0xE082    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 232 :: 		
L___Lib_I2C_012_I2Cx_Write22:
;__Lib_I2C_012.c, 227 :: 		
; i start address is: 36 (R9)
; I2C_BASE start address is: 28 (R7)
; buf start address is: 32 (R8)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0670	0xF1090901  ADD	R9, R9, #1
;__Lib_I2C_012.c, 233 :: 		
; count end address is: 24 (R6)
; buf end address is: 32 (R8)
; i end address is: 36 (R9)
0x0674	0xE7ED    B	L___Lib_I2C_012_I2Cx_Write19
L___Lib_I2C_012_I2Cx_Write20:
;__Lib_I2C_012.c, 235 :: 		
0x0676	0x2D01    CMP	R5, #1
0x0678	0xD12F    BNE	L___Lib_I2C_012_I2Cx_Write23
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 28 (R7)
0x067A	0x4638    MOV	R0, R7
;__Lib_I2C_012.c, 237 :: 		
L___Lib_I2C_012_I2Cx_Write24:
; I2C_BASE start address is: 0 (R0)
0x067C	0x1CC4    ADDS	R4, R0, #3
0x067E	0x7825    LDRB	R5, [R4, #0]
0x0680	0xF3C50440  UBFX	R4, R5, #1, #1
0x0684	0xB104    CBZ	R4, L___Lib_I2C_012_I2Cx_Write25
;__Lib_I2C_012.c, 238 :: 		
0x0686	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write24
L___Lib_I2C_012_I2Cx_Write25:
;__Lib_I2C_012.c, 240 :: 		
0x0688	0x1C86    ADDS	R6, R0, #2
0x068A	0x2500    MOVS	R5, #0
0x068C	0x7834    LDRB	R4, [R6, #0]
0x068E	0xF3651445  BFI	R4, R5, #5, #1
0x0692	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 242 :: 		
L___Lib_I2C_012_I2Cx_Write26:
; I2C_BASE start address is: 0 (R0)
0x0694	0x1CC4    ADDS	R4, R0, #3
0x0696	0x7825    LDRB	R5, [R4, #0]
0x0698	0xF3C50440  UBFX	R4, R5, #1, #1
0x069C	0xB904    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write27
;__Lib_I2C_012.c, 243 :: 		
0x069E	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write26
L___Lib_I2C_012_I2Cx_Write27:
;__Lib_I2C_012.c, 245 :: 		
0x06A0	0x1D84    ADDS	R4, R0, #6
0x06A2	0x7825    LDRB	R5, [R4, #0]
0x06A4	0xF3C51400  UBFX	R4, R5, #4, #1
0x06A8	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write28
;__Lib_I2C_012.c, 246 :: 		
0x06AA	0x1D86    ADDS	R6, R0, #6
0x06AC	0x2501    MOVS	R5, #1
0x06AE	0x7834    LDRB	R4, [R6, #0]
0x06B0	0xF3651404  BFI	R4, R5, #4, #1
0x06B4	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 247 :: 		
L___Lib_I2C_012_I2Cx_Write28:
;__Lib_I2C_012.c, 248 :: 		
0x06B6	0x1D84    ADDS	R4, R0, #6
0x06B8	0x7825    LDRB	R5, [R4, #0]
0x06BA	0xF3C51480  UBFX	R4, R5, #6, #1
0x06BE	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write29
;__Lib_I2C_012.c, 249 :: 		
0x06C0	0x1D86    ADDS	R6, R0, #6
0x06C2	0x2501    MOVS	R5, #1
0x06C4	0x7834    LDRB	R4, [R6, #0]
0x06C6	0xF3651486  BFI	R4, R5, #6, #1
0x06CA	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 250 :: 		
L___Lib_I2C_012_I2Cx_Write29:
;__Lib_I2C_012.c, 252 :: 		
0x06CC	0x1CC6    ADDS	R6, R0, #3
0x06CE	0x2501    MOVS	R5, #1
0x06D0	0x7834    LDRB	R4, [R6, #0]
0x06D2	0xF3650441  BFI	R4, R5, #1, #1
0x06D6	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 253 :: 		
; I2C_BASE end address is: 0 (R0)
0x06D8	0xE046    B	L___Lib_I2C_012_I2Cx_Write30
L___Lib_I2C_012_I2Cx_Write23:
;__Lib_I2C_012.c, 255 :: 		
; I2C_BASE start address is: 28 (R7)
0x06DA	0x1CBE    ADDS	R6, R7, #2
0x06DC	0x2500    MOVS	R5, #0
0x06DE	0x7834    LDRB	R4, [R6, #0]
0x06E0	0xF3651445  BFI	R4, R5, #5, #1
0x06E4	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 28 (R7)
0x06E6	0x4638    MOV	R0, R7
;__Lib_I2C_012.c, 257 :: 		
L___Lib_I2C_012_I2Cx_Write31:
; I2C_BASE start address is: 0 (R0)
0x06E8	0x1CC4    ADDS	R4, R0, #3
0x06EA	0x7825    LDRB	R5, [R4, #0]
0x06EC	0xF3C50440  UBFX	R4, R5, #1, #1
0x06F0	0xB904    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write32
;__Lib_I2C_012.c, 258 :: 		
0x06F2	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write31
L___Lib_I2C_012_I2Cx_Write32:
;__Lib_I2C_012.c, 260 :: 		
0x06F4	0x1D84    ADDS	R4, R0, #6
0x06F6	0x7825    LDRB	R5, [R4, #0]
0x06F8	0xF3C51480  UBFX	R4, R5, #6, #1
0x06FC	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write33
;__Lib_I2C_012.c, 261 :: 		
0x06FE	0x1D86    ADDS	R6, R0, #6
0x0700	0x2501    MOVS	R5, #1
0x0702	0x7834    LDRB	R4, [R6, #0]
0x0704	0xF3651486  BFI	R4, R5, #6, #1
0x0708	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 262 :: 		
L___Lib_I2C_012_I2Cx_Write33:
;__Lib_I2C_012.c, 264 :: 		
0x070A	0x1CC6    ADDS	R6, R0, #3
0x070C	0x2501    MOVS	R5, #1
0x070E	0x7834    LDRB	R4, [R6, #0]
0x0710	0xF3650441  BFI	R4, R5, #1, #1
0x0714	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 266 :: 		
L___Lib_I2C_012_I2Cx_Write34:
; I2C_BASE start address is: 0 (R0)
0x0716	0x1CC4    ADDS	R4, R0, #3
0x0718	0x7825    LDRB	R5, [R4, #0]
0x071A	0xF3C50440  UBFX	R4, R5, #1, #1
0x071E	0xB104    CBZ	R4, L___Lib_I2C_012_I2Cx_Write35
;__Lib_I2C_012.c, 267 :: 		
0x0720	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write34
L___Lib_I2C_012_I2Cx_Write35:
;__Lib_I2C_012.c, 269 :: 		
0x0722	0x1C86    ADDS	R6, R0, #2
0x0724	0x2501    MOVS	R5, #1
0x0726	0x7834    LDRB	R4, [R6, #0]
0x0728	0xF3651445  BFI	R4, R5, #5, #1
0x072C	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 271 :: 		
L___Lib_I2C_012_I2Cx_Write36:
; I2C_BASE start address is: 0 (R0)
0x072E	0x1CC4    ADDS	R4, R0, #3
0x0730	0x7825    LDRB	R5, [R4, #0]
0x0732	0xF3C50440  UBFX	R4, R5, #1, #1
0x0736	0xB904    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write37
;__Lib_I2C_012.c, 272 :: 		
0x0738	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write36
L___Lib_I2C_012_I2Cx_Write37:
;__Lib_I2C_012.c, 274 :: 		
0x073A	0x1D84    ADDS	R4, R0, #6
0x073C	0x7825    LDRB	R5, [R4, #0]
0x073E	0xF3C51400  UBFX	R4, R5, #4, #1
0x0742	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write38
;__Lib_I2C_012.c, 275 :: 		
0x0744	0x1D86    ADDS	R6, R0, #6
0x0746	0x2501    MOVS	R5, #1
0x0748	0x7834    LDRB	R4, [R6, #0]
0x074A	0xF3651404  BFI	R4, R5, #4, #1
0x074E	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 276 :: 		
L___Lib_I2C_012_I2Cx_Write38:
;__Lib_I2C_012.c, 278 :: 		
0x0750	0x1CC6    ADDS	R6, R0, #3
0x0752	0x2501    MOVS	R5, #1
0x0754	0x7834    LDRB	R4, [R6, #0]
0x0756	0xF3650441  BFI	R4, R5, #1, #1
0x075A	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 280 :: 		
L___Lib_I2C_012_I2Cx_Write39:
; I2C_BASE start address is: 0 (R0)
0x075C	0x1CC4    ADDS	R4, R0, #3
0x075E	0x7825    LDRB	R5, [R4, #0]
0x0760	0xF3C50440  UBFX	R4, R5, #1, #1
0x0764	0xB104    CBZ	R4, L___Lib_I2C_012_I2Cx_Write40
;__Lib_I2C_012.c, 281 :: 		
0x0766	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write39
L___Lib_I2C_012_I2Cx_Write40:
;__Lib_I2C_012.c, 282 :: 		
L___Lib_I2C_012_I2Cx_Write30:
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 284 :: 		
; I2C_BASE start address is: 0 (R0)
; I2C_BASE end address is: 0 (R0)
L___Lib_I2C_012_I2Cx_Write41:
; I2C_BASE start address is: 0 (R0)
0x0768	0x1CC4    ADDS	R4, R0, #3
0x076A	0x7825    LDRB	R5, [R4, #0]
0x076C	0xF3C50440  UBFX	R4, R5, #1, #1
0x0770	0xB104    CBZ	R4, L___Lib_I2C_012_I2Cx_Write42
;__Lib_I2C_012.c, 285 :: 		
; I2C_BASE end address is: 0 (R0)
0x0772	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write41
L___Lib_I2C_012_I2Cx_Write42:
;__Lib_I2C_012.c, 287 :: 		
0x0774	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 288 :: 		
L_end_I2Cx_Write:
0x0776	0xF8DDE000  LDR	LR, [SP, #0]
0x077A	0xB002    ADD	SP, SP, #8
0x077C	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Write
__Lib_I2C_012_I2Cx_WriteByte:
;__Lib_I2C_012.c, 191 :: 		
; dataByte start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0494	0xB081    SUB	SP, SP, #4
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; dataByte start address is: 4 (R1)
;__Lib_I2C_012.c, 193 :: 		
0x0496	0x1C84    ADDS	R4, R0, #2
0x0498	0x2301    MOVS	R3, #1
0x049A	0x7822    LDRB	R2, [R4, #0]
0x049C	0xF3631204  BFI	R2, R3, #4, #1
0x04A0	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 195 :: 		
0x04A2	0x1D02    ADDS	R2, R0, #4
0x04A4	0x7011    STRB	R1, [R2, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 197 :: 		
L___Lib_I2C_012_I2Cx_WriteByte14:
; I2C_BASE start address is: 0 (R0)
0x04A6	0x1CC2    ADDS	R2, R0, #3
0x04A8	0x7813    LDRB	R3, [R2, #0]
0x04AA	0xF3C30240  UBFX	R2, R3, #1, #1
0x04AE	0xB902    CBNZ	R2, L___Lib_I2C_012_I2Cx_WriteByte15
;__Lib_I2C_012.c, 198 :: 		
0x04B0	0xE7F9    B	L___Lib_I2C_012_I2Cx_WriteByte14
L___Lib_I2C_012_I2Cx_WriteByte15:
;__Lib_I2C_012.c, 200 :: 		
0x04B2	0x1CC4    ADDS	R4, R0, #3
0x04B4	0x2301    MOVS	R3, #1
0x04B6	0x7822    LDRB	R2, [R4, #0]
0x04B8	0xF3630241  BFI	R2, R3, #1, #1
0x04BC	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 202 :: 		
0x04BE	0x1CC2    ADDS	R2, R0, #3
; I2C_BASE end address is: 0 (R0)
0x04C0	0x7813    LDRB	R3, [R2, #0]
0x04C2	0xF3C30200  UBFX	R2, R3, #0, #1
0x04C6	0xF0820201  EOR	R2, R2, #1
0x04CA	0xB2D2    UXTB	R2, R2
0x04CC	0xB2D0    UXTB	R0, R2
;__Lib_I2C_012.c, 203 :: 		
L_end_I2Cx_WriteByte:
0x04CE	0xB001    ADD	SP, SP, #4
0x04D0	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_WriteByte
__Lib_I2C_012_I2Cx_Stop:
;__Lib_I2C_012.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x0428	0xB082    SUB	SP, SP, #8
0x042A	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 169 :: 		
0x042E	0x1C83    ADDS	R3, R0, #2
0x0430	0x2200    MOVS	R2, #0
0x0432	0x7819    LDRB	R1, [R3, #0]
0x0434	0xF3621145  BFI	R1, R2, #5, #1
0x0438	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 170 :: 		
0x043A	0x1C83    ADDS	R3, R0, #2
0x043C	0x2200    MOVS	R2, #0
0x043E	0x7819    LDRB	R1, [R3, #0]
0x0440	0xF3621104  BFI	R1, R2, #4, #1
0x0444	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 172 :: 		
0x0446	0x9001    STR	R0, [SP, #4]
0x0448	0xF000F870  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
; I2C_BASE end address is: 0 (R0)
0x044C	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_012.c, 174 :: 		
L___Lib_I2C_012_I2Cx_Stop9:
; I2C_BASE start address is: 0 (R0)
0x044E	0x1CC1    ADDS	R1, R0, #3
0x0450	0x780A    LDRB	R2, [R1, #0]
0x0452	0xF3C20140  UBFX	R1, R2, #1, #1
0x0456	0xB901    CBNZ	R1, L___Lib_I2C_012_I2Cx_Stop10
;__Lib_I2C_012.c, 175 :: 		
0x0458	0xE7F9    B	L___Lib_I2C_012_I2Cx_Stop9
L___Lib_I2C_012_I2Cx_Stop10:
;__Lib_I2C_012.c, 177 :: 		
0x045A	0x1D81    ADDS	R1, R0, #6
0x045C	0x780A    LDRB	R2, [R1, #0]
0x045E	0xF3C21180  UBFX	R1, R2, #6, #1
0x0462	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop11
;__Lib_I2C_012.c, 178 :: 		
0x0464	0x1D83    ADDS	R3, R0, #6
0x0466	0x2201    MOVS	R2, #1
0x0468	0x7819    LDRB	R1, [R3, #0]
0x046A	0xF3621186  BFI	R1, R2, #6, #1
0x046E	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Stop11:
;__Lib_I2C_012.c, 180 :: 		
0x0470	0x1CC3    ADDS	R3, R0, #3
0x0472	0x2201    MOVS	R2, #1
0x0474	0x7819    LDRB	R1, [R3, #0]
0x0476	0xF3620141  BFI	R1, R2, #1, #1
0x047A	0x7019    STRB	R1, [R3, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 182 :: 		
L___Lib_I2C_012_I2Cx_Stop12:
; I2C_BASE start address is: 0 (R0)
0x047C	0x1CC1    ADDS	R1, R0, #3
0x047E	0x780A    LDRB	R2, [R1, #0]
0x0480	0xF3C20140  UBFX	R1, R2, #1, #1
0x0484	0xB101    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop13
;__Lib_I2C_012.c, 183 :: 		
; I2C_BASE end address is: 0 (R0)
0x0486	0xE7F9    B	L___Lib_I2C_012_I2Cx_Stop12
L___Lib_I2C_012_I2Cx_Stop13:
;__Lib_I2C_012.c, 185 :: 		
0x0488	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 186 :: 		
L_end_I2Cx_Stop:
0x048A	0xF8DDE000  LDR	LR, [SP, #0]
0x048E	0xB002    ADD	SP, SP, #8
0x0490	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Stop
_I2C1_Write:
;__Lib_I2C_012.c, 491 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0A10	0xB081    SUB	SP, SP, #4
0x0A12	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 492 :: 		
0x0A16	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0A18	0x4613    MOV	R3, R2
0x0A1A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0A1C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0A1E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0A20	0xF7FFFDFC  BL	__Lib_I2C_012_I2Cx_Write+0
0x0A24	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 493 :: 		
L_end_I2C1_Write:
0x0A26	0xF8DDE000  LDR	LR, [SP, #0]
0x0A2A	0xB001    ADD	SP, SP, #4
0x0A2C	0x4770    BX	LR
0x0A2E	0xBF00    NOP
0x0A30	0x70004006  	I2C1_A1+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_012.c, 568 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0A34	0xB081    SUB	SP, SP, #4
0x0A36	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 569 :: 		
0x0A3A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0A3C	0x4613    MOV	R3, R2
0x0A3E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0A40	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0A42	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0A44	0xF7FFFDEA  BL	__Lib_I2C_012_I2Cx_Write+0
0x0A48	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 570 :: 		
L_end_I2C2_Write:
0x0A4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A4E	0xB001    ADD	SP, SP, #4
0x0A50	0x4770    BX	LR
0x0A52	0xBF00    NOP
0x0A54	0x6000400E  	I2C2_A1+0
; end of _I2C2_Write
_I2C0_Read:
;__Lib_I2C_012.c, 401 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0AD0	0xB081    SUB	SP, SP, #4
0x0AD2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 402 :: 		
0x0AD6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0AD8	0x4613    MOV	R3, R2
0x0ADA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0ADC	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0ADE	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0AE0	0xF7FFFE4E  BL	__Lib_I2C_012_I2Cx_Read+0
0x0AE4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 403 :: 		
L_end_I2C0_Read:
0x0AE6	0xF8DDE000  LDR	LR, [SP, #0]
0x0AEA	0xB001    ADD	SP, SP, #4
0x0AEC	0x4770    BX	LR
0x0AEE	0xBF00    NOP
0x0AF0	0x60004006  	I2C0_A1+0
; end of _I2C0_Read
__Lib_I2C_012_I2Cx_Read:
;__Lib_I2C_012.c, 292 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0780	0xB081    SUB	SP, SP, #4
0x0782	0xF8CDE000  STR	LR, [SP, #0]
0x0786	0x4680    MOV	R8, R0
0x0788	0x4617    MOV	R7, R2
0x078A	0x469A    MOV	R10, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 32 (R8)
; slave_address start address is: 4 (R1)
; buf start address is: 28 (R7)
; count start address is: 40 (R10)
; END_mode start address is: 36 (R9)
0x078C	0xF8DD9004  LDR	R9, [SP, #4]
;__Lib_I2C_012.c, 293 :: 		
;__Lib_I2C_012.c, 295 :: 		
0x0790	0x004C    LSLS	R4, R1, #1
0x0792	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x0794	0xF0440401  ORR	R4, R4, #1
0x0798	0xB2E1    UXTB	R1, R4
0x079A	0x4640    MOV	R0, R8
0x079C	0xF7FFFE7A  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x07A0	0xB918    CBNZ	R0, L___Lib_I2C_012_I2Cx_Read43
; buf end address is: 28 (R7)
; count end address is: 40 (R10)
; END_mode end address is: 36 (R9)
;__Lib_I2C_012.c, 297 :: 		
0x07A2	0x4640    MOV	R0, R8
; I2C_BASE end address is: 32 (R8)
0x07A4	0xF7FFFE40  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 298 :: 		
0x07A8	0xE059    B	L_end_I2Cx_Read
;__Lib_I2C_012.c, 299 :: 		
L___Lib_I2C_012_I2Cx_Read43:
;__Lib_I2C_012.c, 301 :: 		
; I2C_BASE start address is: 32 (R8)
; END_mode start address is: 36 (R9)
; count start address is: 40 (R10)
; buf start address is: 28 (R7)
0x07AA	0xF1080602  ADD	R6, R8, #2
0x07AE	0x2500    MOVS	R5, #0
0x07B0	0x7834    LDRB	R4, [R6, #0]
0x07B2	0xF3651404  BFI	R4, R5, #4, #1
0x07B6	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 303 :: 		
0x07B8	0xF1BA0F01  CMP	R10, #1
0x07BC	0xD107    BNE	L___Lib_I2C_012_I2Cx_Read44
;__Lib_I2C_012.c, 304 :: 		
0x07BE	0xF1080602  ADD	R6, R8, #2
0x07C2	0x2501    MOVS	R5, #1
0x07C4	0x7834    LDRB	R4, [R6, #0]
0x07C6	0xF36504C3  BFI	R4, R5, #3, #1
0x07CA	0x7034    STRB	R4, [R6, #0]
0x07CC	0xE006    B	L___Lib_I2C_012_I2Cx_Read45
L___Lib_I2C_012_I2Cx_Read44:
;__Lib_I2C_012.c, 306 :: 		
0x07CE	0xF1080602  ADD	R6, R8, #2
0x07D2	0x2500    MOVS	R5, #0
0x07D4	0x7834    LDRB	R4, [R6, #0]
0x07D6	0xF36504C3  BFI	R4, R5, #3, #1
0x07DA	0x7034    STRB	R4, [R6, #0]
L___Lib_I2C_012_I2Cx_Read45:
;__Lib_I2C_012.c, 308 :: 		
0x07DC	0x4640    MOV	R0, R8
0x07DE	0xF7FFFE91  BL	__Lib_I2C_012_I2Cx_ReadByte+0
;__Lib_I2C_012.c, 310 :: 		
0x07E2	0xF1AA0401  SUB	R4, R10, #1
; count end address is: 40 (R10)
; i start address is: 0 (R0)
0x07E6	0x4620    MOV	R0, R4
; buf end address is: 28 (R7)
; END_mode end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 32 (R8)
0x07E8	0x46BA    MOV	R10, R7
0x07EA	0x464F    MOV	R7, R9
0x07EC	0x4681    MOV	R9, R0
L___Lib_I2C_012_I2Cx_Read46:
; i start address is: 36 (R9)
; END_mode start address is: 28 (R7)
; buf start address is: 40 (R10)
; I2C_BASE start address is: 32 (R8)
0x07EE	0xF1B90F00  CMP	R9, #0
0x07F2	0xDB30    BLT	L___Lib_I2C_012_I2Cx_Read47
;__Lib_I2C_012.c, 311 :: 		
0x07F4	0xE013    B	L___Lib_I2C_012_I2Cx_Read49
;__Lib_I2C_012.c, 312 :: 		
L___Lib_I2C_012_I2Cx_Read51:
;__Lib_I2C_012.c, 314 :: 		
0x07F6	0x4640    MOV	R0, R8
0x07F8	0xF7FFFE16  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 315 :: 		
0x07FC	0xE016    B	L___Lib_I2C_012_I2Cx_Read50
;__Lib_I2C_012.c, 316 :: 		
L___Lib_I2C_012_I2Cx_Read52:
;__Lib_I2C_012.c, 318 :: 		
0x07FE	0xF1080602  ADD	R6, R8, #2
0x0802	0x2501    MOVS	R5, #1
0x0804	0x7834    LDRB	R4, [R6, #0]
0x0806	0xF36504C3  BFI	R4, R5, #3, #1
0x080A	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 319 :: 		
0x080C	0xE00E    B	L___Lib_I2C_012_I2Cx_Read50
;__Lib_I2C_012.c, 320 :: 		
L___Lib_I2C_012_I2Cx_Read53:
;__Lib_I2C_012.c, 321 :: 		
0x080E	0xF1080602  ADD	R6, R8, #2
0x0812	0x2500    MOVS	R5, #0
0x0814	0x7834    LDRB	R4, [R6, #0]
0x0816	0xF36504C3  BFI	R4, R5, #3, #1
0x081A	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 322 :: 		
0x081C	0xE006    B	L___Lib_I2C_012_I2Cx_Read50
;__Lib_I2C_012.c, 323 :: 		
L___Lib_I2C_012_I2Cx_Read49:
0x081E	0xF1B90F00  CMP	R9, #0
0x0822	0xD0E8    BEQ	L___Lib_I2C_012_I2Cx_Read51
0x0824	0xF1B90F01  CMP	R9, #1
0x0828	0xD0E9    BEQ	L___Lib_I2C_012_I2Cx_Read52
0x082A	0xE7F0    B	L___Lib_I2C_012_I2Cx_Read53
L___Lib_I2C_012_I2Cx_Read50:
;__Lib_I2C_012.c, 326 :: 		
0x082C	0xF1B90F00  CMP	R9, #0
0x0830	0xD107    BNE	L___Lib_I2C_012_I2Cx_Read54
;__Lib_I2C_012.c, 327 :: 		
0x0832	0xF1080404  ADD	R4, R8, #4
0x0836	0x7824    LDRB	R4, [R4, #0]
0x0838	0xF88A4000  STRB	R4, [R10, #0]
0x083C	0xF10A0A01  ADD	R10, R10, #1
;__Lib_I2C_012.c, 329 :: 		
0x0840	0xE006    B	L___Lib_I2C_012_I2Cx_Read55
L___Lib_I2C_012_I2Cx_Read54:
;__Lib_I2C_012.c, 331 :: 		
0x0842	0x4640    MOV	R0, R8
0x0844	0xF7FFFE5E  BL	__Lib_I2C_012_I2Cx_ReadByte+0
0x0848	0xF88A0000  STRB	R0, [R10, #0]
0x084C	0xF10A0A01  ADD	R10, R10, #1
; buf end address is: 40 (R10)
;__Lib_I2C_012.c, 332 :: 		
L___Lib_I2C_012_I2Cx_Read55:
;__Lib_I2C_012.c, 310 :: 		
; buf start address is: 40 (R10)
0x0850	0xF1A90901  SUB	R9, R9, #1
;__Lib_I2C_012.c, 333 :: 		
; buf end address is: 40 (R10)
; i end address is: 36 (R9)
0x0854	0xE7CB    B	L___Lib_I2C_012_I2Cx_Read46
L___Lib_I2C_012_I2Cx_Read47:
;__Lib_I2C_012.c, 336 :: 		
0x0856	0xB917    CBNZ	R7, L___Lib_I2C_012_I2Cx_Read56
; END_mode end address is: 28 (R7)
;__Lib_I2C_012.c, 337 :: 		
0x0858	0x4640    MOV	R0, R8
; I2C_BASE end address is: 32 (R8)
0x085A	0xF000F805  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 338 :: 		
L___Lib_I2C_012_I2Cx_Read56:
;__Lib_I2C_012.c, 339 :: 		
L_end_I2Cx_Read:
0x085E	0xF8DDE000  LDR	LR, [SP, #0]
0x0862	0xB001    ADD	SP, SP, #4
0x0864	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Read
__Lib_I2C_012_I2Cx_ReadByte:
;__Lib_I2C_012.c, 205 :: 		
; I2C_BASE start address is: 0 (R0)
0x0504	0xB081    SUB	SP, SP, #4
0x0506	0x4602    MOV	R2, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
;__Lib_I2C_012.c, 208 :: 		
0x0508	0x1D11    ADDS	R1, R2, #4
0x050A	0x7808    LDRB	R0, [R1, #0]
; dataByte start address is: 0 (R0)
; I2C_BASE end address is: 8 (R2)
; dataByte end address is: 0 (R0)
0x050C	0x4614    MOV	R4, R2
;__Lib_I2C_012.c, 210 :: 		
L___Lib_I2C_012_I2Cx_ReadByte16:
; dataByte start address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
0x050E	0x1CE1    ADDS	R1, R4, #3
0x0510	0x780A    LDRB	R2, [R1, #0]
0x0512	0xF3C20140  UBFX	R1, R2, #1, #1
0x0516	0xB901    CBNZ	R1, L___Lib_I2C_012_I2Cx_ReadByte17
;__Lib_I2C_012.c, 211 :: 		
0x0518	0xE7F9    B	L___Lib_I2C_012_I2Cx_ReadByte16
L___Lib_I2C_012_I2Cx_ReadByte17:
;__Lib_I2C_012.c, 213 :: 		
0x051A	0x1CE3    ADDS	R3, R4, #3
; I2C_BASE end address is: 16 (R4)
0x051C	0x2201    MOVS	R2, #1
0x051E	0x7819    LDRB	R1, [R3, #0]
0x0520	0xF3620141  BFI	R1, R2, #1, #1
0x0524	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 215 :: 		
; dataByte end address is: 0 (R0)
;__Lib_I2C_012.c, 216 :: 		
L_end_I2Cx_ReadByte:
0x0526	0xB001    ADD	SP, SP, #4
0x0528	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_ReadByte
_I2C1_Read:
;__Lib_I2C_012.c, 478 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0AF4	0xB081    SUB	SP, SP, #4
0x0AF6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 479 :: 		
0x0AFA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0AFC	0x4613    MOV	R3, R2
0x0AFE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0B00	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0B02	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B04	0xF7FFFE3C  BL	__Lib_I2C_012_I2Cx_Read+0
0x0B08	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 480 :: 		
L_end_I2C1_Read:
0x0B0A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B0E	0xB001    ADD	SP, SP, #4
0x0B10	0x4770    BX	LR
0x0B12	0xBF00    NOP
0x0B14	0x70004006  	I2C1_A1+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_012.c, 555 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0A94	0xB081    SUB	SP, SP, #4
0x0A96	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 556 :: 		
0x0A9A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0A9C	0x4613    MOV	R3, R2
0x0A9E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0AA0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0AA2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0AA4	0xF7FFFE6C  BL	__Lib_I2C_012_I2Cx_Read+0
0x0AA8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 557 :: 		
L_end_I2C2_Read:
0x0AAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0AAE	0xB001    ADD	SP, SP, #4
0x0AB0	0x4770    BX	LR
0x0AB2	0xBF00    NOP
0x0AB4	0x6000400E  	I2C2_A1+0
; end of _I2C2_Read
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x0D64	0xB081    SUB	SP, SP, #4
0x0D66	0x460B    MOV	R3, R1
0x0D68	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x0D6A	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x0D6C	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x0D6E	0xB214    SXTH	R4, R2
0x0D70	0x1E53    SUBS	R3, R2, #1
0x0D72	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x0D74	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x0D76	0x7803    LDRB	R3, [R0, #0]
0x0D78	0x702B    STRB	R3, [R5, #0]
0x0D7A	0x1C6D    ADDS	R5, R5, #1
0x0D7C	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x0D7E	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x0D80	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x0D82	0xB001    ADD	SP, SP, #4
0x0D84	0x4770    BX	LR
; end of _memcpy
_hal_delay:
;nfc_tag2_hal.c, 115 :: 		void hal_delay( uint16_t ms )
; ms start address is: 0 (R0)
0x0D48	0xB081    SUB	SP, SP, #4
0x0D4A	0xF8CDE000  STR	LR, [SP, #0]
; ms end address is: 0 (R0)
; ms start address is: 0 (R0)
;nfc_tag2_hal.c, 124 :: 		while( ms-- )
L_hal_delay0:
; ms start address is: 0 (R0)
0x0D4E	0xB282    UXTH	R2, R0
0x0D50	0x1E41    SUBS	R1, R0, #1
0x0D52	0xB288    UXTH	R0, R1
; ms end address is: 0 (R0)
0x0D54	0xB112    CBZ	R2, L_hal_delay1
; ms end address is: 0 (R0)
;nfc_tag2_hal.c, 125 :: 		Delay_1ms();
; ms start address is: 0 (R0)
0x0D56	0xF7FFFEAF  BL	_Delay_1ms+0
; ms end address is: 0 (R0)
0x0D5A	0xE7F8    B	L_hal_delay0
L_hal_delay1:
;nfc_tag2_hal.c, 127 :: 		}
L_end_hal_delay:
0x0D5C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D60	0xB001    ADD	SP, SP, #4
0x0D62	0x4770    BX	LR
; end of _hal_delay
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x0AB8	0xF649473E  MOVW	R7, #39998
0x0ABC	0xF2C00700  MOVT	R7, #0
0x0AC0	0xBF00    NOP
0x0AC2	0xBF00    NOP
L_Delay_1ms14:
0x0AC4	0x1E7F    SUBS	R7, R7, #1
0x0AC6	0xD1FD    BNE	L_Delay_1ms14
0x0AC8	0xBF00    NOP
0x0ACA	0xBF00    NOP
0x0ACC	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x0ACE	0x4770    BX	LR
; end of _Delay_1ms
nfc_tag2_nt2_memblock_wr:
;nfc_tag2.c, 96 :: 		)
; value start address is: 4 (R1)
; block start address is: 0 (R0)
0x0FF4	0xB086    SUB	SP, SP, #24
0x0FF6	0xF8CDE000  STR	LR, [SP, #0]
; value end address is: 4 (R1)
; block end address is: 0 (R0)
; block start address is: 0 (R0)
; value start address is: 4 (R1)
;nfc_tag2.c, 98 :: 		uint8_t temp[ _NT2_BLOCK_SIZE_ + 1 ] = { 0 };
0x0FFA	0xF10D0B04  ADD	R11, SP, #4
0x0FFE	0xF10B0A11  ADD	R10, R11, #17
0x1002	0xF8DFC040  LDR	R12, [PC, #64]
0x1006	0xF000FB7D  BL	___CC2DW+0
;nfc_tag2.c, 99 :: 		temp[ 0 ] = block;
0x100A	0xAA01    ADD	R2, SP, #4
0x100C	0x7010    STRB	R0, [R2, #0]
; block end address is: 0 (R0)
;nfc_tag2.c, 100 :: 		memcpy( ( void* )( temp + 1 ), ( void* )value , _NT2_BLOCK_SIZE_ );
0x100E	0x1C52    ADDS	R2, R2, #1
0x1010	0x4610    MOV	R0, R2
; value end address is: 4 (R1)
0x1012	0x2210    MOVS	R2, #16
0x1014	0xB212    SXTH	R2, R2
0x1016	0xF7FFFEA5  BL	_memcpy+0
;nfc_tag2.c, 101 :: 		if( hal_nfctag2_write( _i2c_address, temp, sizeof( temp ) ) )
0x101A	0xAB01    ADD	R3, SP, #4
0x101C	0x4A0A    LDR	R2, [PC, #40]
0x101E	0x7812    LDRB	R2, [R2, #0]
0x1020	0x4619    MOV	R1, R3
0x1022	0xB2D0    UXTB	R0, R2
0x1024	0x2211    MOVS	R2, #17
0x1026	0xF7FFFE63  BL	_hal_nfctag2_write+0
0x102A	0xB110    CBZ	R0, L_nfc_tag2_nt2_memblock_wr1
;nfc_tag2.c, 102 :: 		return 1;
0x102C	0x2001    MOVS	R0, #1
0x102E	0xB200    SXTH	R0, R0
0x1030	0xE004    B	L_end_nt2_memblock_wr
L_nfc_tag2_nt2_memblock_wr1:
;nfc_tag2.c, 103 :: 		hal_delay( 5 );
0x1032	0x2005    MOVS	R0, #5
0x1034	0xF7FFFE88  BL	_hal_delay+0
;nfc_tag2.c, 104 :: 		return 0;
0x1038	0x2000    MOVS	R0, #0
0x103A	0xB200    SXTH	R0, R0
;nfc_tag2.c, 105 :: 		}
L_end_nt2_memblock_wr:
0x103C	0xF8DDE000  LDR	LR, [SP, #0]
0x1040	0xB006    ADD	SP, SP, #24
0x1042	0x4770    BX	LR
0x1044	0x1FA10000  	?ICSnfc_tag2_nt2_memblock_wr_temp_L0+0
0x1048	0x001F1FFF  	nfc_tag2__i2c_address+0
; end of nfc_tag2_nt2_memblock_wr
_hal_nfctag2_write:
;nfc_tag2_hal.c, 211 :: 		)
; buffer start address is: 4 (R1)
0x0CF0	0xB085    SUB	SP, SP, #20
0x0CF2	0xF8CDE000  STR	LR, [SP, #0]
0x0CF6	0xF88D000C  STRB	R0, [SP, #12]
0x0CFA	0x460D    MOV	R5, R1
0x0CFC	0xF8AD2010  STRH	R2, [SP, #16]
; buffer end address is: 4 (R1)
; buffer start address is: 20 (R5)
;nfc_tag2_hal.c, 213 :: 		int res = 0;
0x0D00	0xF2400400  MOVW	R4, #0
0x0D04	0xF8AD4008  STRH	R4, [SP, #8]
;nfc_tag2_hal.c, 214 :: 		uint8_t *ptr = buffer;
0x0D08	0x9501    STR	R5, [SP, #4]
; buffer end address is: 20 (R5)
;nfc_tag2_hal.c, 218 :: 		res |= start_i2c_p();
0x0D0A	0x4C0D    LDR	R4, [PC, #52]
0x0D0C	0x6824    LDR	R4, [R4, #0]
0x0D0E	0x47A0    BLX	R4
0x0D10	0xF9BD3008  LDRSH	R3, [SP, #8]
0x0D14	0x4303    ORRS	R3, R0
0x0D16	0xF8AD3008  STRH	R3, [SP, #8]
;nfc_tag2_hal.c, 219 :: 		res |= write_i2c_p( i2c_address, ptr, count, END_MODE_STOP );
0x0D1A	0xF2400301  MOVW	R3, #1
0x0D1E	0xF8BD2010  LDRH	R2, [SP, #16]
0x0D22	0x9901    LDR	R1, [SP, #4]
0x0D24	0xF89D000C  LDRB	R0, [SP, #12]
0x0D28	0x4C06    LDR	R4, [PC, #24]
0x0D2A	0x6824    LDR	R4, [R4, #0]
0x0D2C	0x47A0    BLX	R4
0x0D2E	0xF9BD3008  LDRSH	R3, [SP, #8]
0x0D32	0x4303    ORRS	R3, R0
;nfc_tag2_hal.c, 253 :: 		return res;
0x0D34	0xB218    SXTH	R0, R3
;nfc_tag2_hal.c, 254 :: 		}
L_end_hal_nfctag2_write:
0x0D36	0xF8DDE000  LDR	LR, [SP, #0]
0x0D3A	0xB005    ADD	SP, SP, #20
0x0D3C	0x4770    BX	LR
0x0D3E	0xBF00    NOP
0x0D40	0x00201FFF  	nfc_tag2_hal_start_i2c_p+0
0x0D44	0x00281FFF  	nfc_tag2_hal_write_i2c_p+0
; end of _hal_nfctag2_write
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 994 :: 		
0x17C0	0xB090    SUB	SP, SP, #64
;__Lib_System.c, 1001 :: 		
0x17C2	0xB672    CPSID	i
;__Lib_System.c, 1003 :: 		
0x17C4	0x4897    LDR	R0, [PC, #604]
0x17C6	0x9001    STR	R0, [SP, #4]
;__Lib_System.c, 1004 :: 		
0x17C8	0x4897    LDR	R0, [PC, #604]
0x17CA	0x9002    STR	R0, [SP, #8]
;__Lib_System.c, 1005 :: 		
0x17CC	0x4897    LDR	R0, [PC, #604]
0x17CE	0x9003    STR	R0, [SP, #12]
;__Lib_System.c, 1006 :: 		
0x17D0	0x4897    LDR	R0, [PC, #604]
0x17D2	0x9004    STR	R0, [SP, #16]
;__Lib_System.c, 1007 :: 		
0x17D4	0x4897    LDR	R0, [PC, #604]
0x17D6	0x9005    STR	R0, [SP, #20]
;__Lib_System.c, 1008 :: 		
0x17D8	0x4897    LDR	R0, [PC, #604]
0x17DA	0x9006    STR	R0, [SP, #24]
;__Lib_System.c, 1009 :: 		
0x17DC	0x4897    LDR	R0, [PC, #604]
0x17DE	0x9007    STR	R0, [SP, #28]
;__Lib_System.c, 1010 :: 		
0x17E0	0x4897    LDR	R0, [PC, #604]
0x17E2	0x9008    STR	R0, [SP, #32]
;__Lib_System.c, 1011 :: 		
0x17E4	0x4897    LDR	R0, [PC, #604]
0x17E6	0x9009    STR	R0, [SP, #36]
;__Lib_System.c, 1012 :: 		
0x17E8	0x4897    LDR	R0, [PC, #604]
0x17EA	0x900A    STR	R0, [SP, #40]
;__Lib_System.c, 1013 :: 		
0x17EC	0x4897    LDR	R0, [PC, #604]
0x17EE	0x900B    STR	R0, [SP, #44]
;__Lib_System.c, 1014 :: 		
0x17F0	0x4897    LDR	R0, [PC, #604]
0x17F2	0x900C    STR	R0, [SP, #48]
;__Lib_System.c, 1015 :: 		
; ulWDOG_STCTRLH start address is: 4 (R1)
0x17F4	0x4997    LDR	R1, [PC, #604]
;__Lib_System.c, 1016 :: 		
0x17F6	0x4898    LDR	R0, [PC, #608]
0x17F8	0x900D    STR	R0, [SP, #52]
;__Lib_System.c, 1018 :: 		
0x17FA	0x4898    LDR	R0, [PC, #608]
0x17FC	0x900E    STR	R0, [SP, #56]
;__Lib_System.c, 1020 :: 		
0x17FE	0x980D    LDR	R0, [SP, #52]
0x1800	0xF0000007  AND	R0, R0, #7
0x1804	0x900F    STR	R0, [SP, #60]
;__Lib_System.c, 1023 :: 		
0x1806	0xF0010001  AND	R0, R1, #1
; ulWDOG_STCTRLH end address is: 4 (R1)
0x180A	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC231
;__Lib_System.c, 1026 :: 		
0x180C	0xF24C5020  MOVW	R0, #50464
0x1810	0x4993    LDR	R1, [PC, #588]
0x1812	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1028 :: 		
0x1814	0xF64D1028  MOVW	R0, #55592
0x1818	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1035 :: 		
0x181A	0xF24011D2  MOVW	R1, #466
0x181E	0x4891    LDR	R0, [PC, #580]
0x1820	0x8001    STRH	R1, [R0, #0]
;__Lib_System.c, 1036 :: 		
L___Lib_System_InitialSetUpRCCRCC231:
;__Lib_System.c, 1038 :: 		
0x1822	0x2100    MOVS	R1, #0
0x1824	0x4890    LDR	R0, [PC, #576]
0x1826	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1040 :: 		
0x1828	0x4890    LDR	R0, [PC, #576]
0x182A	0x7800    LDRB	R0, [R0, #0]
0x182C	0xF0000001  AND	R0, R0, #1
0x1830	0xB2C0    UXTB	R0, R0
0x1832	0xB158    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC232
;__Lib_System.c, 1042 :: 		
0x1834	0x488E    LDR	R0, [PC, #568]
0x1836	0x7800    LDRB	R0, [R0, #0]
0x1838	0xF0000008  AND	R0, R0, #8
0x183C	0xB2C0    UXTB	R0, R0
0x183E	0xB120    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC233
;__Lib_System.c, 1044 :: 		
0x1840	0x498B    LDR	R1, [PC, #556]
0x1842	0x7808    LDRB	R0, [R1, #0]
0x1844	0xF0400008  ORR	R0, R0, #8
0x1848	0x7008    STRB	R0, [R1, #0]
;__Lib_System.c, 1045 :: 		
L___Lib_System_InitialSetUpRCCRCC233:
;__Lib_System.c, 1046 :: 		
0x184A	0xE021    B	L___Lib_System_InitialSetUpRCCRCC234
L___Lib_System_InitialSetUpRCCRCC232:
;__Lib_System.c, 1047 :: 		
0x184C	0x4889    LDR	R0, [PC, #548]
0x184E	0x6800    LDR	R0, [R0, #0]
0x1850	0xF0405100  ORR	R1, R0, #536870912
0x1854	0x4887    LDR	R0, [PC, #540]
0x1856	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1048 :: 		
0x1858	0x4887    LDR	R0, [PC, #540]
0x185A	0x6800    LDR	R0, [R0, #0]
0x185C	0xF4007080  AND	R0, R0, #256
0x1860	0xB9B0    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC235
;__Lib_System.c, 1049 :: 		
0x1862	0x4885    LDR	R0, [PC, #532]
0x1864	0x6801    LDR	R1, [R0, #0]
0x1866	0xF46F5070  MVN	R0, #15360
0x186A	0xEA010000  AND	R0, R1, R0, LSL #0
0x186E	0xF4407140  ORR	R1, R0, #768
0x1872	0x4881    LDR	R0, [PC, #516]
0x1874	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1050 :: 		
0x1876	0x4880    LDR	R0, [PC, #512]
0x1878	0x6800    LDR	R0, [R0, #0]
0x187A	0xF4407180  ORR	R1, R0, #256
0x187E	0x487E    LDR	R0, [PC, #504]
0x1880	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1051 :: 		
0x1882	0x487D    LDR	R0, [PC, #500]
0x1884	0x6801    LDR	R1, [R0, #0]
0x1886	0xF46F7000  MVN	R0, #512
0x188A	0x4001    ANDS	R1, R0
0x188C	0x487A    LDR	R0, [PC, #488]
0x188E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1052 :: 		
L___Lib_System_InitialSetUpRCCRCC235:
;__Lib_System.c, 1053 :: 		
L___Lib_System_InitialSetUpRCCRCC234:
;__Lib_System.c, 1056 :: 		
0x1890	0x21AA    MOVS	R1, #170
0x1892	0x487A    LDR	R0, [PC, #488]
0x1894	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1058 :: 		
0x1896	0x980D    LDR	R0, [SP, #52]
0x1898	0xF0000010  AND	R0, R0, #16
0x189C	0xB958    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC236
;__Lib_System.c, 1060 :: 		
0x189E	0x4878    LDR	R0, [PC, #480]
0x18A0	0x7800    LDRB	R0, [R0, #0]
0x18A2	0xF000019F  AND	R1, R0, #159
0x18A6	0x4876    LDR	R0, [PC, #472]
0x18A8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1062 :: 		
L___Lib_System_InitialSetUpRCCRCC237:
0x18AA	0x4876    LDR	R0, [PC, #472]
0x18AC	0x7800    LDRB	R0, [R0, #0]
0x18AE	0x2801    CMP	R0, #1
0x18B0	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC238
0x18B2	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC237
L___Lib_System_InitialSetUpRCCRCC238:
;__Lib_System.c, 1063 :: 		
0x18B4	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC239
L___Lib_System_InitialSetUpRCCRCC236:
0x18B6	0x980D    LDR	R0, [SP, #52]
0x18B8	0xF0000010  AND	R0, R0, #16
0x18BC	0xB1B8    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC240
;__Lib_System.c, 1065 :: 		
0x18BE	0x990E    LDR	R1, [SP, #56]
0x18C0	0x4871    LDR	R0, [PC, #452]
0x18C2	0x4281    CMP	R1, R0
0x18C4	0xD908    BLS	L___Lib_System_InitialSetUpRCCRCC241
;__Lib_System.c, 1067 :: 		
0x18C6	0x2160    MOVS	R1, #96
0x18C8	0x486D    LDR	R0, [PC, #436]
0x18CA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1069 :: 		
L___Lib_System_InitialSetUpRCCRCC242:
0x18CC	0x486D    LDR	R0, [PC, #436]
0x18CE	0x7800    LDRB	R0, [R0, #0]
0x18D0	0x2880    CMP	R0, #128
0x18D2	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC243
0x18D4	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC242
L___Lib_System_InitialSetUpRCCRCC243:
;__Lib_System.c, 1070 :: 		
0x18D6	0xE00A    B	L___Lib_System_InitialSetUpRCCRCC244
L___Lib_System_InitialSetUpRCCRCC241:
;__Lib_System.c, 1071 :: 		
0x18D8	0x4869    LDR	R0, [PC, #420]
0x18DA	0x7800    LDRB	R0, [R0, #0]
0x18DC	0xF000019F  AND	R1, R0, #159
0x18E0	0x4867    LDR	R0, [PC, #412]
0x18E2	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1072 :: 		
L___Lib_System_InitialSetUpRCCRCC245:
0x18E4	0x4867    LDR	R0, [PC, #412]
0x18E6	0x7800    LDRB	R0, [R0, #0]
0x18E8	0x2801    CMP	R0, #1
0x18EA	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC246
0x18EC	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC245
L___Lib_System_InitialSetUpRCCRCC246:
;__Lib_System.c, 1073 :: 		
L___Lib_System_InitialSetUpRCCRCC244:
;__Lib_System.c, 1074 :: 		
L___Lib_System_InitialSetUpRCCRCC240:
L___Lib_System_InitialSetUpRCCRCC239:
;__Lib_System.c, 1076 :: 		
0x18EE	0x9904    LDR	R1, [SP, #16]
0x18F0	0x4866    LDR	R0, [PC, #408]
0x18F2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1078 :: 		
0x18F4	0x4866    LDR	R0, [PC, #408]
0x18F6	0x6801    LDR	R1, [R0, #0]
0x18F8	0xF46F2040  MVN	R0, #786432
0x18FC	0x4001    ANDS	R1, R0
0x18FE	0x9802    LDR	R0, [SP, #8]
0x1900	0xF4002040  AND	R0, R0, #786432
0x1904	0x4301    ORRS	R1, R0
0x1906	0x4862    LDR	R0, [PC, #392]
0x1908	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1080 :: 		
0x190A	0x4862    LDR	R0, [PC, #392]
0x190C	0x6801    LDR	R1, [R0, #0]
0x190E	0xF46F3040  MVN	R0, #196608
0x1912	0x4001    ANDS	R1, R0
0x1914	0x9803    LDR	R0, [SP, #12]
0x1916	0xF4003040  AND	R0, R0, #196608
0x191A	0x4301    ORRS	R1, R0
0x191C	0x485D    LDR	R0, [PC, #372]
0x191E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1082 :: 		
0x1920	0x980F    LDR	R0, [SP, #60]
0x1922	0xB130    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2124
0x1924	0x980F    LDR	R0, [SP, #60]
0x1926	0x2801    CMP	R0, #1
0x1928	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2123
0x192A	0x980F    LDR	R0, [SP, #60]
0x192C	0x2802    CMP	R0, #2
0x192E	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2122
0x1930	0xE064    B	L___Lib_System_InitialSetUpRCCRCC249
L___Lib_System_InitialSetUpRCCRCC2124:
L___Lib_System_InitialSetUpRCCRCC2123:
L___Lib_System_InitialSetUpRCCRCC2122:
;__Lib_System.c, 1084 :: 		
0x1932	0x9801    LDR	R0, [SP, #4]
0x1934	0xF0000080  AND	R0, R0, #128
0x1938	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2127
0x193A	0x9808    LDR	R0, [SP, #32]
0x193C	0xF0000040  AND	R0, R0, #64
0x1940	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2126
0x1942	0x980B    LDR	R0, [SP, #44]
0x1944	0xF0000003  AND	R0, R0, #3
0x1948	0x2800    CMP	R0, #0
0x194A	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC2125
0x194C	0xE000    B	L___Lib_System_InitialSetUpRCCRCC2119
L___Lib_System_InitialSetUpRCCRCC2126:
L___Lib_System_InitialSetUpRCCRCC2125:
0x194E	0xE015    B	L___Lib_System_InitialSetUpRCCRCC254
L___Lib_System_InitialSetUpRCCRCC2119:
L___Lib_System_InitialSetUpRCCRCC2127:
;__Lib_System.c, 1086 :: 		
0x1950	0x4851    LDR	R0, [PC, #324]
0x1952	0x6800    LDR	R0, [R0, #0]
0x1954	0xF4407100  ORR	R1, R0, #512
0x1958	0x484F    LDR	R0, [PC, #316]
0x195A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1088 :: 		
0x195C	0x484F    LDR	R0, [PC, #316]
0x195E	0x6801    LDR	R1, [R0, #0]
0x1960	0x484F    LDR	R0, [PC, #316]
0x1962	0x4001    ANDS	R1, R0
0x1964	0x484D    LDR	R0, [PC, #308]
0x1966	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1089 :: 		
0x1968	0x9806    LDR	R0, [SP, #24]
0x196A	0xF0000004  AND	R0, R0, #4
0x196E	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC255
;__Lib_System.c, 1091 :: 		
0x1970	0x484C    LDR	R0, [PC, #304]
0x1972	0x6801    LDR	R1, [R0, #0]
0x1974	0x484A    LDR	R0, [PC, #296]
0x1976	0x4001    ANDS	R1, R0
0x1978	0x484A    LDR	R0, [PC, #296]
0x197A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1092 :: 		
L___Lib_System_InitialSetUpRCCRCC255:
;__Lib_System.c, 1093 :: 		
L___Lib_System_InitialSetUpRCCRCC254:
;__Lib_System.c, 1094 :: 		
0x197C	0x990A    LDR	R1, [SP, #40]
0x197E	0x484A    LDR	R0, [PC, #296]
0x1980	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1095 :: 		
0x1982	0x9905    LDR	R1, [SP, #20]
0x1984	0x4849    LDR	R0, [PC, #292]
0x1986	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1097 :: 		
0x1988	0x9805    LDR	R0, [SP, #20]
0x198A	0xF0000004  AND	R0, R0, #4
0x198E	0xB140    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC256
;__Lib_System.c, 1098 :: 		
L___Lib_System_InitialSetUpRCCRCC257:
0x1990	0x4847    LDR	R0, [PC, #284]
0x1992	0x7800    LDRB	R0, [R0, #0]
0x1994	0xF0000010  AND	R0, R0, #16
0x1998	0xB2C0    UXTB	R0, R0
0x199A	0x2800    CMP	R0, #0
0x199C	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC258
;__Lib_System.c, 1099 :: 		
0x199E	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC257
L___Lib_System_InitialSetUpRCCRCC258:
;__Lib_System.c, 1100 :: 		
0x19A0	0xE006    B	L___Lib_System_InitialSetUpRCCRCC259
L___Lib_System_InitialSetUpRCCRCC256:
;__Lib_System.c, 1101 :: 		
L___Lib_System_InitialSetUpRCCRCC260:
0x19A2	0x4843    LDR	R0, [PC, #268]
0x19A4	0x7800    LDRB	R0, [R0, #0]
0x19A6	0xF0000010  AND	R0, R0, #16
0x19AA	0xB2C0    UXTB	R0, R0
0x19AC	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC261
;__Lib_System.c, 1102 :: 		
0x19AE	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC260
L___Lib_System_InitialSetUpRCCRCC261:
;__Lib_System.c, 1103 :: 		
L___Lib_System_InitialSetUpRCCRCC259:
;__Lib_System.c, 1104 :: 		
0x19B0	0x4840    LDR	R0, [PC, #256]
0x19B2	0x7800    LDRB	R0, [R0, #0]
0x19B4	0xF00001BF  AND	R1, R0, #191
0x19B8	0xB2C9    UXTB	R1, R1
0x19BA	0x9806    LDR	R0, [SP, #24]
0x19BC	0xF00000FD  AND	R0, R0, #253
0x19C0	0x4301    ORRS	R1, R0
0x19C2	0x483C    LDR	R0, [PC, #240]
0x19C4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1105 :: 		
0x19C6	0x9807    LDR	R0, [SP, #28]
0x19C8	0xF00001E0  AND	R1, R0, #224
0x19CC	0x483A    LDR	R0, [PC, #232]
0x19CE	0x7800    LDRB	R0, [R0, #0]
0x19D0	0xF000001F  AND	R0, R0, #31
0x19D4	0xB2C0    UXTB	R0, R0
0x19D6	0x4301    ORRS	R1, R0
0x19D8	0x4837    LDR	R0, [PC, #220]
0x19DA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1106 :: 		
0x19DC	0x9901    LDR	R1, [SP, #4]
0x19DE	0x4837    LDR	R0, [PC, #220]
0x19E0	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1107 :: 		
0x19E2	0x990B    LDR	R1, [SP, #44]
0x19E4	0x4836    LDR	R0, [PC, #216]
0x19E6	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1108 :: 		
0x19E8	0x980F    LDR	R0, [SP, #60]
0x19EA	0x2802    CMP	R0, #2
0x19EC	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC262
;__Lib_System.c, 1110 :: 		
0x19EE	0x4831    LDR	R0, [PC, #196]
0x19F0	0x7800    LDRB	R0, [R0, #0]
0x19F2	0xF0400102  ORR	R1, R0, #2
0x19F6	0x482F    LDR	R0, [PC, #188]
0x19F8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1111 :: 		
L___Lib_System_InitialSetUpRCCRCC262:
;__Lib_System.c, 1112 :: 		
0x19FA	0xE0BD    B	L___Lib_System_InitialSetUpRCCRCC263
L___Lib_System_InitialSetUpRCCRCC249:
;__Lib_System.c, 1114 :: 		
0x19FC	0x9801    LDR	R0, [SP, #4]
0x19FE	0xF0000080  AND	R0, R0, #128
0x1A02	0xB920    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2129
0x1A04	0x980B    LDR	R0, [SP, #44]
0x1A06	0xF0000003  AND	R0, R0, #3
0x1A0A	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2128
0x1A0C	0xE066    B	L___Lib_System_InitialSetUpRCCRCC266
L___Lib_System_InitialSetUpRCCRCC2129:
L___Lib_System_InitialSetUpRCCRCC2128:
;__Lib_System.c, 1116 :: 		
0x1A0E	0x4822    LDR	R0, [PC, #136]
0x1A10	0x6800    LDR	R0, [R0, #0]
0x1A12	0xF4407100  ORR	R1, R0, #512
0x1A16	0x4820    LDR	R0, [PC, #128]
0x1A18	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1118 :: 		
0x1A1A	0x4820    LDR	R0, [PC, #128]
0x1A1C	0x6801    LDR	R1, [R0, #0]
0x1A1E	0x4820    LDR	R0, [PC, #128]
0x1A20	0x4001    ANDS	R1, R0
0x1A22	0xE04F    B	#158
0x1A24	0x00000000  	#0
0x1A28	0x0000000C  	#786432
0x1A2C	0x00000001  	#65536
0x1A30	0x00000114  	#18087936
0x1A34	0x00220000  	#34
0x1A38	0x00240000  	#36
0x1A3C	0x00000000  	#0
0x1A40	0x00020000  	#2
0x1A44	0x00460000  	#70
0x1A48	0x00000000  	#0
0x1A4C	0x00000000  	#0
0x1A50	0x00000000  	#0
0x1A54	0x00000000  	#0
0x1A58	0x00070000  	#7
0x1A5C	0xD4C00001  	#120000
0x1A60	0x200E4005  	#1074077710
0x1A64	0x20004005  	#1074077696
0x1A68	0xED08E000  	#3758157064
0x1A6C	0xF0004007  	#1074262016
0x1A70	0xD0024007  	#1074253826
0x1A74	0x803C4004  	SIM_SCGC6+0
0x1A78	0xD0104003  	RTC_CR+0
0x1A7C	0xE0004007  	SMC_PMPROT+0
0x1A80	0xE0014007  	SMC_PMCTRL+0
0x1A84	0xE0034007  	SMC_PMSTAT+0
0x1A88	0x38800001  	#80000
0x1A8C	0x80444004  	SIM_CLKDIV1+0
0x1A90	0x70004004  	SIM_SOPT1+0
0x1A94	0x80044004  	SIM_SOPT2+0
0x1A98	0x80384004  	SIM_SCGC5+0
0x1A9C	0x90484004  	PORTA_PCR18+0
0x1AA0	0xF8FFFEFF  	#-16779009
0x1AA4	0x904C4004  	PORTA_PCR19+0
0x1AA8	0x40084006  	MCG_SC+0
0x1AAC	0x40004006  	MCG_C1+0
0x1AB0	0x40064006  	MCG_S+0
0x1AB4	0x40014006  	MCG_C2+0
0x1AB8	0x40034006  	MCG_C4+0
0x1ABC	0x50004006  	OSC_CR+0
0x1AC0	0x400C4006  	MCG_C7+0
0x1AC4	0x487F    LDR	R0, [PC, #508]
0x1AC6	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1119 :: 		
0x1AC8	0x9806    LDR	R0, [SP, #24]
0x1ACA	0xF0000004  AND	R0, R0, #4
0x1ACE	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC267
;__Lib_System.c, 1121 :: 		
0x1AD0	0x487D    LDR	R0, [PC, #500]
0x1AD2	0x6801    LDR	R1, [R0, #0]
0x1AD4	0x487D    LDR	R0, [PC, #500]
0x1AD6	0x4001    ANDS	R1, R0
0x1AD8	0x487B    LDR	R0, [PC, #492]
0x1ADA	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1122 :: 		
L___Lib_System_InitialSetUpRCCRCC267:
;__Lib_System.c, 1123 :: 		
L___Lib_System_InitialSetUpRCCRCC266:
;__Lib_System.c, 1124 :: 		
0x1ADC	0x990A    LDR	R1, [SP, #40]
0x1ADE	0x487C    LDR	R0, [PC, #496]
0x1AE0	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1125 :: 		
0x1AE2	0x487C    LDR	R0, [PC, #496]
0x1AE4	0x7800    LDRB	R0, [R0, #0]
0x1AE6	0xF00001BF  AND	R1, R0, #191
0x1AEA	0xB2C9    UXTB	R1, R1
0x1AEC	0x9806    LDR	R0, [SP, #24]
0x1AEE	0xF00000FD  AND	R0, R0, #253
0x1AF2	0x4301    ORRS	R1, R0
0x1AF4	0x4877    LDR	R0, [PC, #476]
0x1AF6	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1126 :: 		
0x1AF8	0x9901    LDR	R1, [SP, #4]
0x1AFA	0x4877    LDR	R0, [PC, #476]
0x1AFC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1127 :: 		
0x1AFE	0x990B    LDR	R1, [SP, #44]
0x1B00	0x4876    LDR	R0, [PC, #472]
0x1B02	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1128 :: 		
0x1B04	0x980F    LDR	R0, [SP, #60]
0x1B06	0x2807    CMP	R0, #7
0x1B08	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC268
;__Lib_System.c, 1129 :: 		
0x1B0A	0x9805    LDR	R0, [SP, #20]
0x1B0C	0xF0400180  ORR	R1, R0, #128
0x1B10	0x4873    LDR	R0, [PC, #460]
0x1B12	0x7001    STRB	R1, [R0, #0]
0x1B14	0xE002    B	L___Lib_System_InitialSetUpRCCRCC269
L___Lib_System_InitialSetUpRCCRCC268:
;__Lib_System.c, 1131 :: 		
0x1B16	0x9905    LDR	R1, [SP, #20]
0x1B18	0x4871    LDR	R0, [PC, #452]
0x1B1A	0x7001    STRB	R1, [R0, #0]
L___Lib_System_InitialSetUpRCCRCC269:
;__Lib_System.c, 1133 :: 		
0x1B1C	0x9806    LDR	R0, [SP, #24]
0x1B1E	0xF0000004  AND	R0, R0, #4
0x1B22	0xB150    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2131
0x1B24	0x980B    LDR	R0, [SP, #44]
0x1B26	0xF0000003  AND	R0, R0, #3
0x1B2A	0xB930    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2130
L___Lib_System_InitialSetUpRCCRCC2117:
;__Lib_System.c, 1134 :: 		
L___Lib_System_InitialSetUpRCCRCC273:
0x1B2C	0x486D    LDR	R0, [PC, #436]
0x1B2E	0x7800    LDRB	R0, [R0, #0]
0x1B30	0xF0000002  AND	R0, R0, #2
0x1B34	0xB2C0    UXTB	R0, R0
0x1B36	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC274
;__Lib_System.c, 1135 :: 		
0x1B38	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC273
L___Lib_System_InitialSetUpRCCRCC274:
;__Lib_System.c, 1133 :: 		
L___Lib_System_InitialSetUpRCCRCC2131:
L___Lib_System_InitialSetUpRCCRCC2130:
;__Lib_System.c, 1138 :: 		
0x1B3A	0x9805    LDR	R0, [SP, #20]
0x1B3C	0xF0000004  AND	R0, R0, #4
0x1B40	0xB140    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC275
;__Lib_System.c, 1139 :: 		
L___Lib_System_InitialSetUpRCCRCC276:
0x1B42	0x4868    LDR	R0, [PC, #416]
0x1B44	0x7800    LDRB	R0, [R0, #0]
0x1B46	0xF0000010  AND	R0, R0, #16
0x1B4A	0xB2C0    UXTB	R0, R0
0x1B4C	0x2800    CMP	R0, #0
0x1B4E	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC277
;__Lib_System.c, 1140 :: 		
0x1B50	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC276
L___Lib_System_InitialSetUpRCCRCC277:
;__Lib_System.c, 1141 :: 		
0x1B52	0xE006    B	L___Lib_System_InitialSetUpRCCRCC278
L___Lib_System_InitialSetUpRCCRCC275:
;__Lib_System.c, 1142 :: 		
L___Lib_System_InitialSetUpRCCRCC279:
0x1B54	0x4863    LDR	R0, [PC, #396]
0x1B56	0x7800    LDRB	R0, [R0, #0]
0x1B58	0xF0000010  AND	R0, R0, #16
0x1B5C	0xB2C0    UXTB	R0, R0
0x1B5E	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC280
;__Lib_System.c, 1143 :: 		
0x1B60	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC279
L___Lib_System_InitialSetUpRCCRCC280:
;__Lib_System.c, 1144 :: 		
L___Lib_System_InitialSetUpRCCRCC278:
;__Lib_System.c, 1145 :: 		
0x1B62	0x9807    LDR	R0, [SP, #28]
0x1B64	0xF00001E0  AND	R1, R0, #224
0x1B68	0x485F    LDR	R0, [PC, #380]
0x1B6A	0x7800    LDRB	R0, [R0, #0]
0x1B6C	0xF000001F  AND	R0, R0, #31
0x1B70	0xB2C0    UXTB	R0, R0
0x1B72	0x4301    ORRS	R1, R0
0x1B74	0x485C    LDR	R0, [PC, #368]
0x1B76	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1146 :: 		
L___Lib_System_InitialSetUpRCCRCC263:
;__Lib_System.c, 1150 :: 		
0x1B78	0x9808    LDR	R0, [SP, #32]
0x1B7A	0xF00001BF  AND	R1, R0, #191
0x1B7E	0x485B    LDR	R0, [PC, #364]
0x1B80	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1151 :: 		
0x1B82	0x9809    LDR	R0, [SP, #36]
0x1B84	0xF00001BF  AND	R1, R0, #191
0x1B88	0x4859    LDR	R0, [PC, #356]
0x1B8A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1152 :: 		
0x1B8C	0x9808    LDR	R0, [SP, #32]
0x1B8E	0xF0000040  AND	R0, R0, #64
0x1B92	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC281
;__Lib_System.c, 1153 :: 		
0x1B94	0x4855    LDR	R0, [PC, #340]
0x1B96	0x7800    LDRB	R0, [R0, #0]
0x1B98	0xF0400140  ORR	R1, R0, #64
0x1B9C	0x4853    LDR	R0, [PC, #332]
0x1B9E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1154 :: 		
L___Lib_System_InitialSetUpRCCRCC281:
;__Lib_System.c, 1157 :: 		
0x1BA0	0x980F    LDR	R0, [SP, #60]
0x1BA2	0x2805    CMP	R0, #5
0x1BA4	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC282
;__Lib_System.c, 1158 :: 		
0x1BA6	0x484B    LDR	R0, [PC, #300]
0x1BA8	0x7800    LDRB	R0, [R0, #0]
0x1BAA	0xF0400102  ORR	R1, R0, #2
0x1BAE	0x4849    LDR	R0, [PC, #292]
0x1BB0	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1159 :: 		
0x1BB2	0xE01C    B	L___Lib_System_InitialSetUpRCCRCC283
L___Lib_System_InitialSetUpRCCRCC282:
;__Lib_System.c, 1160 :: 		
0x1BB4	0x980F    LDR	R0, [SP, #60]
0x1BB6	0x2806    CMP	R0, #6
0x1BB8	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2133
0x1BBA	0x980F    LDR	R0, [SP, #60]
0x1BBC	0x2807    CMP	R0, #7
0x1BBE	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2132
0x1BC0	0xE015    B	L___Lib_System_InitialSetUpRCCRCC286
L___Lib_System_InitialSetUpRCCRCC2133:
L___Lib_System_InitialSetUpRCCRCC2132:
;__Lib_System.c, 1161 :: 		
0x1BC2	0x484B    LDR	R0, [PC, #300]
0x1BC4	0x7800    LDRB	R0, [R0, #0]
0x1BC6	0xF0400140  ORR	R1, R0, #64
0x1BCA	0x4849    LDR	R0, [PC, #292]
0x1BCC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1162 :: 		
L___Lib_System_InitialSetUpRCCRCC287:
0x1BCE	0x4845    LDR	R0, [PC, #276]
0x1BD0	0x7800    LDRB	R0, [R0, #0]
0x1BD2	0xF0000040  AND	R0, R0, #64
0x1BD6	0xB2C0    UXTB	R0, R0
0x1BD8	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC288
;__Lib_System.c, 1163 :: 		
0x1BDA	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC287
L___Lib_System_InitialSetUpRCCRCC288:
;__Lib_System.c, 1164 :: 		
0x1BDC	0x980F    LDR	R0, [SP, #60]
0x1BDE	0x2807    CMP	R0, #7
0x1BE0	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC289
;__Lib_System.c, 1165 :: 		
0x1BE2	0x483F    LDR	R0, [PC, #252]
0x1BE4	0x7800    LDRB	R0, [R0, #0]
0x1BE6	0xF000013F  AND	R1, R0, #63
0x1BEA	0x483D    LDR	R0, [PC, #244]
0x1BEC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1166 :: 		
L___Lib_System_InitialSetUpRCCRCC289:
;__Lib_System.c, 1167 :: 		
L___Lib_System_InitialSetUpRCCRCC286:
L___Lib_System_InitialSetUpRCCRCC283:
;__Lib_System.c, 1169 :: 		
0x1BEE	0x980F    LDR	R0, [SP, #60]
0x1BF0	0xB118    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2135
0x1BF2	0x980F    LDR	R0, [SP, #60]
0x1BF4	0x2803    CMP	R0, #3
0x1BF6	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2134
0x1BF8	0xE029    B	L___Lib_System_InitialSetUpRCCRCC292
L___Lib_System_InitialSetUpRCCRCC2135:
L___Lib_System_InitialSetUpRCCRCC2134:
;__Lib_System.c, 1170 :: 		
L___Lib_System_InitialSetUpRCCRCC293:
0x1BFA	0x483A    LDR	R0, [PC, #232]
0x1BFC	0x7800    LDRB	R0, [R0, #0]
0x1BFE	0xF000000C  AND	R0, R0, #12
0x1C02	0xB2C0    UXTB	R0, R0
0x1C04	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC294
;__Lib_System.c, 1171 :: 		
0x1C06	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC293
L___Lib_System_InitialSetUpRCCRCC294:
;__Lib_System.c, 1173 :: 		
0x1C08	0x483A    LDR	R0, [PC, #232]
0x1C0A	0x6800    LDR	R0, [R0, #0]
0x1C0C	0xF0400101  ORR	R1, R0, #1
0x1C10	0x4838    LDR	R0, [PC, #224]
0x1C12	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1174 :: 		
0x1C14	0x2100    MOVS	R1, #0
0x1C16	0x4838    LDR	R0, [PC, #224]
0x1C18	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1175 :: 		
0x1C1A	0x2180    MOVS	R1, #128
0x1C1C	0x4837    LDR	R0, [PC, #220]
0x1C1E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1176 :: 		
0x1C20	0x2105    MOVS	R1, #5
0x1C22	0x4837    LDR	R0, [PC, #220]
0x1C24	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1177 :: 		
0x1C26	0x2101    MOVS	R1, #1
0x1C28	0x4834    LDR	R0, [PC, #208]
0x1C2A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1178 :: 		
L___Lib_System_InitialSetUpRCCRCC295:
0x1C2C	0x4833    LDR	R0, [PC, #204]
0x1C2E	0x6800    LDR	R0, [R0, #0]
0x1C30	0xF0000080  AND	R0, R0, #128
0x1C34	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC296
;__Lib_System.c, 1179 :: 		
0x1C36	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC295
L___Lib_System_InitialSetUpRCCRCC296:
;__Lib_System.c, 1180 :: 		
0x1C38	0x2100    MOVS	R1, #0
0x1C3A	0x4830    LDR	R0, [PC, #192]
0x1C3C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1181 :: 		
0x1C3E	0x482D    LDR	R0, [PC, #180]
0x1C40	0x6801    LDR	R1, [R0, #0]
0x1C42	0xF06F0001  MVN	R0, #1
0x1C46	0x4001    ANDS	R1, R0
0x1C48	0x482A    LDR	R0, [PC, #168]
0x1C4A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1182 :: 		
0x1C4C	0xE02D    B	L___Lib_System_InitialSetUpRCCRCC297
L___Lib_System_InitialSetUpRCCRCC292:
;__Lib_System.c, 1183 :: 		
0x1C4E	0x980F    LDR	R0, [SP, #60]
0x1C50	0x2801    CMP	R0, #1
0x1C52	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2137
0x1C54	0x980F    LDR	R0, [SP, #60]
0x1C56	0x2802    CMP	R0, #2
0x1C58	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2136
0x1C5A	0xE008    B	L___Lib_System_InitialSetUpRCCRCC2100
L___Lib_System_InitialSetUpRCCRCC2137:
L___Lib_System_InitialSetUpRCCRCC2136:
;__Lib_System.c, 1184 :: 		
L___Lib_System_InitialSetUpRCCRCC2101:
0x1C5C	0x4821    LDR	R0, [PC, #132]
0x1C5E	0x7800    LDRB	R0, [R0, #0]
0x1C60	0xF000000C  AND	R0, R0, #12
0x1C64	0xB2C0    UXTB	R0, R0
0x1C66	0x2804    CMP	R0, #4
0x1C68	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2102
;__Lib_System.c, 1185 :: 		
0x1C6A	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC2101
L___Lib_System_InitialSetUpRCCRCC2102:
;__Lib_System.c, 1186 :: 		
0x1C6C	0xE01D    B	L___Lib_System_InitialSetUpRCCRCC2103
L___Lib_System_InitialSetUpRCCRCC2100:
;__Lib_System.c, 1187 :: 		
0x1C6E	0x980F    LDR	R0, [SP, #60]
0x1C70	0x2804    CMP	R0, #4
0x1C72	0xD006    BEQ	L___Lib_System_InitialSetUpRCCRCC2140
0x1C74	0x980F    LDR	R0, [SP, #60]
0x1C76	0x2806    CMP	R0, #6
0x1C78	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2139
0x1C7A	0x980F    LDR	R0, [SP, #60]
0x1C7C	0x2805    CMP	R0, #5
0x1C7E	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2138
0x1C80	0xE008    B	L___Lib_System_InitialSetUpRCCRCC2106
L___Lib_System_InitialSetUpRCCRCC2140:
L___Lib_System_InitialSetUpRCCRCC2139:
L___Lib_System_InitialSetUpRCCRCC2138:
;__Lib_System.c, 1188 :: 		
L___Lib_System_InitialSetUpRCCRCC2107:
0x1C82	0x4818    LDR	R0, [PC, #96]
0x1C84	0x7800    LDRB	R0, [R0, #0]
0x1C86	0xF000000C  AND	R0, R0, #12
0x1C8A	0xB2C0    UXTB	R0, R0
0x1C8C	0x2808    CMP	R0, #8
0x1C8E	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2108
;__Lib_System.c, 1189 :: 		
0x1C90	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC2107
L___Lib_System_InitialSetUpRCCRCC2108:
;__Lib_System.c, 1190 :: 		
0x1C92	0xE00A    B	L___Lib_System_InitialSetUpRCCRCC2109
L___Lib_System_InitialSetUpRCCRCC2106:
;__Lib_System.c, 1191 :: 		
0x1C94	0x980F    LDR	R0, [SP, #60]
0x1C96	0x2807    CMP	R0, #7
0x1C98	0xD107    BNE	L___Lib_System_InitialSetUpRCCRCC2110
;__Lib_System.c, 1192 :: 		
L___Lib_System_InitialSetUpRCCRCC2111:
0x1C9A	0x4812    LDR	R0, [PC, #72]
0x1C9C	0x7800    LDRB	R0, [R0, #0]
0x1C9E	0xF000000C  AND	R0, R0, #12
0x1CA2	0xB2C0    UXTB	R0, R0
0x1CA4	0x280C    CMP	R0, #12
0x1CA6	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2112
;__Lib_System.c, 1193 :: 		
0x1CA8	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC2111
L___Lib_System_InitialSetUpRCCRCC2112:
;__Lib_System.c, 1194 :: 		
L___Lib_System_InitialSetUpRCCRCC2110:
L___Lib_System_InitialSetUpRCCRCC2109:
L___Lib_System_InitialSetUpRCCRCC2103:
L___Lib_System_InitialSetUpRCCRCC297:
;__Lib_System.c, 1204 :: 		
0x1CAA	0x4816    LDR	R0, [PC, #88]
0x1CAC	0x6801    LDR	R1, [R0, #0]
0x1CAE	0xF06F000F  MVN	R0, #15
0x1CB2	0x4001    ANDS	R1, R0
0x1CB4	0x980C    LDR	R0, [SP, #48]
0x1CB6	0xF000000F  AND	R0, R0, #15
0x1CBA	0x4301    ORRS	R1, R0
0x1CBC	0x4811    LDR	R0, [PC, #68]
0x1CBE	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1205 :: 		
L_end_InitialSetUpRCCRCC2:
0x1CC0	0xB010    ADD	SP, SP, #64
0x1CC2	0x4770    BX	LR
0x1CC4	0x90484004  	PORTA_PCR18+0
0x1CC8	0x904C4004  	PORTA_PCR19+0
0x1CCC	0xF8FFFEFF  	#-16779009
0x1CD0	0x40084006  	MCG_SC+0
0x1CD4	0x40014006  	MCG_C2+0
0x1CD8	0x50004006  	OSC_CR+0
0x1CDC	0x400C4006  	MCG_C7+0
0x1CE0	0x40004006  	MCG_C1+0
0x1CE4	0x40064006  	MCG_S+0
0x1CE8	0x40034006  	MCG_C4+0
0x1CEC	0x40044006  	MCG_C5+0
0x1CF0	0x40054006  	MCG_C6+0
0x1CF4	0x80384004  	SIM_SCGC5+0
0x1CF8	0x00084004  	LPTMR0_CMR+0
0x1CFC	0x00004004  	LPTMR0_CSR+0
0x1D00	0x00044004  	LPTMR0_PSR+0
0x1D04	0x80484004  	SIM_CLKDIV2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 954 :: 		
0x1784	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 955 :: 		
0x1786	0x4902    LDR	R1, [PC, #8]
0x1788	0x4802    LDR	R0, [PC, #8]
0x178A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 956 :: 		
L_end_InitialSetUpFosc:
0x178C	0xB001    ADD	SP, SP, #4
0x178E	0x4770    BX	LR
0x1790	0xD4C00001  	#120000
0x1794	0x04141FFF  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
___GenExcept:
;__Lib_System.c, 544 :: 		
0x1764	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 545 :: 		
L___GenExcept27:
0x1766	0xE7FE    B	L___GenExcept27
;__Lib_System.c, 546 :: 		
L_end___GenExcept:
0x1768	0xB001    ADD	SP, SP, #4
0x176A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System.c, 577 :: 		
0x176C	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 578 :: 		
0x176E	0xB672    CPSID	i
;__Lib_System.c, 579 :: 		
0x1770	0x4903    LDR	R1, [PC, #12]
0x1772	0x6808    LDR	R0, [R1, #0]
0x1774	0xF4400070  ORR	R0, R0, #15728640
0x1778	0x6008    STR	R0, [R1, #0]
;__Lib_System.c, 580 :: 		
0x177A	0xB662    CPSIE	i
;__Lib_System.c, 581 :: 		
L_end___EnableFPU:
0x177C	0xB001    ADD	SP, SP, #4
0x177E	0x4770    BX	LR
0x1780	0xED88E000  	#3758157192
; end of ___EnableFPU
0x1FD4	0xB500    PUSH	(R14)
0x1FD6	0xF8DFB014  LDR	R11, [PC, #20]
0x1FDA	0xF8DFA014  LDR	R10, [PC, #20]
0x1FDE	0xF8DFC014  LDR	R12, [PC, #20]
0x1FE2	0xF7FFFB8F  BL	5892
0x1FE6	0xBD00    POP	(R15)
0x1FE8	0x4770    BX	LR
0x1FEA	0xBF00    NOP
0x1FEC	0x00001FFF  	#536805376
0x1FF0	0x001F1FFF  	#536805407
0x1FF4	0x1F700000  	#8048
0x2054	0xB500    PUSH	(R14)
0x2056	0xF8DFB010  LDR	R11, [PC, #16]
0x205A	0xF8DFA010  LDR	R10, [PC, #16]
0x205E	0xF7FFFB33  BL	5832
0x2062	0xBD00    POP	(R15)
0x2064	0x4770    BX	LR
0x2066	0xBF00    NOP
0x2068	0x00001FFF  	#536805376
0x206C	0x04281FFF  	#536806440
;,0 :: ?Const_Config_Array [16]
0x0400	0x00000000 ;?Const_Config_Array+0
0x0404	0x00000000 ;?Const_Config_Array+4
0x0408	0xFFFFFFFF ;?Const_Config_Array+8
0x040C	0xFFFFFD02 ;?Const_Config_Array+12
; end of ?Const_Config_Array
;__Lib_I2C_012.c,32 :: _divTable [400]
0x1D08	0x00000000 ;_divTable+0
0x1D0C	0x00000014 ;_divTable+4
0x1D10	0x00000001 ;_divTable+8
0x1D14	0x00000016 ;_divTable+12
0x1D18	0x00000002 ;_divTable+16
0x1D1C	0x00000018 ;_divTable+20
0x1D20	0x00000003 ;_divTable+24
0x1D24	0x0000001A ;_divTable+28
0x1D28	0x00000004 ;_divTable+32
0x1D2C	0x0000001C ;_divTable+36
0x1D30	0x00000005 ;_divTable+40
0x1D34	0x0000001E ;_divTable+44
0x1D38	0x00000009 ;_divTable+48
0x1D3C	0x00000020 ;_divTable+52
0x1D40	0x00000006 ;_divTable+56
0x1D44	0x00000022 ;_divTable+60
0x1D48	0x0000000A ;_divTable+64
0x1D4C	0x00000024 ;_divTable+68
0x1D50	0x00000007 ;_divTable+72
0x1D54	0x00000028 ;_divTable+76
0x1D58	0x0000000C ;_divTable+80
0x1D5C	0x0000002C ;_divTable+84
0x1D60	0x00000010 ;_divTable+88
0x1D64	0x00000030 ;_divTable+92
0x1D68	0x00000011 ;_divTable+96
0x1D6C	0x00000038 ;_divTable+100
0x1D70	0x00000012 ;_divTable+104
0x1D74	0x00000040 ;_divTable+108
0x1D78	0x0000000F ;_divTable+112
0x1D7C	0x00000044 ;_divTable+116
0x1D80	0x00000013 ;_divTable+120
0x1D84	0x00000048 ;_divTable+124
0x1D88	0x00000014 ;_divTable+128
0x1D8C	0x00000050 ;_divTable+132
0x1D90	0x00000015 ;_divTable+136
0x1D94	0x00000058 ;_divTable+140
0x1D98	0x00000019 ;_divTable+144
0x1D9C	0x00000060 ;_divTable+148
0x1DA0	0x00000016 ;_divTable+152
0x1DA4	0x00000068 ;_divTable+156
0x1DA8	0x0000001A ;_divTable+160
0x1DAC	0x00000070 ;_divTable+164
0x1DB0	0x00000017 ;_divTable+168
0x1DB4	0x00000080 ;_divTable+172
0x1DB8	0x0000001C ;_divTable+176
0x1DBC	0x00000090 ;_divTable+180
0x1DC0	0x0000001D ;_divTable+184
0x1DC4	0x000000A0 ;_divTable+188
0x1DC8	0x0000001E ;_divTable+192
0x1DCC	0x000000C0 ;_divTable+196
0x1DD0	0x00000022 ;_divTable+200
0x1DD4	0x000000E0 ;_divTable+204
0x1DD8	0x0000001F ;_divTable+208
0x1DDC	0x000000F0 ;_divTable+212
0x1DE0	0x00000023 ;_divTable+216
0x1DE4	0x00000100 ;_divTable+220
0x1DE8	0x00000024 ;_divTable+224
0x1DEC	0x00000120 ;_divTable+228
0x1DF0	0x00000025 ;_divTable+232
0x1DF4	0x00000140 ;_divTable+236
0x1DF8	0x00000026 ;_divTable+240
0x1DFC	0x00000180 ;_divTable+244
0x1E00	0x0000002A ;_divTable+248
0x1E04	0x000001C0 ;_divTable+252
0x1E08	0x00000027 ;_divTable+256
0x1E0C	0x000001E0 ;_divTable+260
0x1E10	0x0000002B ;_divTable+264
0x1E14	0x00000200 ;_divTable+268
0x1E18	0x0000002C ;_divTable+272
0x1E1C	0x00000240 ;_divTable+276
0x1E20	0x0000002D ;_divTable+280
0x1E24	0x00000280 ;_divTable+284
0x1E28	0x0000002E ;_divTable+288
0x1E2C	0x00000300 ;_divTable+292
0x1E30	0x00000032 ;_divTable+296
0x1E34	0x00000380 ;_divTable+300
0x1E38	0x0000002F ;_divTable+304
0x1E3C	0x000003C0 ;_divTable+308
0x1E40	0x00000033 ;_divTable+312
0x1E44	0x00000400 ;_divTable+316
0x1E48	0x00000034 ;_divTable+320
0x1E4C	0x00000480 ;_divTable+324
0x1E50	0x00000035 ;_divTable+328
0x1E54	0x00000500 ;_divTable+332
0x1E58	0x00000036 ;_divTable+336
0x1E5C	0x00000600 ;_divTable+340
0x1E60	0x0000003A ;_divTable+344
0x1E64	0x00000700 ;_divTable+348
0x1E68	0x00000037 ;_divTable+352
0x1E6C	0x00000780 ;_divTable+356
0x1E70	0x0000003B ;_divTable+360
0x1E74	0x00000800 ;_divTable+364
0x1E78	0x0000003C ;_divTable+368
0x1E7C	0x00000900 ;_divTable+372
0x1E80	0x0000003D ;_divTable+376
0x1E84	0x00000A00 ;_divTable+380
0x1E88	0x0000003E ;_divTable+384
0x1E8C	0x00000C00 ;_divTable+388
0x1E90	0x0000003F ;_divTable+392
0x1E94	0x00000F00 ;_divTable+396
; end of _divTable
;__Lib_GPIO_MK64_Defs.c,746 :: __GPIO_Module_I2C0_PD8_9 [108]
0x1E98	0x00000268 ;__GPIO_Module_I2C0_PD8_9+0
0x1E9C	0x00000269 ;__GPIO_Module_I2C0_PD8_9+4
0x1EA0	0xFFFFFFFF ;__GPIO_Module_I2C0_PD8_9+8
0x1EA4	0x00000000 ;__GPIO_Module_I2C0_PD8_9+12
0x1EA8	0x00000000 ;__GPIO_Module_I2C0_PD8_9+16
0x1EAC	0x00000000 ;__GPIO_Module_I2C0_PD8_9+20
0x1EB0	0x00000000 ;__GPIO_Module_I2C0_PD8_9+24
0x1EB4	0x00000000 ;__GPIO_Module_I2C0_PD8_9+28
0x1EB8	0x00000000 ;__GPIO_Module_I2C0_PD8_9+32
0x1EBC	0x00000000 ;__GPIO_Module_I2C0_PD8_9+36
0x1EC0	0x00000000 ;__GPIO_Module_I2C0_PD8_9+40
0x1EC4	0x00000000 ;__GPIO_Module_I2C0_PD8_9+44
0x1EC8	0x00000000 ;__GPIO_Module_I2C0_PD8_9+48
0x1ECC	0x00080000 ;__GPIO_Module_I2C0_PD8_9+52
0x1ED0	0x00080000 ;__GPIO_Module_I2C0_PD8_9+56
0x1ED4	0xFFFFFFFF ;__GPIO_Module_I2C0_PD8_9+60
0x1ED8	0x00000000 ;__GPIO_Module_I2C0_PD8_9+64
0x1EDC	0x00000000 ;__GPIO_Module_I2C0_PD8_9+68
0x1EE0	0x00000000 ;__GPIO_Module_I2C0_PD8_9+72
0x1EE4	0x00000000 ;__GPIO_Module_I2C0_PD8_9+76
0x1EE8	0x00000000 ;__GPIO_Module_I2C0_PD8_9+80
0x1EEC	0x00000000 ;__GPIO_Module_I2C0_PD8_9+84
0x1EF0	0x00000000 ;__GPIO_Module_I2C0_PD8_9+88
0x1EF4	0x00000000 ;__GPIO_Module_I2C0_PD8_9+92
0x1EF8	0x00000000 ;__GPIO_Module_I2C0_PD8_9+96
0x1EFC	0x00000000 ;__GPIO_Module_I2C0_PD8_9+100
0x1F00	0x00000000 ;__GPIO_Module_I2C0_PD8_9+104
; end of __GPIO_Module_I2C0_PD8_9
;__Lib_GPIO_MK64_Defs.c,443 :: __GPIO_Module_UART3_PC16_17 [108]
0x1F04	0x00000351 ;__GPIO_Module_UART3_PC16_17+0
0x1F08	0x00000350 ;__GPIO_Module_UART3_PC16_17+4
0x1F0C	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+8
0x1F10	0x00000000 ;__GPIO_Module_UART3_PC16_17+12
0x1F14	0x00000000 ;__GPIO_Module_UART3_PC16_17+16
0x1F18	0x00000000 ;__GPIO_Module_UART3_PC16_17+20
0x1F1C	0x00000000 ;__GPIO_Module_UART3_PC16_17+24
0x1F20	0x00000000 ;__GPIO_Module_UART3_PC16_17+28
0x1F24	0x00000000 ;__GPIO_Module_UART3_PC16_17+32
0x1F28	0x00000000 ;__GPIO_Module_UART3_PC16_17+36
0x1F2C	0x00000000 ;__GPIO_Module_UART3_PC16_17+40
0x1F30	0x00000000 ;__GPIO_Module_UART3_PC16_17+44
0x1F34	0x00000000 ;__GPIO_Module_UART3_PC16_17+48
0x1F38	0x00080000 ;__GPIO_Module_UART3_PC16_17+52
0x1F3C	0x00080000 ;__GPIO_Module_UART3_PC16_17+56
0x1F40	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+60
0x1F44	0x00000000 ;__GPIO_Module_UART3_PC16_17+64
0x1F48	0x00000000 ;__GPIO_Module_UART3_PC16_17+68
0x1F4C	0x00000000 ;__GPIO_Module_UART3_PC16_17+72
0x1F50	0x00000000 ;__GPIO_Module_UART3_PC16_17+76
0x1F54	0x00000000 ;__GPIO_Module_UART3_PC16_17+80
0x1F58	0x00000000 ;__GPIO_Module_UART3_PC16_17+84
0x1F5C	0x00000000 ;__GPIO_Module_UART3_PC16_17+88
0x1F60	0x00000000 ;__GPIO_Module_UART3_PC16_17+92
0x1F64	0x00000000 ;__GPIO_Module_UART3_PC16_17+96
0x1F68	0x00000000 ;__GPIO_Module_UART3_PC16_17+100
0x1F6C	0x00000000 ;__GPIO_Module_UART3_PC16_17+104
; end of __GPIO_Module_UART3_PC16_17
;,0 :: _initBlock_4 [66]
; Containing: ?ICS?lstr1_NT2_HEXI [31]
;             ?ICSwrite_ndef_ndef_rec_L0 [18]
;             ?ICSnfc_tag2_nt2_memblock_wr_temp_L0 [17]
0x1F70	0x203C0A0D ;_initBlock_4+0 : ?ICS?lstr1_NT2_HEXI at 0x1F70
0x1F74	0x7953203C ;_initBlock_4+4
0x1F78	0x6D657473 ;_initBlock_4+8
0x1F7C	0x696E4920 ;_initBlock_4+12
0x1F80	0x6C616974 ;_initBlock_4+16
0x1F84	0x64657A69 ;_initBlock_4+20
0x1F88	0x3E203E20 ;_initBlock_4+24
0x1F8C	0x03000A0D ;_initBlock_4+28 : ?ICSwrite_ndef_ndef_rec_L0 at 0x1F8F
0x1F90	0x0B01D10F ;_initBlock_4+32
0x1F94	0x696D0155 ;_initBlock_4+36
0x1F98	0x656F726B ;_initBlock_4+40
0x1F9C	0x6D6F632E ;_initBlock_4+44
0x1FA0	0x000000FE ;_initBlock_4+48 : ?ICSnfc_tag2_nt2_memblock_wr_temp_L0 at 0x1FA1
0x1FA4	0x00000000 ;_initBlock_4+52
0x1FA8	0x00000000 ;_initBlock_4+56
0x1FAC	0x00000000 ;_initBlock_4+60
0x1FB0	0x0000 ;_initBlock_4+64
; end of _initBlock_4
;nfc_tag2.c,0 :: ?ICSnfc_tag2_nt2_memblock_rd_temp_L0 [16]
0x1FB2	0x00000000 ;?ICSnfc_tag2_nt2_memblock_rd_temp_L0+0
0x1FB6	0x00000000 ;?ICSnfc_tag2_nt2_memblock_rd_temp_L0+4
0x1FBA	0x00000000 ;?ICSnfc_tag2_nt2_memblock_rd_temp_L0+8
0x1FBE	0x00000000 ;?ICSnfc_tag2_nt2_memblock_rd_temp_L0+12
; end of ?ICSnfc_tag2_nt2_memblock_rd_temp_L0
;nfc_tag2.c,0 :: ?ICSnfc_tag2_nt2_memreg_wr_temp_L0 [16]
0x1FC2	0x00000000 ;?ICSnfc_tag2_nt2_memreg_wr_temp_L0+0
0x1FC6	0x00000000 ;?ICSnfc_tag2_nt2_memreg_wr_temp_L0+4
0x1FCA	0x00000000 ;?ICSnfc_tag2_nt2_memreg_wr_temp_L0+8
0x1FCE	0x00000000 ;?ICSnfc_tag2_nt2_memreg_wr_temp_L0+12
; end of ?ICSnfc_tag2_nt2_memreg_wr_temp_L0
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0410      [22]    __Lib_I2C_012_I2Cx_Is_Idle
0x0428     [106]    __Lib_I2C_012_I2Cx_Stop
0x0494      [62]    __Lib_I2C_012_I2Cx_WriteByte
0x04D4      [48]    __Lib_GPIO_GPIO_HAL_Clk_Enable
0x0504      [38]    __Lib_I2C_012_I2Cx_ReadByte
0x052C      [26]    __Lib_I2C_012_I2Cx_Wait_For_Idle
0x0548     [180]    __Lib_GPIO_GPIO_HAL_Config
0x05FC      [14]    __Lib_UART_012345_UART_Hal_Tx_Idle
0x060C      [14]    __Lib_UART_012345_UART_Hal_DataReady
0x061C     [354]    __Lib_I2C_012_I2Cx_Write
0x0780     [230]    __Lib_I2C_012_I2Cx_Read
0x0868     [158]    __Lib_I2C_012_I2Cx_Start
0x0908      [24]    __Lib_UART_012345_UART_Hal_Read
0x0920      [24]    _UART1_Tx_Idle
0x0938      [24]    _UART1_Data_Ready
0x0950      [24]    _UART2_Data_Ready
0x0968      [24]    _UART2_Tx_Idle
0x0980      [24]    _UART2_Read
0x0998      [24]    _I2C2_Start
0x09B0      [24]    _UART0_Read
0x09C8      [24]    _UART0_Data_Ready
0x09E0      [24]    _UART1_Read
0x09F8      [24]    _UART0_Tx_Idle
0x0A10      [36]    _I2C1_Write
0x0A34      [36]    _I2C2_Write
0x0A58      [24]    _UART5_Tx_Idle
0x0A70      [36]    _I2C0_Write
0x0A94      [36]    _I2C2_Read
0x0AB8      [24]    _Delay_1ms
0x0AD0      [36]    _I2C0_Read
0x0AF4      [36]    _I2C1_Read
0x0B18      [24]    _UART3_Tx_Idle
0x0B30      [24]    _UART4_Read
0x0B48      [24]    _UART3_Read
0x0B60      [24]    _UART3_Data_Ready
0x0B78      [24]    _UART5_Read
0x0B90      [24]    _UART5_Data_Ready
0x0BA8      [24]    _UART4_Data_Ready
0x0BC0      [24]    _UART4_Tx_Idle
0x0BD8      [12]    _Get_Fosc_kHz
0x0BE4      [18]    _GPIO_Config
0x0BF8      [24]    _I2C1_Start
0x0C10      [24]    _I2C0_Start
0x0C28     [112]    _SIM_GetClocksFrequency
0x0C98      [88]    __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
0x0CF0      [88]    _hal_nfctag2_write
0x0D48      [28]    _hal_delay
0x0D64      [34]    _memcpy
0x0D88     [132]    _hal_nfctag2_read
0x0E0C      [32]    __Lib_UART_012345_UART_Hal_SetBitCountPerChar
0x0E2C      [54]    __Lib_UART_012345_UART_Hal_SetParityMode
0x0E64      [12]    __Lib_UART_012345_UART_Hal_SetStopBitCount
0x0E70      [74]    _GPIO_Alternate_Function_Enable
0x0EBC     [148]    __Lib_UART_012345_UART_Hal_EnableClock
0x0F50     [116]    __Lib_UART_012345_UART_Hal_SetBaudRate
0x0FC4      [16]    __Lib_UART_012345_UART_Hal_EnableReceiver
0x0FD4      [32]    __Lib_UART_012345_UART_Hal_WriteChar
0x0FF4      [88]    nfc_tag2_nt2_memblock_wr
0x104C      [92]    nfc_tag2_nt2_memblock_rd
0x10A8      [16]    __Lib_UART_012345_UART_Hal_EnableTrasmitter
0x10B8     [332]    __Lib_UART_012345_UART_AssignPtr
0x1204      [96]    __Lib_UART_012345_UART_Hal_Init_Advanced
0x1264      [78]    __Lib_UART_012345_UART_Hal_WriteText
0x12B4     [240]    nfc_tag2_nt2_memreg_wr
0x13A4     [388]    __Lib_I2C_012_I2Cx_Init_Advanced
0x1528      [56]    _UART3_Init_Advanced
0x1560      [56]    _hal_nfctag2_init
0x1598      [28]    _I2C0_Init_Advanced
0x15B4      [28]    _UART1_Write_Text
0x15D0      [32]    _memset
0x15F0      [54]    _nfctag2_memory_write
0x1628     [116]    _system_init
0x169C      [44]    _nfctag2_init
0x16C8      [58]    ___FillZeros
0x1704      [20]    ___CC2DW
0x1718      [76]    _write_ndef
0x1764       [8]    ___GenExcept
0x176C      [24]    ___EnableFPU
0x1784      [20]    __Lib_System_InitialSetUpFosc
0x1798      [38]    _main
0x17C0    [1352]    __Lib_System_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x1FFF0000      [31]    ?lstr1_NT2_HEXI
0x1FFF001F       [1]    nfc_tag2__i2c_address
0x1FFF0020       [4]    nfc_tag2_hal_start_i2c_p
0x1FFF0024       [4]    _I2C_Start_Ptr
0x1FFF0028       [4]    nfc_tag2_hal_write_i2c_p
0x1FFF002C       [4]    _I2C_Write_Ptr
0x1FFF0030       [4]    nfc_tag2_hal_read_i2c_p
0x1FFF0034       [4]    _I2C_Read_Ptr
0x1FFF0038     [985]    _NT2_click
0x1FFF0414       [4]    ___System_CLOCK_IN_KHZ
0x1FFF0418       [4]    _UART_Wr_Ptr
0x1FFF041C       [4]    _UART_Rd_Ptr
0x1FFF0420       [4]    _UART_Rdy_Ptr
0x1FFF0424       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1D08     [400]    _divTable
0x1E98     [108]    __GPIO_Module_I2C0_PD8_9
0x1F04     [108]    __GPIO_Module_UART3_PC16_17
0x1F70      [31]    ?ICS?lstr1_NT2_HEXI
0x1F8F      [18]    ?ICSwrite_ndef_ndef_rec_L0
0x1FA1      [17]    ?ICSnfc_tag2_nt2_memblock_wr_temp_L0
0x1FB2      [16]    ?ICSnfc_tag2_nt2_memblock_rd_temp_L0
0x1FC2      [16]    ?ICSnfc_tag2_nt2_memreg_wr_temp_L0
