{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 4803, "design__instance__area": 33060.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0020596394315361977, "power__switching__total": 0.001054717693477869, "power__leakage__total": 3.742256637906394e-08, "power__total": 0.003114394610747695, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.46052149508409884, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4645177429742587, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.2933015024981684, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.289932641656968, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 23, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6208181922038138, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6258470585583821, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8183500775324272, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.4177869279894892, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3932438652682149, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3976261377149545, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10620427060621176, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.857502759736962, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 33, "design__max_fanout_violation__count": 43, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3895995580868148, "clock__skew__worst_setup": 0.3934198633781712, "timing__hold__ws": 0.10481726894232048, "timing__setup__ws": 2.2598794586419153, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 299.8 310.52", "design__core__bbox": "5.52 10.88 293.94 299.2", "design__io": 77, "design__die__area": 93093.9, "design__core__area": 83157.3, "design__instance__count__stdcell": 4803, "design__instance__area__stdcell": 33060.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.397566, "design__instance__utilization__stdcell": 0.397566, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 84, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2272, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 6249, "design__instance__count__class:tap_cell": 1188, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8307375, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 68640.4, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 741, "design__instance__count__class:clock_buffer": 58, "design__instance__count__class:clock_inverter": 41, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 185, "antenna__violating__nets": 3, "antenna__violating__pins": 4, "route__antenna_violation__count": 3, "antenna_diodes_count": 11, "design__instance__count__class:antenna_cell": 11, "route__net": 3590, "route__net__special": 2, "route__drc_errors__iter:1": 1521, "route__wirelength__iter:1": 80508, "route__drc_errors__iter:2": 790, "route__wirelength__iter:2": 79663, "route__drc_errors__iter:3": 782, "route__wirelength__iter:3": 79407, "route__drc_errors__iter:4": 259, "route__wirelength__iter:4": 79410, "route__drc_errors__iter:5": 139, "route__wirelength__iter:5": 79430, "route__drc_errors__iter:6": 129, "route__wirelength__iter:6": 79478, "route__drc_errors__iter:7": 109, "route__wirelength__iter:7": 79504, "route__drc_errors__iter:8": 91, "route__wirelength__iter:8": 79483, "route__drc_errors__iter:9": 67, "route__wirelength__iter:9": 79454, "route__drc_errors__iter:10": 48, "route__wirelength__iter:10": 79406, "route__drc_errors__iter:11": 17, "route__wirelength__iter:11": 79420, "route__drc_errors__iter:12": 8, "route__wirelength__iter:12": 79427, "route__drc_errors__iter:13": 1, "route__wirelength__iter:13": 79439, "route__drc_errors__iter:14": 1, "route__wirelength__iter:14": 79439, "route__drc_errors__iter:15": 1, "route__wirelength__iter:15": 79439, "route__drc_errors__iter:16": 1, "route__wirelength__iter:16": 79439, "route__drc_errors__iter:17": 1, "route__wirelength__iter:17": 79439, "route__drc_errors__iter:18": 0, "route__wirelength__iter:18": 79525, "route__drc_errors": 0, "route__wirelength": 79525, "route__vias": 24138, "route__vias__singlecut": 24138, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 415.33, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 48, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 48, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 48, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4551791572496622, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4587004239608784, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2907307810119439, "timing__setup__ws__corner:min_tt_025C_1v80": 9.336638393356248, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 48, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 16, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.6115064183660204, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.615829182856957, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8151142214133383, "timing__setup__ws__corner:min_ss_100C_1v60": 2.5548381910958113, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 48, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3895995580868148, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3934198633781712, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10481726894232048, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.891563514917346, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 48, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.466014351409356, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.4703839673132569, "timing__hold__ws__corner:max_tt_025C_1v80": 0.29563702322997415, "timing__setup__ws__corner:max_tt_025C_1v80": 9.237276094377398, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 48, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 33, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6313241219606672, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.6358587170106933, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8222306401801492, "timing__setup__ws__corner:max_ss_100C_1v60": 2.2598794586419153, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 48, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.39711507428669, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.40247542549021065, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1080432995873634, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.818078294928313, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 48, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 48, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79958, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79991, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00042001, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000436913, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.52721e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000436913, "design_powergrid__voltage__worst": 0.000436913, "design_powergrid__voltage__worst__net:VPWR": 1.79958, "design_powergrid__drop__worst": 0.000436913, "design_powergrid__drop__worst__net:VPWR": 0.00042001, "design_powergrid__voltage__worst__net:VGND": 0.000436913, "design_powergrid__drop__worst__net:VGND": 0.000436913, "ir__voltage__worst": 1.8, "ir__drop__avg": 8.61e-05, "ir__drop__worst": 0.00042, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}