<stg><name>Loop_VITIS_LOOP_707_1_proc</name>


<trans_list>

<trans id="235" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="32">
<![CDATA[
entry:2 %global_count3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="global_count3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="32">
<![CDATA[
entry:3 %global_count_2125 = alloca i32 1

]]></Node>
<StgValue><ssdm name="global_count_2125"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="32">
<![CDATA[
entry:4 %iter18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iter18"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="32">
<![CDATA[
entry:5 %global_count_319 = alloca i32 1

]]></Node>
<StgValue><ssdm name="global_count_319"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32">
<![CDATA[
entry:6 %i_2221 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2221"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %p_val2546_i_i7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val2546_i_i7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
entry:8 %p_val2444_i_i8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val2444_i_i8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
entry:9 %p_val2342_i_i9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val2342_i_i9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
entry:10 %p_val2240_i_i10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val2240_i_i10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
entry:11 %p_val2138_i_i11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val2138_i_i11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
entry:12 %p_val2036_i_i12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val2036_i_i12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
entry:13 %p_val1934_i_i13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val1934_i_i13"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32">
<![CDATA[
entry:14 %p_val1832_i_i14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val1832_i_i14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
entry:15 %p_val1730_i_i15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val1730_i_i15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32">
<![CDATA[
entry:16 %p_val1628_i_i16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val1628_i_i16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32">
<![CDATA[
entry:17 %p_val26_i_i17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val26_i_i17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:18 %p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:19 %p_read_2 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:20 %p_read_3 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:21 %p_read_4 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:22 %p_read_5 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:23 %p_read_6 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:24 %p_read_7 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:25 %p_read_8 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:26 %p_read_9 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:27 %p_read_10 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:28 %p_read_11 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:29 %store_ln0 = store i4 1, i4 %i_2221

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:30 %store_ln0 = store i2 0, i2 %global_count_319

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:31 %store_ln0 = store i2 0, i2 %iter18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:32 %store_ln0 = store i2 0, i2 %global_count3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:33 %store_ln0 = store i4 0, i4 %i2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:34 %store_ln0 = store i6 0, i6 %indvar_flatten1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
entry:35 %br_ln0 = br void %after_neighbohood.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
after_neighbohood.exit.i:0 %icmp_ln64020 = phi i1 0, void %entry, i1 %icmp_ln640, void %for.body.split.i.i

]]></Node>
<StgValue><ssdm name="icmp_ln64020"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
after_neighbohood.exit.i:1 %first_iter_06 = phi i1 1, void %entry, i1 0, void %for.body.split.i.i

]]></Node>
<StgValue><ssdm name="first_iter_06"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
after_neighbohood.exit.i:2 %indvar_flatten1_load = load i6 %indvar_flatten1

]]></Node>
<StgValue><ssdm name="indvar_flatten1_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
after_neighbohood.exit.i:3 %i2_load = load i4 %i2

]]></Node>
<StgValue><ssdm name="i2_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
after_neighbohood.exit.i:6 %iter18_load = load i2 %iter18

]]></Node>
<StgValue><ssdm name="iter18_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
after_neighbohood.exit.i:7 %i_2221_load = load i4 %i_2221

]]></Node>
<StgValue><ssdm name="i_2221_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
after_neighbohood.exit.i:10 %or_ln706 = or i1 %icmp_ln64020, i1 %first_iter_06

]]></Node>
<StgValue><ssdm name="or_ln706"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
after_neighbohood.exit.i:11 %i_10 = select i1 %icmp_ln64020, i4 %i_2221_load, i4 %i2_load

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
after_neighbohood.exit.i:13 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_10, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
after_neighbohood.exit.i:14 %icmp_ln710 = icmp_ne  i7 %shl_ln, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln710"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit.i:15 %tmp = partselect i128 @llvm.part.select.i128, i128 %p_read_11, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
after_neighbohood.exit.i:16 %xor_ln710 = xor i7 %shl_ln, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln710"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit.i:17 %select_ln710 = select i1 %icmp_ln710, i128 %tmp, i128 %p_read_11

]]></Node>
<StgValue><ssdm name="select_ln710"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
after_neighbohood.exit.i:18 %select_ln710_1 = select i1 %icmp_ln710, i7 %xor_ln710, i7 0

]]></Node>
<StgValue><ssdm name="select_ln710_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="128" op_0_bw="7">
<![CDATA[
after_neighbohood.exit.i:19 %zext_ln710 = zext i7 %select_ln710_1

]]></Node>
<StgValue><ssdm name="zext_ln710"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit.i:20 %lshr_ln710 = lshr i128 %select_ln710, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln710"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit.i:21 %trunc_ln710 = trunc i128 %lshr_ln710

]]></Node>
<StgValue><ssdm name="trunc_ln710"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
after_neighbohood.exit.i:22 %select_ln710_2 = select i1 %icmp_ln710, i8 3, i8 255

]]></Node>
<StgValue><ssdm name="select_ln710_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit.i:23 %DNA_nsh = and i8 %trunc_ln710, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_nsh"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit.i:24 %tmp_7 = partselect i128 @llvm.part.select.i128, i128 %p_read_10, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit.i:25 %select_ln711 = select i1 %icmp_ln710, i128 %tmp_7, i128 %p_read_10

]]></Node>
<StgValue><ssdm name="select_ln711"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit.i:26 %lshr_ln711 = lshr i128 %select_ln711, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln711"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit.i:27 %trunc_ln711 = trunc i128 %lshr_ln711

]]></Node>
<StgValue><ssdm name="trunc_ln711"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit.i:28 %DNA_shl_one = and i8 %trunc_ln711, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shl_one"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit.i:29 %tmp_8 = partselect i128 @llvm.part.select.i128, i128 %p_read_9, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit.i:30 %select_ln711_1 = select i1 %icmp_ln710, i128 %tmp_8, i128 %p_read_9

]]></Node>
<StgValue><ssdm name="select_ln711_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit.i:31 %lshr_ln711_1 = lshr i128 %select_ln711_1, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln711_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit.i:32 %trunc_ln711_1 = trunc i128 %lshr_ln711_1

]]></Node>
<StgValue><ssdm name="trunc_ln711_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit.i:33 %DNA_shl_two = and i8 %trunc_ln711_1, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shl_two"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit.i:34 %tmp_9 = partselect i128 @llvm.part.select.i128, i128 %p_read_8, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit.i:35 %select_ln711_2 = select i1 %icmp_ln710, i128 %tmp_9, i128 %p_read_8

]]></Node>
<StgValue><ssdm name="select_ln711_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit.i:36 %lshr_ln711_2 = lshr i128 %select_ln711_2, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln711_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit.i:37 %trunc_ln711_2 = trunc i128 %lshr_ln711_2

]]></Node>
<StgValue><ssdm name="trunc_ln711_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit.i:38 %DNA_shl_three = and i8 %trunc_ln711_2, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shl_three"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit.i:39 %tmp_10 = partselect i128 @llvm.part.select.i128, i128 %p_read_7, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit.i:40 %select_ln711_3 = select i1 %icmp_ln710, i128 %tmp_10, i128 %p_read_7

]]></Node>
<StgValue><ssdm name="select_ln711_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit.i:41 %lshr_ln711_3 = lshr i128 %select_ln711_3, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln711_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit.i:42 %trunc_ln711_3 = trunc i128 %lshr_ln711_3

]]></Node>
<StgValue><ssdm name="trunc_ln711_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit.i:43 %DNA_shl_four = and i8 %trunc_ln711_3, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shl_four"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit.i:44 %tmp_11 = partselect i128 @llvm.part.select.i128, i128 %p_read_6, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit.i:45 %select_ln711_4 = select i1 %icmp_ln710, i128 %tmp_11, i128 %p_read_6

]]></Node>
<StgValue><ssdm name="select_ln711_4"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit.i:46 %lshr_ln711_4 = lshr i128 %select_ln711_4, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln711_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit.i:47 %trunc_ln711_4 = trunc i128 %lshr_ln711_4

]]></Node>
<StgValue><ssdm name="trunc_ln711_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit.i:48 %DNA_shl_five = and i8 %trunc_ln711_4, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shl_five"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit.i:49 %tmp_12 = partselect i128 @llvm.part.select.i128, i128 %p_read_5, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit.i:50 %select_ln712 = select i1 %icmp_ln710, i128 %tmp_12, i128 %p_read_5

]]></Node>
<StgValue><ssdm name="select_ln712"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit.i:51 %lshr_ln712 = lshr i128 %select_ln712, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln712"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit.i:52 %trunc_ln712 = trunc i128 %lshr_ln712

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit.i:53 %DNA_shr_one = and i8 %trunc_ln712, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shr_one"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit.i:54 %tmp_13 = partselect i128 @llvm.part.select.i128, i128 %p_read_4, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit.i:55 %select_ln712_1 = select i1 %icmp_ln710, i128 %tmp_13, i128 %p_read_4

]]></Node>
<StgValue><ssdm name="select_ln712_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit.i:56 %lshr_ln712_1 = lshr i128 %select_ln712_1, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln712_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit.i:57 %trunc_ln712_1 = trunc i128 %lshr_ln712_1

]]></Node>
<StgValue><ssdm name="trunc_ln712_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit.i:58 %DNA_shr_two = and i8 %trunc_ln712_1, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shr_two"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit.i:59 %tmp_14 = partselect i128 @llvm.part.select.i128, i128 %p_read_3, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit.i:60 %select_ln712_2 = select i1 %icmp_ln710, i128 %tmp_14, i128 %p_read_3

]]></Node>
<StgValue><ssdm name="select_ln712_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit.i:61 %lshr_ln712_2 = lshr i128 %select_ln712_2, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln712_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit.i:62 %trunc_ln712_2 = trunc i128 %lshr_ln712_2

]]></Node>
<StgValue><ssdm name="trunc_ln712_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit.i:63 %DNA_shr_three = and i8 %trunc_ln712_2, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shr_three"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit.i:64 %tmp_15 = partselect i128 @llvm.part.select.i128, i128 %p_read_2, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit.i:65 %select_ln712_3 = select i1 %icmp_ln710, i128 %tmp_15, i128 %p_read_2

]]></Node>
<StgValue><ssdm name="select_ln712_3"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit.i:66 %lshr_ln712_3 = lshr i128 %select_ln712_3, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln712_3"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit.i:67 %trunc_ln712_3 = trunc i128 %lshr_ln712_3

]]></Node>
<StgValue><ssdm name="trunc_ln712_3"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit.i:68 %DNA_shr_four = and i8 %trunc_ln712_3, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shr_four"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit.i:69 %tmp_16 = partselect i128 @llvm.part.select.i128, i128 %p_read_1, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit.i:70 %select_ln712_4 = select i1 %icmp_ln710, i128 %tmp_16, i128 %p_read_1

]]></Node>
<StgValue><ssdm name="select_ln712_4"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit.i:71 %lshr_ln712_4 = lshr i128 %select_ln712_4, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln712_4"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit.i:72 %trunc_ln712_4 = trunc i128 %lshr_ln712_4

]]></Node>
<StgValue><ssdm name="trunc_ln712_4"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit.i:73 %DNA_shr_five = and i8 %trunc_ln712_4, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shr_five"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
after_neighbohood.exit.i:74 %add_ln707 = add i6 %indvar_flatten1_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln707"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
after_neighbohood.exit.i:75 %br_ln640 = br i1 %or_ln706, void %for.body.split.i.i, void %for.first.iter.for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln640"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split.i.i:70 %add_ln640 = add i2 %iter18_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln640"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body.split.i.i:71 %iter = select i1 %icmp_ln64020, i2 1, i2 %add_ln640

]]></Node>
<StgValue><ssdm name="iter"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split.i.i:73 %icmp_ln640 = icmp_eq  i2 %iter, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln640"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i.i:74 %i = add i4 %i_10, i4 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split.i.i:75 %icmp_ln707 = icmp_eq  i6 %indvar_flatten1_load, i6 35

]]></Node>
<StgValue><ssdm name="icmp_ln707"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:87 %store_ln707 = store i4 %i, i4 %i_2221

]]></Node>
<StgValue><ssdm name="store_ln707"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:89 %store_ln640 = store i2 %iter, i2 %iter18

]]></Node>
<StgValue><ssdm name="store_ln640"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:92 %store_ln707 = store i4 %i_10, i4 %i2

]]></Node>
<StgValue><ssdm name="store_ln707"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:93 %store_ln707 = store i6 %add_ln707, i6 %indvar_flatten1

]]></Node>
<StgValue><ssdm name="store_ln707"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.i.i:94 %br_ln707 = br i1 %icmp_ln707, void %after_neighbohood.exit.i, void %Loop_VITIS_LOOP_707_1_proc.exit

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i.i:0 %store_ln710 = store i8 %DNA_nsh, i8 %p_val26_i_i17

]]></Node>
<StgValue><ssdm name="store_ln710"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i.i:1 %store_ln711 = store i8 %DNA_shl_one, i8 %p_val1628_i_i16

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i.i:2 %store_ln711 = store i8 %DNA_shl_two, i8 %p_val1730_i_i15

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i.i:3 %store_ln711 = store i8 %DNA_shl_three, i8 %p_val1832_i_i14

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i.i:4 %store_ln711 = store i8 %DNA_shl_four, i8 %p_val1934_i_i13

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i.i:5 %store_ln711 = store i8 %DNA_shl_five, i8 %p_val2036_i_i12

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i.i:6 %store_ln712 = store i8 %DNA_shr_one, i8 %p_val2138_i_i11

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i.i:7 %store_ln712 = store i8 %DNA_shr_two, i8 %p_val2240_i_i10

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i.i:8 %store_ln712 = store i8 %DNA_shr_three, i8 %p_val2342_i_i9

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i.i:9 %store_ln712 = store i8 %DNA_shr_four, i8 %p_val2444_i_i8

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i.i:10 %store_ln712 = store i8 %DNA_shr_five, i8 %p_val2546_i_i7

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.body.i.i:11 %br_ln640 = br void %for.body.split.i.i

]]></Node>
<StgValue><ssdm name="br_ln640"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i.i:4 %p_val2240_i_i10_load = load i8 %p_val2240_i_i10

]]></Node>
<StgValue><ssdm name="p_val2240_i_i10_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i.i:5 %p_val2138_i_i11_load = load i8 %p_val2138_i_i11

]]></Node>
<StgValue><ssdm name="p_val2138_i_i11_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i.i:6 %p_val2036_i_i12_load = load i8 %p_val2036_i_i12

]]></Node>
<StgValue><ssdm name="p_val2036_i_i12_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i.i:7 %p_val1934_i_i13_load = load i8 %p_val1934_i_i13

]]></Node>
<StgValue><ssdm name="p_val1934_i_i13_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i.i:8 %p_val1832_i_i14_load = load i8 %p_val1832_i_i14

]]></Node>
<StgValue><ssdm name="p_val1832_i_i14_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i.i:9 %p_val1730_i_i15_load = load i8 %p_val1730_i_i15

]]></Node>
<StgValue><ssdm name="p_val1730_i_i15_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i.i:10 %p_val1628_i_i16_load = load i8 %p_val1628_i_i16

]]></Node>
<StgValue><ssdm name="p_val1628_i_i16_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i.i:11 %p_val26_i_i17_load = load i8 %p_val26_i_i17

]]></Node>
<StgValue><ssdm name="p_val26_i_i17_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i.i:13 %max = call i4 @count_one_bit, i8 %p_val26_i_i17_load

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i.i:14 %tmp_8_i_i = call i4 @count_one_bit, i8 %p_val1628_i_i16_load

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i.i:15 %max_2 = call i4 @count_one_bit, i8 %p_val1730_i_i15_load

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i.i:16 %tmp_i_i = call i4 @count_one_bit, i8 %p_val1832_i_i14_load

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i.i:17 %max_5 = call i4 @count_one_bit, i8 %p_val1934_i_i13_load

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i.i:18 %tmp_1_i_i = call i4 @count_one_bit, i8 %p_val2036_i_i12_load

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i.i:19 %max_8 = call i4 @count_one_bit, i8 %p_val2138_i_i11_load

]]></Node>
<StgValue><ssdm name="max_8"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i.i:20 %tmp_2_i_i = call i4 @count_one_bit, i8 %p_val2240_i_i10_load

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i.i:24 %icmp_ln318 = icmp_ugt  i4 %tmp_8_i_i, i4 %max

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i.i:25 %max_1 = select i1 %icmp_ln318, i4 %tmp_8_i_i, i4 %max

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i.i:26 %icmp_ln318_1 = icmp_ugt  i4 %max_2, i4 %max_1

]]></Node>
<StgValue><ssdm name="icmp_ln318_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i.i:27 %max_3 = select i1 %icmp_ln318_1, i4 %max_2, i4 %max_1

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i.i:28 %icmp_ln318_2 = icmp_ugt  i4 %tmp_i_i, i4 %max_3

]]></Node>
<StgValue><ssdm name="icmp_ln318_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i.i:29 %max_4 = select i1 %icmp_ln318_2, i4 %tmp_i_i, i4 %max_3

]]></Node>
<StgValue><ssdm name="max_4"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i.i:30 %icmp_ln318_3 = icmp_ugt  i4 %max_5, i4 %max_4

]]></Node>
<StgValue><ssdm name="icmp_ln318_3"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i.i:31 %max_6 = select i1 %icmp_ln318_3, i4 %max_5, i4 %max_4

]]></Node>
<StgValue><ssdm name="max_6"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i.i:32 %icmp_ln318_4 = icmp_ugt  i4 %tmp_1_i_i, i4 %max_6

]]></Node>
<StgValue><ssdm name="icmp_ln318_4"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i.i:33 %max_7 = select i1 %icmp_ln318_4, i4 %tmp_1_i_i, i4 %max_6

]]></Node>
<StgValue><ssdm name="max_7"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i.i:34 %icmp_ln318_5 = icmp_ugt  i4 %max_8, i4 %max_7

]]></Node>
<StgValue><ssdm name="icmp_ln318_5"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i.i:35 %max_9 = select i1 %icmp_ln318_5, i4 %max_8, i4 %max_7

]]></Node>
<StgValue><ssdm name="max_9"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i.i:36 %icmp_ln318_6 = icmp_ugt  i4 %tmp_2_i_i, i4 %max_9

]]></Node>
<StgValue><ssdm name="icmp_ln318_6"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i.i:37 %max_10 = select i1 %icmp_ln318_6, i4 %tmp_2_i_i, i4 %max_9

]]></Node>
<StgValue><ssdm name="max_10"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
after_neighbohood.exit.i:4 %global_count3_load = load i2 %global_count3

]]></Node>
<StgValue><ssdm name="global_count3_load"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2">
<![CDATA[
after_neighbohood.exit.i:5 %global_count_2125_load = load i2 %global_count_2125

]]></Node>
<StgValue><ssdm name="global_count_2125_load"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
after_neighbohood.exit.i:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_707_1_VITIS_LOOP_640_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
after_neighbohood.exit.i:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
after_neighbohood.exit.i:12 %global_count_2 = select i1 %icmp_ln64020, i2 %global_count_2125_load, i2 %global_count3_load

]]></Node>
<StgValue><ssdm name="global_count_2"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body.split.i.i:0 %global_count_319_load = load i2 %global_count_319

]]></Node>
<StgValue><ssdm name="global_count_319_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i.i:1 %p_val2546_i_i7_load = load i8 %p_val2546_i_i7

]]></Node>
<StgValue><ssdm name="p_val2546_i_i7_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i.i:2 %p_val2444_i_i8_load = load i8 %p_val2444_i_i8

]]></Node>
<StgValue><ssdm name="p_val2444_i_i8_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i.i:3 %p_val2342_i_i9_load = load i8 %p_val2342_i_i9

]]></Node>
<StgValue><ssdm name="p_val2342_i_i9_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split.i.i:12 %specpipeline_ln643 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln643"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i.i:21 %max_12 = call i4 @count_one_bit, i8 %p_val2342_i_i9_load

]]></Node>
<StgValue><ssdm name="max_12"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i.i:22 %tmp_3_i_i = call i4 @count_one_bit, i8 %p_val2444_i_i8_load

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i.i:23 %max_11 = call i4 @count_one_bit, i8 %p_val2546_i_i7_load

]]></Node>
<StgValue><ssdm name="max_11"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i.i:38 %icmp_ln318_7 = icmp_ugt  i4 %max_12, i4 %max_10

]]></Node>
<StgValue><ssdm name="icmp_ln318_7"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i.i:39 %max_13 = select i1 %icmp_ln318_7, i4 %max_12, i4 %max_10

]]></Node>
<StgValue><ssdm name="max_13"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i.i:40 %icmp_ln318_8 = icmp_ugt  i4 %tmp_3_i_i, i4 %max_13

]]></Node>
<StgValue><ssdm name="icmp_ln318_8"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i.i:41 %max_14 = select i1 %icmp_ln318_8, i4 %tmp_3_i_i, i4 %max_13

]]></Node>
<StgValue><ssdm name="max_14"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i.i:42 %icmp_ln318_9 = icmp_ugt  i4 %max_11, i4 %max_14

]]></Node>
<StgValue><ssdm name="icmp_ln318_9"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i.i:43 %max_16 = select i1 %icmp_ln318_9, i4 %max_11, i4 %max_14

]]></Node>
<StgValue><ssdm name="max_16"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="4">
<![CDATA[
for.body.split.i.i:44 %trunc_ln658 = trunc i4 %max_16

]]></Node>
<StgValue><ssdm name="trunc_ln658"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split.i.i:45 %add_ln658 = add i2 %trunc_ln658, i2 1

]]></Node>
<StgValue><ssdm name="add_ln658"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body.split.i.i:46 %select_ln706 = select i1 %icmp_ln64020, i2 0, i2 %global_count_319_load

]]></Node>
<StgValue><ssdm name="select_ln706"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split.i.i:47 %global_count_3 = add i2 %select_ln706, i2 %add_ln658

]]></Node>
<StgValue><ssdm name="global_count_3"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i.i:48 %max_16cast = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i.i:49 %shl_ln663 = shl i8 %p_val26_i_i17_load, i8 %max_16cast

]]></Node>
<StgValue><ssdm name="shl_ln663"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i.i:50 %max_16cast159 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast159"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i.i:51 %shl_ln664 = shl i8 %p_val1628_i_i16_load, i8 %max_16cast159

]]></Node>
<StgValue><ssdm name="shl_ln664"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i.i:52 %max_16cast160 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast160"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i.i:53 %shl_ln665 = shl i8 %p_val1730_i_i15_load, i8 %max_16cast160

]]></Node>
<StgValue><ssdm name="shl_ln665"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i.i:54 %max_16cast161 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast161"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i.i:55 %shl_ln666 = shl i8 %p_val1832_i_i14_load, i8 %max_16cast161

]]></Node>
<StgValue><ssdm name="shl_ln666"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i.i:56 %max_16cast162 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast162"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i.i:57 %shl_ln667 = shl i8 %p_val1934_i_i13_load, i8 %max_16cast162

]]></Node>
<StgValue><ssdm name="shl_ln667"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i.i:58 %max_16cast163 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast163"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i.i:59 %shl_ln668 = shl i8 %p_val2036_i_i12_load, i8 %max_16cast163

]]></Node>
<StgValue><ssdm name="shl_ln668"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i.i:60 %max_16cast164 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast164"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i.i:61 %shl_ln669 = shl i8 %p_val2138_i_i11_load, i8 %max_16cast164

]]></Node>
<StgValue><ssdm name="shl_ln669"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i.i:62 %max_16cast165 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast165"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i.i:63 %shl_ln670 = shl i8 %p_val2240_i_i10_load, i8 %max_16cast165

]]></Node>
<StgValue><ssdm name="shl_ln670"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i.i:64 %max_16cast166 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast166"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i.i:65 %shl_ln671 = shl i8 %p_val2342_i_i9_load, i8 %max_16cast166

]]></Node>
<StgValue><ssdm name="shl_ln671"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i.i:66 %max_16cast167 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast167"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i.i:67 %shl_ln672 = shl i8 %p_val2444_i_i8_load, i8 %max_16cast167

]]></Node>
<StgValue><ssdm name="shl_ln672"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i.i:68 %max_16cast168 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast168"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i.i:69 %shl_ln673 = shl i8 %p_val2546_i_i7_load, i8 %max_16cast168

]]></Node>
<StgValue><ssdm name="shl_ln673"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split.i.i:72 %global_count = add i2 %global_count_3, i2 %global_count_2

]]></Node>
<StgValue><ssdm name="global_count"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:76 %store_ln663 = store i8 %shl_ln663, i8 %p_val26_i_i17

]]></Node>
<StgValue><ssdm name="store_ln663"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:77 %store_ln664 = store i8 %shl_ln664, i8 %p_val1628_i_i16

]]></Node>
<StgValue><ssdm name="store_ln664"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:78 %store_ln665 = store i8 %shl_ln665, i8 %p_val1730_i_i15

]]></Node>
<StgValue><ssdm name="store_ln665"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:79 %store_ln666 = store i8 %shl_ln666, i8 %p_val1832_i_i14

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:80 %store_ln667 = store i8 %shl_ln667, i8 %p_val1934_i_i13

]]></Node>
<StgValue><ssdm name="store_ln667"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:81 %store_ln668 = store i8 %shl_ln668, i8 %p_val2036_i_i12

]]></Node>
<StgValue><ssdm name="store_ln668"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:82 %store_ln669 = store i8 %shl_ln669, i8 %p_val2138_i_i11

]]></Node>
<StgValue><ssdm name="store_ln669"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:83 %store_ln670 = store i8 %shl_ln670, i8 %p_val2240_i_i10

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:84 %store_ln671 = store i8 %shl_ln671, i8 %p_val2342_i_i9

]]></Node>
<StgValue><ssdm name="store_ln671"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:85 %store_ln672 = store i8 %shl_ln672, i8 %p_val2444_i_i8

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:86 %store_ln673 = store i8 %shl_ln673, i8 %p_val2546_i_i7

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:88 %store_ln658 = store i2 %global_count_3, i2 %global_count_319

]]></Node>
<StgValue><ssdm name="store_ln658"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.body.split.i.i:90 %store_ln710 = store i2 %global_count, i2 %global_count_2125

]]></Node>
<StgValue><ssdm name="store_ln710"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i.i:91 %store_ln707 = store i2 %global_count_2, i2 %global_count3

]]></Node>
<StgValue><ssdm name="store_ln707"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="2">
<![CDATA[
Loop_VITIS_LOOP_707_1_proc.exit:0 %ret_ln706 = ret i2 %global_count

]]></Node>
<StgValue><ssdm name="ret_ln706"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
