# 6.7  Low-power mode use cases

The following Low-power mode use case scenarios have been tested:

- System Idle with display in OD mode with DDRC auto clock gating
- System Idle with display in ND mode
- System Idle with display in LD mode (DDR to half speed)
- System Idle with display in LD mode (DDR to lowest speed with SWFFC)
- System Idle with display in OD mode without DDRC auto clock gating
- System Idle with display in ND mode without DDRC auto clock gating
- System Idle with display in LD mode without DDRC auto clock gating (DDR to half speed)
- System Idle with display in LD mode without DDRC auto clock gating (DDR to lowest speed with SWFFC)
- System in DSM
- Battery

## 6.7.1  System Idle with display in OD mode with DDRC auto clock gating

The state of the system, when the use case is running, is as follows:

1. The CPU default frequency is set to 1.7 GHz.
2. The DDR data rate is set to 3733 MT/s.
3. The CM33 is in reset hold, waiting for the reset signal release.

To measure the power consumption for the system Idle with display in OD mode with DDRC auto clock gating, the steps are as follows:

1. Connect the HDMI display to the board through the MIPI-to-HDMI converter card (IMX-MIPI-HDMI).
2. Boot the Linux image with imx93-11x11-evk.dtb.
3. Run setup_video.sh.
4. The default mode is the OD mode.
5. Measure the power and record the results.

Table 24 shows the measurement results when this use case is applied to the i.MX 93 processor.

![Table 24: Measurement results](./images/page_27_table_1.png)

**Table 24. Measurement results for i.MX 93-11x11-EVK_B_System_idle_w_display_on_OD_mode_DDRC_auto_clock_gating (average value)**

This table presents power consumption measurement data for the i.MX 93 processor in System Idle mode with display active in OD (Overdrive) mode and DDRC auto clock gating enabled. The table includes columns for various power rails and domains, showing voltage levels, current draw, and total power consumption values averaged across the test scenario.

<!-- VERBATIM_TABLE_START -->
![Table (page 27)](./images/page_27_table_1.png)

|clock_gating (average value)|Col2|Col3|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
|Rail label||Average voltage (V)|Average current (mA)|Average power (mW)|Sum of average powers (mW)|Zone 0 die temperature (Â°C)|
|GROUP_DRAM|lpd4x_vdd1|1.79|1.6|2.9|28.42|30|
||lpd4x_vdd2|1.09|20.8|22.8|||
||lpd4x_vddq|0.6|4.6|2.8|||
|GROUP_SOC_ FULL|nvcc_1p8|1.79|2.23|0.4|482.51||
||nvcc_3p3|3.3|3.7|12.3|||
||nvcc_bbsm_ 1p8|1.79|0.11|0.2|||
||nvcc_sd2|3.3|0.9|3.1|||
||vdd2_ddr|1.1|18.7|20.4|||
||vdd_ana_0p8|0.78|30.6|23.9|||
||vdd_ana_1p8|1.79|21.9|39.1|||
<!-- VERBATIM_TABLE_END -->