// Seed: 2054088881
module module_0;
  wire id_1;
  wire id_2, id_3, id_4, id_5;
  wire id_6;
  wire id_7 = id_4;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input tri id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wor id_6,
    output wor id_7
    , id_11,
    output wand id_8
    , id_12,
    input tri id_9
);
  module_0();
  tri0 id_13;
  supply0 id_14;
  assign id_14 = 1'd0 ? 1 : 1 + 1;
  always @(posedge 1) begin
    assert (1 || id_13 ^ 1'b0);
  end
endmodule
