$comment
	File created using the following command:
		vcd file GATES.msim.vcd -direction
$end
$date
	Wed Dec 22 17:03:00 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module alu_vhd_vec_tst $end
$var wire 1 ! A [7] $end
$var wire 1 " A [6] $end
$var wire 1 # A [5] $end
$var wire 1 $ A [4] $end
$var wire 1 % A [3] $end
$var wire 1 & A [2] $end
$var wire 1 ' A [1] $end
$var wire 1 ( A [0] $end
$var wire 1 ) B [7] $end
$var wire 1 * B [6] $end
$var wire 1 + B [5] $end
$var wire 1 , B [4] $end
$var wire 1 - B [3] $end
$var wire 1 . B [2] $end
$var wire 1 / B [1] $end
$var wire 1 0 B [0] $end
$var wire 1 1 CARRYOUT $end
$var wire 1 2 OP [2] $end
$var wire 1 3 OP [1] $end
$var wire 1 4 OP [0] $end
$var wire 1 5 RESULT [7] $end
$var wire 1 6 RESULT [6] $end
$var wire 1 7 RESULT [5] $end
$var wire 1 8 RESULT [4] $end
$var wire 1 9 RESULT [3] $end
$var wire 1 : RESULT [2] $end
$var wire 1 ; RESULT [1] $end
$var wire 1 < RESULT [0] $end

$scope module i1 $end
$var wire 1 = gnd $end
$var wire 1 > vcc $end
$var wire 1 ? unknown $end
$var wire 1 @ devoe $end
$var wire 1 A devclrn $end
$var wire 1 B devpor $end
$var wire 1 C ww_devoe $end
$var wire 1 D ww_devclrn $end
$var wire 1 E ww_devpor $end
$var wire 1 F ww_A [7] $end
$var wire 1 G ww_A [6] $end
$var wire 1 H ww_A [5] $end
$var wire 1 I ww_A [4] $end
$var wire 1 J ww_A [3] $end
$var wire 1 K ww_A [2] $end
$var wire 1 L ww_A [1] $end
$var wire 1 M ww_A [0] $end
$var wire 1 N ww_B [7] $end
$var wire 1 O ww_B [6] $end
$var wire 1 P ww_B [5] $end
$var wire 1 Q ww_B [4] $end
$var wire 1 R ww_B [3] $end
$var wire 1 S ww_B [2] $end
$var wire 1 T ww_B [1] $end
$var wire 1 U ww_B [0] $end
$var wire 1 V ww_OP [2] $end
$var wire 1 W ww_OP [1] $end
$var wire 1 X ww_OP [0] $end
$var wire 1 Y ww_RESULT [7] $end
$var wire 1 Z ww_RESULT [6] $end
$var wire 1 [ ww_RESULT [5] $end
$var wire 1 \ ww_RESULT [4] $end
$var wire 1 ] ww_RESULT [3] $end
$var wire 1 ^ ww_RESULT [2] $end
$var wire 1 _ ww_RESULT [1] $end
$var wire 1 ` ww_RESULT [0] $end
$var wire 1 a ww_CARRYOUT $end
$var wire 1 b \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 c \B[0]~input_o\ $end
$var wire 1 d \A[0]~input_o\ $end
$var wire 1 e \Add0~1_sumout\ $end
$var wire 1 f \Add1~1_sumout\ $end
$var wire 1 g \OP[0]~input_o\ $end
$var wire 1 h \OP[2]~input_o\ $end
$var wire 1 i \OP[1]~input_o\ $end
$var wire 1 j \Mux7~0_combout\ $end
$var wire 1 k \Mux7~1_combout\ $end
$var wire 1 l \B[1]~input_o\ $end
$var wire 1 m \A[1]~input_o\ $end
$var wire 1 n \Add1~2\ $end
$var wire 1 o \Add1~3\ $end
$var wire 1 p \Add1~5_sumout\ $end
$var wire 1 q \Add0~2\ $end
$var wire 1 r \Add0~5_sumout\ $end
$var wire 1 s \Mux6~0_combout\ $end
$var wire 1 t \A[2]~input_o\ $end
$var wire 1 u \B[2]~input_o\ $end
$var wire 1 v \Add1~6\ $end
$var wire 1 w \Add1~7\ $end
$var wire 1 x \Add1~9_sumout\ $end
$var wire 1 y \Add0~6\ $end
$var wire 1 z \Add0~9_sumout\ $end
$var wire 1 { \Mux5~0_combout\ $end
$var wire 1 | \A[3]~input_o\ $end
$var wire 1 } \B[3]~input_o\ $end
$var wire 1 ~ \Add0~10\ $end
$var wire 1 !! \Add0~13_sumout\ $end
$var wire 1 "! \Add1~10\ $end
$var wire 1 #! \Add1~11\ $end
$var wire 1 $! \Add1~13_sumout\ $end
$var wire 1 %! \Mux4~0_combout\ $end
$var wire 1 &! \A[4]~input_o\ $end
$var wire 1 '! \B[4]~input_o\ $end
$var wire 1 (! \Add0~14\ $end
$var wire 1 )! \Add0~17_sumout\ $end
$var wire 1 *! \Add1~14\ $end
$var wire 1 +! \Add1~15\ $end
$var wire 1 ,! \Add1~17_sumout\ $end
$var wire 1 -! \Mux3~0_combout\ $end
$var wire 1 .! \A[5]~input_o\ $end
$var wire 1 /! \B[5]~input_o\ $end
$var wire 1 0! \Add0~18\ $end
$var wire 1 1! \Add0~21_sumout\ $end
$var wire 1 2! \Add1~18\ $end
$var wire 1 3! \Add1~19\ $end
$var wire 1 4! \Add1~21_sumout\ $end
$var wire 1 5! \Mux2~0_combout\ $end
$var wire 1 6! \A[6]~input_o\ $end
$var wire 1 7! \B[6]~input_o\ $end
$var wire 1 8! \Add0~22\ $end
$var wire 1 9! \Add0~25_sumout\ $end
$var wire 1 :! \Add1~22\ $end
$var wire 1 ;! \Add1~23\ $end
$var wire 1 <! \Add1~25_sumout\ $end
$var wire 1 =! \Mux1~0_combout\ $end
$var wire 1 >! \A[7]~input_o\ $end
$var wire 1 ?! \B[7]~input_o\ $end
$var wire 1 @! \Add0~26\ $end
$var wire 1 A! \Add0~29_sumout\ $end
$var wire 1 B! \Add1~26\ $end
$var wire 1 C! \Add1~27\ $end
$var wire 1 D! \Add1~29_sumout\ $end
$var wire 1 E! \Mux0~0_combout\ $end
$var wire 1 F! \Add1~30\ $end
$var wire 1 G! \Add1~31\ $end
$var wire 1 H! \Add1~33_sumout\ $end
$var wire 1 I! \Add0~30\ $end
$var wire 1 J! \Add0~33_sumout\ $end
$var wire 1 K! \Mux8~0_combout\ $end
$var wire 1 L! \ALT_INV_B[7]~input_o\ $end
$var wire 1 M! \ALT_INV_B[6]~input_o\ $end
$var wire 1 N! \ALT_INV_B[5]~input_o\ $end
$var wire 1 O! \ALT_INV_B[4]~input_o\ $end
$var wire 1 P! \ALT_INV_B[3]~input_o\ $end
$var wire 1 Q! \ALT_INV_B[2]~input_o\ $end
$var wire 1 R! \ALT_INV_B[1]~input_o\ $end
$var wire 1 S! \ALT_INV_B[0]~input_o\ $end
$var wire 1 T! \ALT_INV_A[7]~input_o\ $end
$var wire 1 U! \ALT_INV_A[6]~input_o\ $end
$var wire 1 V! \ALT_INV_A[5]~input_o\ $end
$var wire 1 W! \ALT_INV_A[4]~input_o\ $end
$var wire 1 X! \ALT_INV_A[3]~input_o\ $end
$var wire 1 Y! \ALT_INV_A[2]~input_o\ $end
$var wire 1 Z! \ALT_INV_A[1]~input_o\ $end
$var wire 1 [! \ALT_INV_OP[0]~input_o\ $end
$var wire 1 \! \ALT_INV_OP[2]~input_o\ $end
$var wire 1 ]! \ALT_INV_OP[1]~input_o\ $end
$var wire 1 ^! \ALT_INV_A[0]~input_o\ $end
$var wire 1 _! \ALT_INV_Mux7~0_combout\ $end
$var wire 1 `! \ALT_INV_Add0~33_sumout\ $end
$var wire 1 a! \ALT_INV_Add1~33_sumout\ $end
$var wire 1 b! \ALT_INV_Add0~29_sumout\ $end
$var wire 1 c! \ALT_INV_Add1~29_sumout\ $end
$var wire 1 d! \ALT_INV_Add0~25_sumout\ $end
$var wire 1 e! \ALT_INV_Add1~25_sumout\ $end
$var wire 1 f! \ALT_INV_Add0~21_sumout\ $end
$var wire 1 g! \ALT_INV_Add1~21_sumout\ $end
$var wire 1 h! \ALT_INV_Add0~17_sumout\ $end
$var wire 1 i! \ALT_INV_Add1~17_sumout\ $end
$var wire 1 j! \ALT_INV_Add0~13_sumout\ $end
$var wire 1 k! \ALT_INV_Add1~13_sumout\ $end
$var wire 1 l! \ALT_INV_Add0~9_sumout\ $end
$var wire 1 m! \ALT_INV_Add1~9_sumout\ $end
$var wire 1 n! \ALT_INV_Add0~5_sumout\ $end
$var wire 1 o! \ALT_INV_Add1~5_sumout\ $end
$var wire 1 p! \ALT_INV_Add0~1_sumout\ $end
$var wire 1 q! \ALT_INV_Add1~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
11
0=
1>
x?
1@
1A
1B
1C
1D
1E
1a
xb
0c
0d
0e
0f
0g
0h
0i
1j
0k
0l
0m
0n
1o
0p
0q
0r
0s
0t
1u
1v
0w
1x
0y
1z
1{
1|
0}
0~
1!!
0"!
0#!
0$!
1%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
1/!
00!
11!
12!
03!
14!
15!
16!
17!
08!
09!
0:!
0;!
1<!
0=!
1>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
1I!
1J!
1K!
1L!
0M!
0N!
1O!
1P!
0Q!
1R!
1S!
0T!
0U!
1V!
1W!
0X!
1Y!
1Z!
1[!
1\!
1]!
1^!
0_!
0`!
1a!
1b!
1c!
1d!
0e!
0f!
0g!
1h!
1i!
0j!
1k!
0l!
0m!
1n!
1o!
1p!
1q!
1!
1"
0#
0$
1%
0&
0'
0(
0)
1*
1+
0,
0-
1.
0/
00
02
03
04
1F
1G
0H
0I
1J
0K
0L
0M
0N
1O
1P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
0Z
1[
0\
1]
1^
0_
0`
05
06
17
08
19
1:
0;
0<
$end
#520000
14
1X
1g
0[!
0%!
1=!
0K!
0a
1Z
0]
01
09
16
#1000000
