{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576579011942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576579011947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 10:36:51 2019 " "Processing started: Tue Dec 17 10:36:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576579011947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579011947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_multicycle -c MIPS_multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_multicycle -c MIPS_multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579011947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576579012558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576579012558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/work/mips_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/work/mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pkg " "Found design unit 1: MIPS_pkg" {  } { { "../multi_cycle/work/MIPS_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/MIPS_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023823 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_pkg-body " "Found design unit 2: MIPS_pkg-body" {  } { { "../multi_cycle/work/MIPS_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/MIPS_pkg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/work/divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/work/divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFreq-Behavioral " "Found design unit 1: divFreq-Behavioral" {  } { { "../multi_cycle/work/divFreq.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/divFreq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023828 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "../multi_cycle/work/divFreq.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/divFreq.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/work/displayunit_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/work/displayunit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit_pkg " "Found design unit 1: DisplayUnit_pkg" {  } { { "../multi_cycle/work/DisplayUnit_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023832 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DisplayUnit_pkg-body " "Found design unit 2: DisplayUnit_pkg-body" {  } { { "../multi_cycle/work/DisplayUnit_pkg.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit_pkg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/work/displayunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/work/displayunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit-Behavioral " "Found design unit 1: DisplayUnit-Behavioral" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023836 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayUnit " "Found entity 1: DisplayUnit" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/work/debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/work/debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "../multi_cycle/work/DebounceUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DebounceUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023840 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "../multi_cycle/work/DebounceUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DebounceUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "../multi_cycle/SignExtend.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/SignExtend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023845 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../multi_cycle/SignExtend.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/register_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/register_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_N-Behavioral " "Found design unit 1: Register_N-Behavioral" {  } { { "../multi_cycle/Register_N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Register_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023849 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_N " "Found entity 1: Register_N" {  } { { "../multi_cycle/Register_N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Register_N.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Structural " "Found design unit 1: RegFile-Structural" {  } { { "../multi_cycle/RegFile.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RegFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023854 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../multi_cycle/RegFile.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RegFile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "../multi_cycle/RAM.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023859 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../multi_cycle/RAM.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/pcupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/pcupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCUpdate-Behavioral " "Found design unit 1: PCUpdate-Behavioral" {  } { { "../multi_cycle/PCUpdate.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/PCUpdate.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023863 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCupdate " "Found entity 1: PCupdate" {  } { { "../multi_cycle/PCUpdate.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/PCUpdate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/outport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/outport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutPort-behav " "Found design unit 1: OutPort-behav" {  } { { "../multi_cycle/OutPort.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/OutPort.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023867 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutPort " "Found entity 1: OutPort" {  } { { "../multi_cycle/OutPort.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/OutPort.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/mux41n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/mux41n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux41_N-Behavioral " "Found design unit 1: Mux41_N-Behavioral" {  } { { "../multi_cycle/Mux41N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Mux41N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023872 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux41_N " "Found entity 1: Mux41_N" {  } { { "../multi_cycle/Mux41N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Mux41N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/mux21n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/mux21n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21_N-Behavioral " "Found design unit 1: Mux21_N-Behavioral" {  } { { "../multi_cycle/Mux21N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Mux21N.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21_N " "Found entity 1: Mux21_N" {  } { { "../multi_cycle/Mux21N.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/Mux21N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/mips_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/mips_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_System-shell " "Found design unit 1: MIPS_System-shell" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023880 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_System " "Found entity 1: MIPS_System" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023880 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_pkg.vhd C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/MIPS_pkg.vhd " "File \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_pkg.vhd\" is a duplicate of already analyzed file \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/MIPS_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1576579023884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/mips_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/mips_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/mips_multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/mips_multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_MultiCycle-Struct " "Found design unit 1: MIPS_MultiCycle-Struct" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023888 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_MultiCycle " "Found entity 1: MIPS_MultiCycle" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/leftshifter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/leftshifter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter2-Behavioral " "Found design unit 1: LeftShifter2-Behavioral" {  } { { "../multi_cycle/LeftShifter2.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/LeftShifter2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023893 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter2 " "Found entity 1: LeftShifter2" {  } { { "../multi_cycle/LeftShifter2.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/LeftShifter2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/instsplitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/instsplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstSplitter-Behavioral " "Found design unit 1: InstSplitter-Behavioral" {  } { { "../multi_cycle/InstSplitter.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/InstSplitter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023897 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstSplitter " "Found entity 1: InstSplitter" {  } { { "../multi_cycle/InstSplitter.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/InstSplitter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/inport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/inport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InPort-behav " "Found design unit 1: InPort-behav" {  } { { "../multi_cycle/InPort.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/InPort.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023901 ""} { "Info" "ISGN_ENTITY_NAME" "1 InPort " "Found entity 1: InPort" {  } { { "../multi_cycle/InPort.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/InPort.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/dp_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/dp_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_Memory-Behavioral " "Found design unit 1: DP_Memory-Behavioral" {  } { { "../multi_cycle/DP_Memory.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DP_Memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023905 ""} { "Info" "ISGN_ENTITY_NAME" "1 DP_Memory " "Found entity 1: DP_Memory" {  } { { "../multi_cycle/DP_Memory.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DP_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023905 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/divFreq.vhd C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/divFreq.vhd " "File \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/divFreq.vhd\" is a duplicate of already analyzed file \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/divFreq.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1576579023910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/divfreq.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/divfreq.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023910 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DisplayUnit_pkg.vhd C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit_pkg.vhd " "File \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DisplayUnit_pkg.vhd\" is a duplicate of already analyzed file \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1576579023913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/displayunit_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/displayunit_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023914 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DebounceUnit.vhd C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DebounceUnit.vhd " "File \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DebounceUnit.vhd\" is a duplicate of already analyzed file \"C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DebounceUnit.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1576579023917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/debounceunit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/debounceunit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/debounceandclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/debounceandclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceAndClock-Behavioral " "Found design unit 1: DebounceAndClock-Behavioral" {  } { { "../multi_cycle/DebounceAndClock.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DebounceAndClock.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023921 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceAndClock " "Found entity 1: DebounceAndClock" {  } { { "../multi_cycle/DebounceAndClock.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DebounceAndClock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "../multi_cycle/ControlUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/ControlUnit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023925 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../multi_cycle/ControlUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/ControlUnit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-Behavioral " "Found design unit 1: ALUControlUnit-Behavioral" {  } { { "../multi_cycle/ALUControlUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/ALUControlUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023930 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "../multi_cycle/ALUControlUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofas/documents/github/ano2semestre1/ac-1/multi_cycle/alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-behavioral " "Found design unit 1: alu32-behavioral" {  } { { "../multi_cycle/alu32.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/alu32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023934 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "../multi_cycle/alu32.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/alu32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579023934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579023934 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_System " "Elaborating entity \"MIPS_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576579023992 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MIPS_System.vhd(18) " "VHDL Signal Declaration warning at MIPS_System.vhd(18): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576579023993 "|MIPS_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG MIPS_System.vhd(19) " "VHDL Signal Declaration warning at MIPS_System.vhd(19): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576579023993 "|MIPS_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MIPS_MultiCycle MIPS_MultiCycle:cpu A:struct " "Elaborating entity \"MIPS_MultiCycle\" using architecture \"A:struct\" for hierarchy \"MIPS_MultiCycle:cpu\"" {  } { { "../multi_cycle/MIPS_System.vhd" "cpu" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCupdate MIPS_MultiCycle:cpu\|PCupdate:pcupd A:behavioral " "Elaborating entity \"PCupdate\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|PCupdate:pcupd\"" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "pcupd" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux21_N MIPS_MultiCycle:cpu\|Mux21_N:mux_m1 A:behavioral " "Elaborating entity \"Mux21_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Mux21_N:mux_m1\"" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "mux_m1" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Register_N MIPS_MultiCycle:cpu\|Register_N:instReg A:behavioral " "Elaborating entity \"Register_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Register_N:instReg\"" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "instReg" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstSplitter MIPS_MultiCycle:cpu\|InstSplitter:spliter A:behavioral " "Elaborating entity \"InstSplitter\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|InstSplitter:spliter\"" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "spliter" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux21_N MIPS_MultiCycle:cpu\|Mux21_N:mux_m2 A:behavioral " "Elaborating entity \"Mux21_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Mux21_N:mux_m2\"" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "mux_m2" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegFile MIPS_MultiCycle:cpu\|RegFile:regfile A:structural " "Elaborating entity \"RegFile\" using architecture \"A:structural\" for hierarchy \"MIPS_MultiCycle:cpu\|RegFile:regfile\"" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "regfile" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DP_Memory MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem A:behavioral " "Elaborating entity \"DP_Memory\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\"" {  } { { "../multi_cycle/RegFile.vhd" "rs_mem" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/RegFile.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux41_N MIPS_MultiCycle:cpu\|Mux41_N:mux_m5 A:behavioral " "Elaborating entity \"Mux41_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Mux41_N:mux_m5\"" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "mux_m5" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 153 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu32 MIPS_MultiCycle:cpu\|alu32:alu A:behavioral " "Elaborating entity \"alu32\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|alu32:alu\"" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "alu" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 163 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALUControlUnit MIPS_MultiCycle:cpu\|ALUControlUnit:alucntl A:behavioral " "Elaborating entity \"ALUControlUnit\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|ALUControlUnit:alucntl\"" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "alucntl" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LeftShifter2 MIPS_MultiCycle:cpu\|LeftShifter2:ls2 A:behavioral " "Elaborating entity \"LeftShifter2\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|LeftShifter2:ls2\"" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "ls2" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 184 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend MIPS_MultiCycle:cpu\|SignExtend:signext A:behavioral " "Elaborating entity \"SignExtend\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|SignExtend:signext\"" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "signext" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 189 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit MIPS_MultiCycle:cpu\|ControlUnit:control A:behavioral " "Elaborating entity \"ControlUnit\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|ControlUnit:control\"" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "control" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 194 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RAM RAM:mem A:behavioral " "Elaborating entity \"RAM\" using architecture \"A:behavioral\" for hierarchy \"RAM:mem\"" {  } { { "../multi_cycle/MIPS_System.vhd" "mem" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceAndClock DebounceAndClock:debncer A:behavioral " "Elaborating entity \"DebounceAndClock\" using architecture \"A:behavioral\" for hierarchy \"DebounceAndClock:debncer\"" {  } { { "../multi_cycle/MIPS_System.vhd" "debncer" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divFreq divFreq:divf A:behavioral " "Elaborating entity \"divFreq\" using architecture \"A:behavioral\" for hierarchy \"divFreq:divf\"" {  } { { "../multi_cycle/MIPS_System.vhd" "divf" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayUnit DisplayUnit:display A:behavioral " "Elaborating entity \"DisplayUnit\" using architecture \"A:behavioral\" for hierarchy \"DisplayUnit:display\"" {  } { { "../multi_cycle/MIPS_System.vhd" "display" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579024680 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_PC DisplayUnit.vhd(85) " "VHDL Process Statement warning at DisplayUnit.vhd(85): signal \"DU_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024681 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_IMdata DisplayUnit.vhd(88) " "VHDL Process Statement warning at DisplayUnit.vhd(88): signal \"DU_IMdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024681 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_IMaddr DisplayUnit.vhd(89) " "VHDL Process Statement warning at DisplayUnit.vhd(89): signal \"DU_IMaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024681 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_RFdata DisplayUnit.vhd(91) " "VHDL Process Statement warning at DisplayUnit.vhd(91): signal \"DU_RFdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024681 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_RFaddr DisplayUnit.vhd(92) " "VHDL Process Statement warning at DisplayUnit.vhd(92): signal \"DU_RFaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024681 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_DMdata DisplayUnit.vhd(94) " "VHDL Process Statement warning at DisplayUnit.vhd(94): signal \"DU_DMdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024682 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_DMaddr DisplayUnit.vhd(95) " "VHDL Process Statement warning at DisplayUnit.vhd(95): signal \"DU_DMaddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024682 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(103) " "VHDL Process Statement warning at DisplayUnit.vhd(103): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024682 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(104) " "VHDL Process Statement warning at DisplayUnit.vhd(104): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024682 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(105) " "VHDL Process Statement warning at DisplayUnit.vhd(105): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024682 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(106) " "VHDL Process Statement warning at DisplayUnit.vhd(106): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024682 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(108) " "VHDL Process Statement warning at DisplayUnit.vhd(108): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024682 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(109) " "VHDL Process Statement warning at DisplayUnit.vhd(109): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024682 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(110) " "VHDL Process Statement warning at DisplayUnit.vhd(110): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024682 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data DisplayUnit.vhd(111) " "VHDL Process Statement warning at DisplayUnit.vhd(111): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024683 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_inputSel DisplayUnit.vhd(114) " "VHDL Process Statement warning at DisplayUnit.vhd(114): signal \"s_inputSel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024683 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_CState DisplayUnit.vhd(120) " "VHDL Process Statement warning at DisplayUnit.vhd(120): signal \"DU_CState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024683 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DU_CState DisplayUnit.vhd(121) " "VHDL Process Statement warning at DisplayUnit.vhd(121): signal \"DU_CState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024683 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_addr DisplayUnit.vhd(124) " "VHDL Process Statement warning at DisplayUnit.vhd(124): signal \"s_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024683 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_addr DisplayUnit.vhd(125) " "VHDL Process Statement warning at DisplayUnit.vhd(125): signal \"s_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../multi_cycle/work/DisplayUnit.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/work/DisplayUnit.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576579024683 "|MIPS_System|DisplayUnit:display"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|s_memory_rtl_0 " "Inferred RAM node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|s_memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576579025270 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|s_memory_rtl_0 " "Inferred RAM node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|s_memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576579025272 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM:mem\|s_memory_rtl_0 " "Inferred dual-clock RAM node \"RAM:mem\|s_memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576579025272 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:DU_mem\|s_memory " "RAM logic \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:DU_mem\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "../multi_cycle/DP_Memory.vhd" "s_memory" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/DP_Memory.vhd" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1576579025273 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1576579025273 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS_multicycle.ram0_DP_Memory_59d6aa30.hdl.mif " "Parameter INIT_FILE set to db/MIPS_multicycle.ram0_DP_Memory_59d6aa30.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS_multicycle.ram0_DP_Memory_59d6aa30.hdl.mif " "Parameter INIT_FILE set to db/MIPS_multicycle.ram0_DP_Memory_59d6aa30.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:mem\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:mem\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS_multicycle.ram0_RAM_1be9c39a.hdl.mif " "Parameter INIT_FILE set to db/MIPS_multicycle.ram0_RAM_1be9c39a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576579025815 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576579025814 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576579025814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0 " "Elaborated megafunction instantiation \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579026264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0 " "Instantiated megafunction \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS_multicycle.ram0_DP_Memory_59d6aa30.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS_multicycle.ram0_DP_Memory_59d6aa30.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576579026265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uhj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uhj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uhj1 " "Found entity 1: altsyncram_uhj1" {  } { { "db/altsyncram_uhj1.tdf" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle_2/db/altsyncram_uhj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579026326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579026326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:mem\|altsyncram:s_memory_rtl_0 " "Elaborated megafunction instantiation \"RAM:mem\|altsyncram:s_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579026504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:mem\|altsyncram:s_memory_rtl_0 " "Instantiated megafunction \"RAM:mem\|altsyncram:s_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS_multicycle.ram0_RAM_1be9c39a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS_multicycle.ram0_RAM_1be9c39a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576579026504 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576579026504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsi1 " "Found entity 1: altsyncram_dsi1" {  } { { "db/altsyncram_dsi1.tdf" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle_2/db/altsyncram_dsi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576579026562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579026562 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[15\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a15 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[15\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a15\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[14\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a14 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[14\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a14\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[13\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a13 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[13\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a13\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[12\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a12 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[12\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a12\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[11\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a11 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[11\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a11\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[10\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a10 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[10\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a10\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[9\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a9 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[9\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a9\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[8\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a8 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[8\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a8\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[7\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a7 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[7\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a7\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[6\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a6 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[6\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a6\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[5\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a5 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[5\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a5\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[4\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a4 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[4\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a4\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[3\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a3 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[3\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a3\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[2\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a2 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[2\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a2\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[1\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a1 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[1\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a1\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[0\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[0\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[31\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a31 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[31\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a31\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[20\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a20 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[20\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a20\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[16\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a16 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[16\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a16\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[17\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a17 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[17\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a17\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[18\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a18 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[18\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a18\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[19\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a19 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[19\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a19\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[30\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a30 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[30\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a30\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[28\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a28 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[28\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a28\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[27\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a27 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[27\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a27\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[29\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a29 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[29\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a29\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[26\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a26 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[26\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a26\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[21\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a21 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[21\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a21\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[22\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a22 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[22\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a22\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[23\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a23 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[23\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a23\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[24\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a24 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[24\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a24\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MIPS_MultiCycle:cpu\|cpu_dataBus\[25\] RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a25 " "Converted the fan-out from the tri-state buffer \"MIPS_MultiCycle:cpu\|cpu_dataBus\[25\]\" to the node \"RAM:mem\|altsyncram:s_memory_rtl_0\|altsyncram_dsi1:auto_generated\|ram_block1a25\" into an OR gate" {  } { { "../multi_cycle/MIPS_MultiCycle.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_MultiCycle.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1576579027047 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1576579027047 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576579027857 "|MIPS_System|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576579027857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576579027994 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_0_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_0_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_10_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_10_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_11_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_11_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_12_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_12_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_13_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_13_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_14_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_14_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_15_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_15_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_16_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_16_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_17_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_17_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_18_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_18_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_19_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_19_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_1_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_1_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_20_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_20_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_21_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_21_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_22_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_22_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_23_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_23_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_24_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_24_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_25_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_25_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_26_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_26_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_27_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_27_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030678 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_28_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_28_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_29_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_29_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_2_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_2_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_30_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_30_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_31_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_31_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_3_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_3_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_4_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_4_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_5_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_5_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_6_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_6_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_7_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_7_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_8_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_8_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_DMdata_9_ " "Net \"work.DisplayUnit_pkg.DU_DMdata_9_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_0_ " "Net \"work.DisplayUnit_pkg.DU_PC_0_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_10_ " "Net \"work.DisplayUnit_pkg.DU_PC_10_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_11_ " "Net \"work.DisplayUnit_pkg.DU_PC_11_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_12_ " "Net \"work.DisplayUnit_pkg.DU_PC_12_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_13_ " "Net \"work.DisplayUnit_pkg.DU_PC_13_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_14_ " "Net \"work.DisplayUnit_pkg.DU_PC_14_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_15_ " "Net \"work.DisplayUnit_pkg.DU_PC_15_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_16_ " "Net \"work.DisplayUnit_pkg.DU_PC_16_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_17_ " "Net \"work.DisplayUnit_pkg.DU_PC_17_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_18_ " "Net \"work.DisplayUnit_pkg.DU_PC_18_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_19_ " "Net \"work.DisplayUnit_pkg.DU_PC_19_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_1_ " "Net \"work.DisplayUnit_pkg.DU_PC_1_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030679 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_20_ " "Net \"work.DisplayUnit_pkg.DU_PC_20_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_21_ " "Net \"work.DisplayUnit_pkg.DU_PC_21_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_22_ " "Net \"work.DisplayUnit_pkg.DU_PC_22_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_23_ " "Net \"work.DisplayUnit_pkg.DU_PC_23_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_24_ " "Net \"work.DisplayUnit_pkg.DU_PC_24_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_25_ " "Net \"work.DisplayUnit_pkg.DU_PC_25_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_26_ " "Net \"work.DisplayUnit_pkg.DU_PC_26_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_27_ " "Net \"work.DisplayUnit_pkg.DU_PC_27_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_28_ " "Net \"work.DisplayUnit_pkg.DU_PC_28_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_29_ " "Net \"work.DisplayUnit_pkg.DU_PC_29_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_2_ " "Net \"work.DisplayUnit_pkg.DU_PC_2_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_30_ " "Net \"work.DisplayUnit_pkg.DU_PC_30_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_31_ " "Net \"work.DisplayUnit_pkg.DU_PC_31_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_3_ " "Net \"work.DisplayUnit_pkg.DU_PC_3_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_4_ " "Net \"work.DisplayUnit_pkg.DU_PC_4_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_5_ " "Net \"work.DisplayUnit_pkg.DU_PC_5_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_6_ " "Net \"work.DisplayUnit_pkg.DU_PC_6_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_7_ " "Net \"work.DisplayUnit_pkg.DU_PC_7_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_8_ " "Net \"work.DisplayUnit_pkg.DU_PC_8_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.DisplayUnit_pkg.DU_PC_9_ " "Net \"work.DisplayUnit_pkg.DU_PC_9_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1576579030680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576579030711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576579030711 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../multi_cycle/MIPS_System.vhd" "" { Text "C:/Users/sofas/Documents/GitHub/Ano2Semestre1/AC-1/multi_cycle/MIPS_System.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576579031060 "|MIPS_System|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576579031060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3210 " "Implemented 3210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576579031062 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576579031062 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3009 " "Implemented 3009 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576579031062 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576579031062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576579031062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576579031154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 10:37:11 2019 " "Processing ended: Tue Dec 17 10:37:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576579031154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576579031154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576579031154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576579031154 ""}
