--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml display_on_board.twx display_on_board.ncd -o
display_on_board.twr display_on_board.pcf -ucf Nexys4DDR-100T.ucf

Design file:              display_on_board.ncd
Physical constraint file: display_on_board.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.08 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    4.299(R)|      SLOW  |    2.099(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anodes<0>   |        10.605(R)|      SLOW  |         4.037(R)|      FAST  |clock_BUFGP       |   0.000|
anodes<1>   |        10.763(R)|      SLOW  |         4.121(R)|      FAST  |clock_BUFGP       |   0.000|
anodes<2>   |        10.797(R)|      SLOW  |         4.190(R)|      FAST  |clock_BUFGP       |   0.000|
anodes<3>   |        10.972(R)|      SLOW  |         4.248(R)|      FAST  |clock_BUFGP       |   0.000|
anodes<4>   |        10.280(R)|      SLOW  |         3.680(R)|      FAST  |clock_BUFGP       |   0.000|
anodes<5>   |        10.305(R)|      SLOW  |         3.650(R)|      FAST  |clock_BUFGP       |   0.000|
anodes<6>   |        11.622(R)|      SLOW  |         4.685(R)|      FAST  |clock_BUFGP       |   0.000|
anodes<7>   |        11.427(R)|      SLOW  |         4.612(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<0> |        12.598(R)|      SLOW  |         4.400(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<1> |        12.957(R)|      SLOW  |         4.582(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<2> |        13.285(R)|      SLOW  |         4.791(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<3> |        13.567(R)|      SLOW  |         4.959(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<4> |        13.031(R)|      SLOW  |         4.671(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<5> |        12.259(R)|      SLOW  |         4.202(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<6> |        13.016(R)|      SLOW  |         4.611(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   12.157|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 13 22:30:03 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5004 MB



