#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 10:43:34 2018
# Process ID: 7068
# Current directory: D:/Workspace/ECE_475_FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6592 D:\Workspace\ECE_475_FINAL\ECE_475_FINAL.xpr
# Log file: D:/Workspace/ECE_475_FINAL/vivado.log
# Journal file: D:/Workspace/ECE_475_FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 834.703 ; gain = 143.902
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  1 10:44:24 2018] Launched synth_1...
Run output will be captured here: D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  1 10:45:36 2018] Launched synth_1...
Run output will be captured here: D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 5 for port alu_control [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xsim.dir/tb_cu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  1 10:46:22 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cu_behav -key {Behavioral:sim_1:Functional:tb_cu} -tclbatch {tb_cu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 893.555 ; gain = 7.984
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 5 for port alu_control [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 902.445 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 5 for port alu_control [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 916.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 5 for port alu_control [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 916.441 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 5 for port alu_control [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 916.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 5 for port alu_control [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 916.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 5 for port alu_control [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 916.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 916.441 ; gain = 0.000
close [ open D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu_mux_select.vh w ]
add_files D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu_mux_select.vh
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_ram [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_behav xil_defaultlib.tb_ram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.tb_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ram_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xsim.dir/tb_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  1 11:29:26 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ram_behav -key {Behavioral:sim_1:Functional:tb_ram} -tclbatch {tb_ram.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 918.504 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_behav xil_defaultlib.tb_ram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.tb_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.820 ; gain = 0.527
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_behav xil_defaultlib.tb_ram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.tb_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.016 ; gain = 0.059
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_behav xil_defaultlib.tb_ram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.tb_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.895 ; gain = 1.340
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ram_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_behav xil_defaultlib.tb_ram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.906 ; gain = 0.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v w ]
add_files -fileset sim_1 D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property top tb_cpu_minimal [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:59]
ERROR: [VRFC 10-529] concurrent assignment to a non-net iobus is not permitted [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:35]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port iobus [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top cpu [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: cpu
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1129.871 ; gain = 112.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:136]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:150]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:209]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:225]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:241]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:258]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:274]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:290]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:119]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
WARNING: [Synth 8-6014] Unused sequential element mbr_mux_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:95]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:58]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 22 connections, but only 21 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:58]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:151]
WARNING: [Synth 8-6014] Unused sequential element Z_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:176]
WARNING: [Synth 8-4767] Trying to implement RAM 'R_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "R_reg" dissolved into registers
WARNING: [Synth 8-3848] Net mem_bus_out in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:29]
WARNING: [Synth 8-3848] Net mux_MBR_load in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:43]
WARNING: [Synth 8-3848] Net status_indicators in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:30]
WARNING: [Synth 8-3848] Net we_mem in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:31]
WARNING: [Synth 8-3848] Net re_mem in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:31]
WARNING: [Synth 8-3848] Net we_aluCCR in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:36]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cpu has unconnected port status_indicators[7]
WARNING: [Synth 8-3331] design cpu has unconnected port status_indicators[6]
WARNING: [Synth 8-3331] design cpu has unconnected port status_indicators[5]
WARNING: [Synth 8-3331] design cpu has unconnected port status_indicators[4]
WARNING: [Synth 8-3331] design cpu has unconnected port status_indicators[3]
WARNING: [Synth 8-3331] design cpu has unconnected port status_indicators[2]
WARNING: [Synth 8-3331] design cpu has unconnected port status_indicators[1]
WARNING: [Synth 8-3331] design cpu has unconnected port status_indicators[0]
WARNING: [Synth 8-3331] design cpu has unconnected port we_mem
WARNING: [Synth 8-3331] design cpu has unconnected port re_mem
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design cpu has unconnected port dbg_control[7]
WARNING: [Synth 8-3331] design cpu has unconnected port dbg_control[6]
WARNING: [Synth 8-3331] design cpu has unconnected port dbg_control[5]
WARNING: [Synth 8-3331] design cpu has unconnected port dbg_control[4]
WARNING: [Synth 8-3331] design cpu has unconnected port dbg_control[3]
WARNING: [Synth 8-3331] design cpu has unconnected port dbg_control[2]
WARNING: [Synth 8-3331] design cpu has unconnected port dbg_control[1]
WARNING: [Synth 8-3331] design cpu has unconnected port dbg_control[0]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[31]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[30]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[29]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[28]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[27]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[26]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[25]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[24]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[23]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[22]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[21]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[20]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[19]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[18]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[17]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[16]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[15]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[14]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[13]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[12]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[11]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[10]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[9]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[8]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[7]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[6]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[5]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[4]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[3]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[2]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[1]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_bus_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1174.281 ; gain = 157.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1174.281 ; gain = 157.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1174.281 ; gain = 157.004
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1528.641 ; gain = 511.363
30 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1528.641 ; gain = 511.363
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:59]
ERROR: [VRFC 10-529] concurrent assignment to a non-net iobus is not permitted [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:35]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port iobus [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xsim.dir/tb_cpu_minimal_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  1 13:08:01 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_minimal_behav -key {Behavioral:sim_1:Functional:tb_cpu_minimal} -tclbatch {tb_cpu_minimal.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu_minimal.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_minimal_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.641 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_minimal_behav -key {Behavioral:sim_1:Functional:tb_cpu_minimal} -tclbatch {tb_cpu_minimal.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu_minimal.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_minimal_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1528.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_minimal_behav -key {Behavioral:sim_1:Functional:tb_cpu_minimal} -tclbatch {tb_cpu_minimal.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu_minimal.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_minimal_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port mem_we [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_minimal_behav -key {Behavioral:sim_1:Functional:tb_cpu_minimal} -tclbatch {tb_cpu_minimal.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu_minimal.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_minimal_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1528.641 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port mem_we [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1528.641 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port mem_we [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.641 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port mem_we [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1528.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port mem_we [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_minimal_behav -key {Behavioral:sim_1:Functional:tb_cpu_minimal} -tclbatch {tb_cpu_minimal.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu_minimal.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_minimal_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1528.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port mem_we [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_minimal_behav -key {Behavioral:sim_1:Functional:tb_cpu_minimal} -tclbatch {tb_cpu_minimal.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu_minimal.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_minimal_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dbg_reg_MAR [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port mem_we [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_minimal_behav -key {Behavioral:sim_1:Functional:tb_cpu_minimal} -tclbatch {tb_cpu_minimal.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu_minimal.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_minimal_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 92
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 93
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 93
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 93
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 94
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 96
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 97
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 98
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dbg_reg_MAR [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port mem_we [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1528.641 ; gain = 0.000
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 93
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 94
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 96
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 102
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 103
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 103
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 103
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 104
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 105
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 106
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 92
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 93
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 94
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 97
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 98
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 69
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 79
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 80
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 82
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 83
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 84
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 85
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 86
run all
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 102
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dbg_reg_MAR [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port mem_we [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 96
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1528.641 ; gain = 0.000
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 97
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 98
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 69
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 79
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 80
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 82
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 83
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 84
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 85
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 86
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 89
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 92
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 118
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 144
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 151
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 152
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 176
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 177
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 200
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 203
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 208
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 211
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 214
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 222
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 226
step
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 67
step
Stopped at time : 110 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" Line 52
step
Stopped at time : 110 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" Line 53
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" Line 52
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" Line 53
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 63
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 86
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 87
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 89
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 102
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 103
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 104
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 105
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 106
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 108
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 109
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 69
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 79
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 80
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 82
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 83
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 84
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 85
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 86
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 89
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" Line 92
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dbg_reg_MAR [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port mem_we [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 100 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 96
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.641 ; gain = 0.000
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 96
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 97
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 98
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 102
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 102
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 103
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 103
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 102
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 103
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 104
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 105
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 106
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1528.641 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dbg_reg_MAR [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1528.641 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
ERROR: [VRFC 10-1145] non-net port mem_bus_out cannot be of mode input [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:27]
ERROR: [VRFC 10-2787] module cpu ignored due to previous errors [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: cpu
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
ERROR: [Synth 8-3966] non-net port mem_bus_out cannot be of mode input: `default_nettype is "none" [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:27]
INFO: [Synth 8-2350] module cpu ignored due to previous errors [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
Failed to read verilog 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v'
2 Infos, 36 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: cpu
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
ERROR: [Synth 8-2576] procedural assignment to a non-register mem_bus_out is not permitted [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:70]
INFO: [Synth 8-2350] module cpu ignored due to previous errors [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
Failed to read verilog 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v'
2 Infos, 36 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: cpu
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1528.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:141]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:155]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:170]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:188]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:201]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:214]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:230]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:246]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:263]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:279]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:295]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:124]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
WARNING: [Synth 8-6014] Unused sequential element mbr_mux_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:98]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 24 connections, but only 23 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:177]
WARNING: [Synth 8-6014] Unused sequential element Z_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:202]
WARNING: [Synth 8-4767] Trying to implement RAM 'R_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "R_reg" dissolved into registers
WARNING: [Synth 8-3848] Net mux_MBR_load in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:44]
WARNING: [Synth 8-3848] Net we_aluCCR in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:37]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1528.641 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1528.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1528.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1581.648 ; gain = 53.008
29 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1581.648 ; gain = 53.008
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register mem_bus_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:43]
ERROR: [VRFC 10-2787] module tb_cpu_minimal ignored due to previous errors [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
WARNING: [VRFC 10-2369] data object mem_bus_out is already declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:31]
ERROR: [VRFC 10-1350] second declaration of mem_bus_out ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:31]
INFO: [VRFC 10-2458] undeclared symbol mem_bus_in, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
ERROR: [VRFC 10-2787] module tb_cpu_minimal ignored due to previous errors [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1581.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:141]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:155]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:170]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:188]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:201]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:214]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:230]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:246]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:263]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:279]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:295]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:124]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
WARNING: [Synth 8-6014] Unused sequential element mbr_mux_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:98]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 24 connections, but only 23 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:177]
WARNING: [Synth 8-6014] Unused sequential element Z_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:202]
WARNING: [Synth 8-4767] Trying to implement RAM 'R_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "R_reg" dissolved into registers
WARNING: [Synth 8-3848] Net mux_MBR_load in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:44]
WARNING: [Synth 8-3848] Net we_aluCCR in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:37]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1609.074 ; gain = 27.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1609.074 ; gain = 27.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1609.074 ; gain = 27.426
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1609.074 ; gain = 27.426
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dbg_reg_MAR [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_minimal_behav -key {Behavioral:sim_1:Functional:tb_cpu_minimal} -tclbatch {tb_cpu_minimal.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cpu_minimal.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_minimal_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.074 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dbg_reg_MAR [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1609.074 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu_minimal' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_minimal_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_minimal
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_minimal_behav xil_defaultlib.tb_cpu_minimal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dbg_reg_MAR [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cpu_minimal.v:37]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu_minimal
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_minimal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1609.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v w ]
add_files -fileset sim_1 D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v
update_compile_order -fileset sim_1
set_property top tb_system_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top system_top [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
WARNING: [VRFC 10-2369] data object we_mem is already declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:35]
ERROR: [VRFC 10-1350] second declaration of we_mem ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:35]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
ERROR: [VRFC 10-2787] module tb_system_cpu ignored due to previous errors [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  1 18:32:51 2018] Launched synth_1...
Run output will be captured here: D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
WARNING: [VRFC 10-2369] data object we_mem is already declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:35]
ERROR: [VRFC 10-1350] second declaration of we_mem ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:35]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
ERROR: [VRFC 10-2787] module tb_system_cpu ignored due to previous errors [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1609.074 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:142]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:132]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:247]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:264]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:280]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:125]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
WARNING: [Synth 8-6014] Unused sequential element mbr_mux_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:97]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 24 connections, but only 23 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:202]
WARNING: [Synth 8-6014] Unused sequential element Z_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:93]
WARNING: [Synth 8-3848] Net mux_MBR_load in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:44]
WARNING: [Synth 8-3848] Net we_aluCCR in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:37]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 14 connections, but only 10 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (5#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1634.926 ; gain = 25.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1634.926 ; gain = 25.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1634.926 ; gain = 25.852
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1649.973 ; gain = 40.898
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
WARNING: [VRFC 10-2369] data object we_mem is already declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:35]
ERROR: [VRFC 10-1350] second declaration of we_mem ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:35]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
ERROR: [VRFC 10-2787] module tb_system_cpu ignored due to previous errors [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dbg_reg_MAR [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xsim.dir/tb_system_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  1 18:36:20 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1649.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1649.973 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dbg_reg_MAR [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1649.973 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MAR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
INFO: [VRFC 10-2458] undeclared symbol dbg_reg_MBR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dbg_reg_MAR [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v:38]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1649.973 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1649.973 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
ERROR: [VRFC 10-2068] ansi port dbg_reg_IRA cannot be redeclared in the header [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
ERROR: [VRFC 10-46] dbg_reg_IRA is already declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
ERROR: [VRFC 10-1350] second declaration of dbg_reg_IRA ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
ERROR: [VRFC 10-2787] module cpu ignored due to previous errors [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:32]
ERROR: [Synth 8-2531] port dbg_reg_IRA is already defined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-976] dbg_reg_IRA has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2654] second declaration of dbg_reg_IRA ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [Synth 8-994] dbg_reg_IRA is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:32]
INFO: [Synth 8-2350] module cpu ignored due to previous errors [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
Failed to read verilog 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1649.973 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:142]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:132]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:247]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:264]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:280]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:125]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
WARNING: [Synth 8-6014] Unused sequential element mbr_mux_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:97]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 24 connections, but only 23 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:146]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:178]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:203]
WARNING: [Synth 8-6014] Unused sequential element Z_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:93]
WARNING: [Synth 8-3848] Net mux_MBR_load in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:44]
WARNING: [Synth 8-3848] Net we_aluCCR in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:37]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 15 connections, but only 10 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (5#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1653.395 ; gain = 3.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1653.395 ; gain = 3.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1653.395 ; gain = 3.422
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1665.602 ; gain = 15.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1665.602 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1665.602 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1665.602 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port ccr_reg [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
ERROR: [VRFC 10-529] concurrent assignment to a non-net IRA is not permitted [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1665.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
ERROR: [Synth 8-439] module 'cu_combinational' not found [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1665.602 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1665.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:190]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:216]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:248]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:265]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:281]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:297]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 27 connections, but only 26 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:184]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:209]
WARNING: [Synth 8-6014] Unused sequential element Z_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:95]
WARNING: [Synth 8-3848] Net we_aluCCR in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:37]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 15 connections, but only 10 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (5#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1665.602 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1665.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1665.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1688.094 ; gain = 22.492
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1688.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1688.094 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1688.094 ; gain = 0.000
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1688.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:190]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:216]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:248]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:265]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:281]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:297]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 27 connections, but only 26 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:188]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:213]
WARNING: [Synth 8-6014] Unused sequential element Z_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:95]
WARNING: [Synth 8-3848] Net we_aluCCR in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:37]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 15 connections, but only 10 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (5#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.094 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1750.668 ; gain = 62.574
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1750.668 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1750.668 ; gain = 0.000
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1750.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:190]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:216]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:248]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:265]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:281]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:297]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 27 connections, but only 26 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:214]
WARNING: [Synth 8-3848] Net we_aluZ in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:37]
WARNING: [Synth 8-3848] Net we_aluCCR in module/entity cpu does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:37]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 16 connections, but only 10 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (5#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1750.668 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1750.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1750.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1750.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1750.668 ; gain = 0.000
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1750.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:190]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:223]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:272]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:288]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:304]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 29 connections, but only 28 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:214]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 16 connections, but only 10 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (5#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1750.668 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1750.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1750.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1802.863 ; gain = 52.195
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1802.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:190]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:209]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:227]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:243]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:292]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:308]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 29 connections, but only 28 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:214]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 16 connections, but only 10 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (5#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1802.863 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1802.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1802.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.117 ; gain = 8.254
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1811.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:190]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:209]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:228]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:244]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:277]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:293]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:309]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 29 connections, but only 28 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:214]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 16 connections, but only 10 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (5#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1811.117 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1811.117 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1811.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1818.238 ; gain = 7.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1818.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1818.238 ; gain = 0.000
set_property top tb_cu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1900.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:190]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:209]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:228]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:244]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:277]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:293]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:309]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 29 connections, but only 28 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:214]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 16 connections, but only 10 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (5#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.441 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1989.254 ; gain = 88.813
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [VRFC 10-2458] undeclared symbol runtime, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [VRFC 10-2458] undeclared symbol we_aluZ, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [VRFC 10-2458] undeclared symbol we_aluCCR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [VRFC 10-2458] undeclared symbol we_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [VRFC 10-2458] undeclared symbol re_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [VRFC 10-2458] undeclared symbol error_flag, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [VRFC 10-2458] undeclared symbol mux_MBR_load, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cu_behav -key {Behavioral:sim_1:Functional:tb_cu} -tclbatch {tb_cu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1989.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [VRFC 10-2458] undeclared symbol runtime, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [VRFC 10-2458] undeclared symbol we_aluZ, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [VRFC 10-2458] undeclared symbol we_aluCCR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [VRFC 10-2458] undeclared symbol we_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [VRFC 10-2458] undeclared symbol re_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [VRFC 10-2458] undeclared symbol error_flag, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [VRFC 10-2458] undeclared symbol mux_MBR_load, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1989.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [VRFC 10-2458] undeclared symbol runtime, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:40]
INFO: [VRFC 10-2458] undeclared symbol we_aluZ, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:40]
INFO: [VRFC 10-2458] undeclared symbol we_aluCCR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:40]
INFO: [VRFC 10-2458] undeclared symbol we_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:40]
INFO: [VRFC 10-2458] undeclared symbol re_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:40]
INFO: [VRFC 10-2458] undeclared symbol error_flag, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:40]
INFO: [VRFC 10-2458] undeclared symbol mux_MBR_load, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:40]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1989.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [VRFC 10-2458] undeclared symbol we_aluZ, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol we_aluCCR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol we_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol re_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol error_flag, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol mux_MBR_load, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1989.254 ; gain = 0.000
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 126
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 129
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 133
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 133
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 133
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 145
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 190
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 194
remove_bps -file {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} -line 194
add_bp {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 196
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 126
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1989.254 ; gain = 0.000
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 353
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [VRFC 10-2458] undeclared symbol we_aluZ, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol we_aluCCR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol we_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol re_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol error_flag, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol mux_MBR_load, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 126
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1989.254 ; gain = 0.000
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 353
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 130 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 130 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 130 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 130 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 130 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 63
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 85
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 150 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 150 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 150 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 150 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 150 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 63
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 85
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 170 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 170 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 170 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 170 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 170 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 63
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 85
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 190 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 190 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 190 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 190 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 190 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 200 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 200 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 200 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 200 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [VRFC 10-2458] undeclared symbol we_aluZ, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol we_aluCCR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol we_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol re_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol error_flag, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol mux_MBR_load, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 126
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1989.254 ; gain = 0.000
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 128
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 129
step
Stopped at time : 120 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 130 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 130 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 130 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 130 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 130 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 63
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 85
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 86
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 87
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 89
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 92
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 93
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 94
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 96
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 97
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 98
step
Stopped at time : 140 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 150 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 150 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 150 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 150 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 150 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 63
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 85
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 86
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 87
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 89
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 103
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 104
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 105
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 106
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 107
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 109
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 110
step
Stopped at time : 160 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 170 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 170 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 170 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 170 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 170 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 63
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 64
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" Line 65
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 62
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 63
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 85
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 86
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 87
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 115
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 116
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 118
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 119
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 120
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 122
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 123
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 124
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 126
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 128
step
Stopped at time : 180 ns : File "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" Line 129
remove_bps -all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [VRFC 10-2458] undeclared symbol we_aluZ, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol we_aluCCR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol we_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol re_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol error_flag, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol mux_MBR_load, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1989.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [VRFC 10-2458] undeclared symbol we_aluZ, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol we_aluCCR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol we_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol re_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol error_flag, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol mux_MBR_load, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1989.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
INFO: [VRFC 10-311] analyzing module tb_cu
INFO: [VRFC 10-2458] undeclared symbol we_aluZ, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol we_aluCCR, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol we_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol re_mem, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol error_flag, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [VRFC 10-2458] undeclared symbol mux_MBR_load, assumed default net type wire [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_cu.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cu_behav xil_defaultlib.tb_cu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.tb_cu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1989.254 ; gain = 0.000
set_property top tb_system_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1989.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:159]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:135]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:192]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:211]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:230]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:246]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:262]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:279]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:295]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:311]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 29 connections, but only 28 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:214]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 16 connections, but only 10 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (5#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[19]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[9]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[8]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.254 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.285 ; gain = 7.031
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1996.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  1 22:13:51 2018...
