Simulator report for dlock
Fri Dec 26 20:36:43 2008
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 462 nodes    ;
; Simulation Coverage         ;      57.79 % ;
; Total Number of Transitions ; 9602         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; 212.vwf    ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      57.79 % ;
; Total nodes checked                                 ; 462          ;
; Total output ports checked                          ; 462          ;
; Total output ports with complete 1/0-value coverage ; 267          ;
; Total output ports with no 1/0-value coverage       ; 179          ;
; Total output ports with no 1-value coverage         ; 179          ;
; Total output ports with no 0-value coverage         ; 195          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                          ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; Node Name                                                               ; Output Port Name                                                        ; Output Port Type ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; |dlock|clk                                                              ; |dlock|clk                                                              ; out              ;
; |dlock|lock                                                             ; |dlock|lock                                                             ; out              ;
; |dlock|start                                                            ; |dlock|start                                                            ; out              ;
; |dlock|ps_ch                                                            ; |dlock|ps_ch                                                            ; out              ;
; |dlock|enter                                                            ; |dlock|enter                                                            ; out              ;
; |dlock|key_in[2]                                                        ; |dlock|key_in[2]                                                        ; out              ;
; |dlock|key                                                              ; |dlock|key                                                              ; pin_out          ;
; |dlock|dl_coder:CODER|key_in_2~7                                        ; |dlock|dl_coder:CODER|key_in_2~7                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2[2]                                       ; |dlock|dl_coder:CODER|key_in_2[2]                                       ; regout           ;
; |dlock|dl_coder:CODER|U2~0                                              ; |dlock|dl_coder:CODER|U2~0                                              ; out0             ;
; |dlock|dl_coder:CODER|WideOr1                                           ; |dlock|dl_coder:CODER|WideOr1                                           ; out0             ;
; |dlock|dl_coder:CODER|key_in_1[2]                                       ; |dlock|dl_coder:CODER|key_in_1[2]                                       ; regout           ;
; |dlock|dl_counter:CONUTER|cout                                          ; |dlock|dl_counter:CONUTER|cout                                          ; regout           ;
; |dlock|dl_counter:CONUTER|cnt~0                                         ; |dlock|dl_counter:CONUTER|cnt~0                                         ; out              ;
; |dlock|dl_counter:CONUTER|cnt~1                                         ; |dlock|dl_counter:CONUTER|cnt~1                                         ; out              ;
; |dlock|dl_counter:CONUTER|cnt[1]                                        ; |dlock|dl_counter:CONUTER|cnt[1]                                        ; regout           ;
; |dlock|dl_counter:CONUTER|cnt[0]                                        ; |dlock|dl_counter:CONUTER|cnt[0]                                        ; regout           ;
; |dlock|dl_control:CONTROL|state~0                                       ; |dlock|dl_control:CONTROL|state~0                                       ; out              ;
; |dlock|dl_control:CONTROL|state~1                                       ; |dlock|dl_control:CONTROL|state~1                                       ; out              ;
; |dlock|dl_control:CONTROL|process0~0                                    ; |dlock|dl_control:CONTROL|process0~0                                    ; out0             ;
; |dlock|dl_control:CONTROL|process0~1                                    ; |dlock|dl_control:CONTROL|process0~1                                    ; out0             ;
; |dlock|dl_control:CONTROL|process0~2                                    ; |dlock|dl_control:CONTROL|process0~2                                    ; out0             ;
; |dlock|dl_control:CONTROL|process0~3                                    ; |dlock|dl_control:CONTROL|process0~3                                    ; out0             ;
; |dlock|dl_control:CONTROL|code_en~0                                     ; |dlock|dl_control:CONTROL|code_en~0                                     ; out              ;
; |dlock|dl_control:CONTROL|code_en~1                                     ; |dlock|dl_control:CONTROL|code_en~1                                     ; out              ;
; |dlock|dl_control:CONTROL|cnt_clr~0                                     ; |dlock|dl_control:CONTROL|cnt_clr~0                                     ; out              ;
; |dlock|dl_control:CONTROL|cnt_clr~1                                     ; |dlock|dl_control:CONTROL|cnt_clr~1                                     ; out              ;
; |dlock|dl_control:CONTROL|cnt_clr2~0                                    ; |dlock|dl_control:CONTROL|cnt_clr2~0                                    ; out              ;
; |dlock|dl_control:CONTROL|cnt_clr2~1                                    ; |dlock|dl_control:CONTROL|cnt_clr2~1                                    ; out              ;
; |dlock|dl_control:CONTROL|cnt_clr2~2                                    ; |dlock|dl_control:CONTROL|cnt_clr2~2                                    ; out              ;
; |dlock|dl_control:CONTROL|state~2                                       ; |dlock|dl_control:CONTROL|state~2                                       ; out              ;
; |dlock|dl_control:CONTROL|state~3                                       ; |dlock|dl_control:CONTROL|state~3                                       ; out              ;
; |dlock|dl_control:CONTROL|state~4                                       ; |dlock|dl_control:CONTROL|state~4                                       ; out              ;
; |dlock|dl_control:CONTROL|cnt_clk2~0                                    ; |dlock|dl_control:CONTROL|cnt_clk2~0                                    ; out              ;
; |dlock|dl_control:CONTROL|cnt_clk2~1                                    ; |dlock|dl_control:CONTROL|cnt_clk2~1                                    ; out              ;
; |dlock|dl_control:CONTROL|cnt_clk2~2                                    ; |dlock|dl_control:CONTROL|cnt_clk2~2                                    ; out              ;
; |dlock|dl_control:CONTROL|state~5                                       ; |dlock|dl_control:CONTROL|state~5                                       ; out              ;
; |dlock|dl_control:CONTROL|state~6                                       ; |dlock|dl_control:CONTROL|state~6                                       ; out              ;
; |dlock|dl_control:CONTROL|state~7                                       ; |dlock|dl_control:CONTROL|state~7                                       ; out              ;
; |dlock|dl_control:CONTROL|state~8                                       ; |dlock|dl_control:CONTROL|state~8                                       ; out              ;
; |dlock|dl_control:CONTROL|state~9                                       ; |dlock|dl_control:CONTROL|state~9                                       ; out              ;
; |dlock|dl_control:CONTROL|state~10                                      ; |dlock|dl_control:CONTROL|state~10                                      ; out              ;
; |dlock|dl_control:CONTROL|state~13                                      ; |dlock|dl_control:CONTROL|state~13                                      ; out              ;
; |dlock|dl_control:CONTROL|WideOr0                                       ; |dlock|dl_control:CONTROL|WideOr0                                       ; out0             ;
; |dlock|dl_control:CONTROL|WideOr6                                       ; |dlock|dl_control:CONTROL|WideOr6                                       ; out0             ;
; |dlock|dl_control:CONTROL|WideOr7                                       ; |dlock|dl_control:CONTROL|WideOr7                                       ; out0             ;
; |dlock|dl_control:CONTROL|WideOr8                                       ; |dlock|dl_control:CONTROL|WideOr8                                       ; out0             ;
; |dlock|dl_control:CONTROL|reg_wr                                        ; |dlock|dl_control:CONTROL|reg_wr                                        ; regout           ;
; |dlock|dl_control:CONTROL|cnt_clr                                       ; |dlock|dl_control:CONTROL|cnt_clr                                       ; regout           ;
; |dlock|dl_control:CONTROL|code_en                                       ; |dlock|dl_control:CONTROL|code_en                                       ; regout           ;
; |dlock|dl_control:CONTROL|state.ps_change                               ; |dlock|dl_control:CONTROL|state.ps_change                               ; regout           ;
; |dlock|dl_control:CONTROL|state.ps_right                                ; |dlock|dl_control:CONTROL|state.ps_right                                ; regout           ;
; |dlock|dl_control:CONTROL|state.ps_input                                ; |dlock|dl_control:CONTROL|state.ps_input                                ; regout           ;
; |dlock|dl_control:CONTROL|state.inlock                                  ; |dlock|dl_control:CONTROL|state.inlock                                  ; regout           ;
; |dlock|dl_control:CONTROL|state.outlock                                 ; |dlock|dl_control:CONTROL|state.outlock                                 ; regout           ;
; |dlock|dl_control:CONTROL|key                                           ; |dlock|dl_control:CONTROL|key                                           ; regout           ;
; |dlock|dl_control:CONTROL|state~15                                      ; |dlock|dl_control:CONTROL|state~15                                      ; out0             ;
; |dlock|dl_control:CONTROL|Selector0~4                                   ; |dlock|dl_control:CONTROL|Selector0~4                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector0~5                                   ; |dlock|dl_control:CONTROL|Selector0~5                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector1~5                                   ; |dlock|dl_control:CONTROL|Selector1~5                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector1~6                                   ; |dlock|dl_control:CONTROL|Selector1~6                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector1~7                                   ; |dlock|dl_control:CONTROL|Selector1~7                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector1~8                                   ; |dlock|dl_control:CONTROL|Selector1~8                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector2~7                                   ; |dlock|dl_control:CONTROL|Selector2~7                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector2~11                                  ; |dlock|dl_control:CONTROL|Selector2~11                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector2~12                                  ; |dlock|dl_control:CONTROL|Selector2~12                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector3~5                                   ; |dlock|dl_control:CONTROL|Selector3~5                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector3~7                                   ; |dlock|dl_control:CONTROL|Selector3~7                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector3~8                                   ; |dlock|dl_control:CONTROL|Selector3~8                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector4~5                                   ; |dlock|dl_control:CONTROL|Selector4~5                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector4~7                                   ; |dlock|dl_control:CONTROL|Selector4~7                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector4~8                                   ; |dlock|dl_control:CONTROL|Selector4~8                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector5~5                                   ; |dlock|dl_control:CONTROL|Selector5~5                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector5~8                                   ; |dlock|dl_control:CONTROL|Selector5~8                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector7~4                                   ; |dlock|dl_control:CONTROL|Selector7~4                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector7~5                                   ; |dlock|dl_control:CONTROL|Selector7~5                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector7~6                                   ; |dlock|dl_control:CONTROL|Selector7~6                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector8~5                                   ; |dlock|dl_control:CONTROL|Selector8~5                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector8~6                                   ; |dlock|dl_control:CONTROL|Selector8~6                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector8~7                                   ; |dlock|dl_control:CONTROL|Selector8~7                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector9~5                                   ; |dlock|dl_control:CONTROL|Selector9~5                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector9~6                                   ; |dlock|dl_control:CONTROL|Selector9~6                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector9~7                                   ; |dlock|dl_control:CONTROL|Selector9~7                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector10~4                                  ; |dlock|dl_control:CONTROL|Selector10~4                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector10~5                                  ; |dlock|dl_control:CONTROL|Selector10~5                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector12~5                                  ; |dlock|dl_control:CONTROL|Selector12~5                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector12~8                                  ; |dlock|dl_control:CONTROL|Selector12~8                                  ; out0             ;
; |dlock|dl_counter:CONUTER|Add0~10                                       ; |dlock|dl_counter:CONUTER|Add0~10                                       ; out0             ;
; |dlock|dl_coder:CODER|Equal0~13                                         ; |dlock|dl_coder:CODER|Equal0~13                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~21                                         ; |dlock|dl_coder:CODER|Equal0~21                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal1~11                                         ; |dlock|dl_coder:CODER|Equal1~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal3~11                                         ; |dlock|dl_coder:CODER|Equal3~11                                         ; out0             ;
; |dlock|dl_cmp:COMPARATOR|Equal0~6                                       ; |dlock|dl_cmp:COMPARATOR|Equal0~6                                       ; out0             ;
; |dlock|dl_cmp:COMPARATOR|Equal0~9                                       ; |dlock|dl_cmp:COMPARATOR|Equal0~9                                       ; out0             ;
; |dlock|dl_counter:CONUTER|Equal0~3                                      ; |dlock|dl_counter:CONUTER|Equal0~3                                      ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~1              ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~1              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~2              ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~2              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~3              ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~3              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~1 ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]   ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~4              ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~4              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~6              ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~6              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~7              ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~7              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|w_result19w~1    ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|w_result19w~1    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|w_result19w      ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|w_result19w      ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~0              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~1              ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~1              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~2              ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~2              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~1 ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]   ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~4              ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~4              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~5              ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~5              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~6              ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~6              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|w_result19w~0    ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|w_result19w~0    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~7              ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~7              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|w_result19w~1    ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|w_result19w~1    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|w_result19w      ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|w_result19w      ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~1              ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~1              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~2              ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~2              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~3              ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~3              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~1 ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]   ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~4              ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~4              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~6              ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~6              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~7              ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~7              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|w_result19w~1    ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|w_result19w~1    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|w_result19w      ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|w_result19w      ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~1              ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~1              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~2              ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~2              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~3              ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~3              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~1 ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]   ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~4              ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~4              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~6              ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~6              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~7              ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~7              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|w_result19w~1    ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|w_result19w~1    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|w_result19w      ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|w_result19w      ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~1              ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~1              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~2              ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~2              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~3              ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~3              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~1 ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]   ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~4              ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~4              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~6              ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~6              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~7              ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~7              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|w_result19w~1    ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|w_result19w~1    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|w_result19w      ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|w_result19w      ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~0              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~1              ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~1              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~2              ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~2              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~3              ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~3              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~1 ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]   ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~4              ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~4              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~5              ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~5              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~6              ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~6              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|w_result19w~0    ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|w_result19w~0    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|w_result19w~1    ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|w_result19w~1    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|w_result19w      ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|w_result19w      ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~1               ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~1               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~2               ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~2               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~3               ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~3               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~1  ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]    ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~4               ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~4               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~6               ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~6               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~7               ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~7               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|w_result19w~1     ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|w_result19w~1     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|w_result19w       ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|w_result19w       ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~1               ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~1               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~2               ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~2               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~3               ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~3               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~1  ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]    ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~4               ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~4               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~6               ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~6               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~7               ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~7               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|w_result19w~1     ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|w_result19w~1     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|w_result19w       ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|w_result19w       ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~1               ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~1               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~2               ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~2               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~3               ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~3               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1  ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]    ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~4               ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~4               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~6               ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~6               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~7               ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~7               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|w_result19w~1     ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|w_result19w~1     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|w_result19w       ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|w_result19w       ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~1               ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~1               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~2               ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~2               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~3               ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~3               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1  ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]    ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~4               ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~4               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~6               ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~6               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~7               ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|_~7               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|w_result19w~1     ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|w_result19w~1     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|w_result19w       ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|w_result19w       ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~1               ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~1               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~2               ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~2               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~3               ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~3               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1  ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]    ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~4               ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~4               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~6               ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~6               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~7               ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~7               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|w_result19w~1     ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|w_result19w~1     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|w_result19w       ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|w_result19w       ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~1               ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~1               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~2               ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~2               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~3               ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~3               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1  ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]    ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~4               ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~4               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~6               ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~6               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~7               ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~7               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|w_result19w~1     ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|w_result19w~1     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|w_result19w       ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|w_result19w       ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~1               ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~1               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~2               ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~2               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~3               ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~3               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1  ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]    ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~4               ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~4               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~6               ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~6               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~7               ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~7               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|w_result19w~1     ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|w_result19w~1     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|w_result19w       ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|w_result19w       ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~1               ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~1               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~2               ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~2               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~3               ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~3               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1  ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]    ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~4               ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~4               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~6               ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~6               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|w_result19w~1     ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|w_result19w~1     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|w_result19w       ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|w_result19w       ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~1               ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~1               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~2               ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~2               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~3               ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~3               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1  ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]    ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~4               ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~4               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~6               ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~6               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~7               ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~7               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|w_result19w~1     ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|w_result19w~1     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|w_result19w       ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|w_result19w       ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~1               ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~1               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~2               ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~2               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~3               ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~3               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1  ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]    ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~4               ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~4               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~6               ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~6               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~7               ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~7               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|w_result19w~1     ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|w_result19w~1     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|w_result19w       ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|w_result19w       ; out0             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; Node Name                                                               ; Output Port Name                                                        ; Output Port Type ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; |dlock|off_al                                                           ; |dlock|off_al                                                           ; out              ;
; |dlock|key_in[0]                                                        ; |dlock|key_in[0]                                                        ; out              ;
; |dlock|key_in[1]                                                        ; |dlock|key_in[1]                                                        ; out              ;
; |dlock|key_in[3]                                                        ; |dlock|key_in[3]                                                        ; out              ;
; |dlock|key_in[4]                                                        ; |dlock|key_in[4]                                                        ; out              ;
; |dlock|key_in[5]                                                        ; |dlock|key_in[5]                                                        ; out              ;
; |dlock|key_in[6]                                                        ; |dlock|key_in[6]                                                        ; out              ;
; |dlock|key_in[7]                                                        ; |dlock|key_in[7]                                                        ; out              ;
; |dlock|key_in[8]                                                        ; |dlock|key_in[8]                                                        ; out              ;
; |dlock|key_in[9]                                                        ; |dlock|key_in[9]                                                        ; out              ;
; |dlock|warn                                                             ; |dlock|warn                                                             ; pin_out          ;
; |dlock|dl_coder:CODER|key_in_2~0                                        ; |dlock|dl_coder:CODER|key_in_2~0                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~1                                        ; |dlock|dl_coder:CODER|key_in_2~1                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~2                                        ; |dlock|dl_coder:CODER|key_in_2~2                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~3                                        ; |dlock|dl_coder:CODER|key_in_2~3                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~4                                        ; |dlock|dl_coder:CODER|key_in_2~4                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~5                                        ; |dlock|dl_coder:CODER|key_in_2~5                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~6                                        ; |dlock|dl_coder:CODER|key_in_2~6                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~8                                        ; |dlock|dl_coder:CODER|key_in_2~8                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~9                                        ; |dlock|dl_coder:CODER|key_in_2~9                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2[1]                                       ; |dlock|dl_coder:CODER|key_in_2[1]                                       ; regout           ;
; |dlock|dl_coder:CODER|code_out[3]                                       ; |dlock|dl_coder:CODER|code_out[3]                                       ; regout           ;
; |dlock|dl_coder:CODER|code_out[2]                                       ; |dlock|dl_coder:CODER|code_out[2]                                       ; regout           ;
; |dlock|dl_coder:CODER|code_out~0                                        ; |dlock|dl_coder:CODER|code_out~0                                        ; out0             ;
; |dlock|dl_coder:CODER|code_out[0]                                       ; |dlock|dl_coder:CODER|code_out[0]                                       ; regout           ;
; |dlock|dl_coder:CODER|WideOr0                                           ; |dlock|dl_coder:CODER|WideOr0                                           ; out0             ;
; |dlock|dl_coder:CODER|WideOr2                                           ; |dlock|dl_coder:CODER|WideOr2                                           ; out0             ;
; |dlock|dl_coder:CODER|key_in_2[0]                                       ; |dlock|dl_coder:CODER|key_in_2[0]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[3]                                       ; |dlock|dl_coder:CODER|key_in_2[3]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[4]                                       ; |dlock|dl_coder:CODER|key_in_2[4]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[5]                                       ; |dlock|dl_coder:CODER|key_in_2[5]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[6]                                       ; |dlock|dl_coder:CODER|key_in_2[6]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[7]                                       ; |dlock|dl_coder:CODER|key_in_2[7]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[8]                                       ; |dlock|dl_coder:CODER|key_in_2[8]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[9]                                       ; |dlock|dl_coder:CODER|key_in_2[9]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[0]                                       ; |dlock|dl_coder:CODER|key_in_1[0]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[1]                                       ; |dlock|dl_coder:CODER|key_in_1[1]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[3]                                       ; |dlock|dl_coder:CODER|key_in_1[3]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[4]                                       ; |dlock|dl_coder:CODER|key_in_1[4]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[5]                                       ; |dlock|dl_coder:CODER|key_in_1[5]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[6]                                       ; |dlock|dl_coder:CODER|key_in_1[6]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[7]                                       ; |dlock|dl_coder:CODER|key_in_1[7]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[8]                                       ; |dlock|dl_coder:CODER|key_in_1[8]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[9]                                       ; |dlock|dl_coder:CODER|key_in_1[9]                                       ; regout           ;
; |dlock|dl_reg:REG|m2[0]                                                 ; |dlock|dl_reg:REG|m2[0]                                                 ; regout           ;
; |dlock|dl_reg:REG|m0~0                                                  ; |dlock|dl_reg:REG|m0~0                                                  ; out              ;
; |dlock|dl_reg:REG|m0~1                                                  ; |dlock|dl_reg:REG|m0~1                                                  ; out              ;
; |dlock|dl_reg:REG|m0~3                                                  ; |dlock|dl_reg:REG|m0~3                                                  ; out              ;
; |dlock|dl_reg:REG|data_out~0                                            ; |dlock|dl_reg:REG|data_out~0                                            ; out              ;
; |dlock|dl_reg:REG|data_out~1                                            ; |dlock|dl_reg:REG|data_out~1                                            ; out              ;
; |dlock|dl_reg:REG|data_out~3                                            ; |dlock|dl_reg:REG|data_out~3                                            ; out              ;
; |dlock|dl_reg:REG|m1~0                                                  ; |dlock|dl_reg:REG|m1~0                                                  ; out              ;
; |dlock|dl_reg:REG|m1~1                                                  ; |dlock|dl_reg:REG|m1~1                                                  ; out              ;
; |dlock|dl_reg:REG|m1~3                                                  ; |dlock|dl_reg:REG|m1~3                                                  ; out              ;
; |dlock|dl_reg:REG|data_out~4                                            ; |dlock|dl_reg:REG|data_out~4                                            ; out              ;
; |dlock|dl_reg:REG|data_out~5                                            ; |dlock|dl_reg:REG|data_out~5                                            ; out              ;
; |dlock|dl_reg:REG|data_out~7                                            ; |dlock|dl_reg:REG|data_out~7                                            ; out              ;
; |dlock|dl_reg:REG|m2~0                                                  ; |dlock|dl_reg:REG|m2~0                                                  ; out              ;
; |dlock|dl_reg:REG|m2~1                                                  ; |dlock|dl_reg:REG|m2~1                                                  ; out              ;
; |dlock|dl_reg:REG|m2~3                                                  ; |dlock|dl_reg:REG|m2~3                                                  ; out              ;
; |dlock|dl_reg:REG|data_out~8                                            ; |dlock|dl_reg:REG|data_out~8                                            ; out              ;
; |dlock|dl_reg:REG|data_out~9                                            ; |dlock|dl_reg:REG|data_out~9                                            ; out              ;
; |dlock|dl_reg:REG|data_out~11                                           ; |dlock|dl_reg:REG|data_out~11                                           ; out              ;
; |dlock|dl_reg:REG|m2[2]                                                 ; |dlock|dl_reg:REG|m2[2]                                                 ; regout           ;
; |dlock|dl_reg:REG|m2[3]                                                 ; |dlock|dl_reg:REG|m2[3]                                                 ; regout           ;
; |dlock|dl_reg:REG|m1[0]                                                 ; |dlock|dl_reg:REG|m1[0]                                                 ; regout           ;
; |dlock|dl_reg:REG|m1[2]                                                 ; |dlock|dl_reg:REG|m1[2]                                                 ; regout           ;
; |dlock|dl_reg:REG|m1[3]                                                 ; |dlock|dl_reg:REG|m1[3]                                                 ; regout           ;
; |dlock|dl_reg:REG|data_out[0]                                           ; |dlock|dl_reg:REG|data_out[0]                                           ; regout           ;
; |dlock|dl_reg:REG|data_out[2]                                           ; |dlock|dl_reg:REG|data_out[2]                                           ; regout           ;
; |dlock|dl_reg:REG|data_out[3]                                           ; |dlock|dl_reg:REG|data_out[3]                                           ; regout           ;
; |dlock|dl_reg:REG|m0[0]                                                 ; |dlock|dl_reg:REG|m0[0]                                                 ; regout           ;
; |dlock|dl_reg:REG|m0[2]                                                 ; |dlock|dl_reg:REG|m0[2]                                                 ; regout           ;
; |dlock|dl_reg:REG|m0[3]                                                 ; |dlock|dl_reg:REG|m0[3]                                                 ; regout           ;
; |dlock|dl_counter2:COUNTER2|wro_count                                   ; |dlock|dl_counter2:COUNTER2|wro_count                                   ; regout           ;
; |dlock|dl_counter2:COUNTER2|cnt~0                                       ; |dlock|dl_counter2:COUNTER2|cnt~0                                       ; out              ;
; |dlock|dl_counter2:COUNTER2|cnt~1                                       ; |dlock|dl_counter2:COUNTER2|cnt~1                                       ; out              ;
; |dlock|dl_counter2:COUNTER2|cnt[1]                                      ; |dlock|dl_counter2:COUNTER2|cnt[1]                                      ; regout           ;
; |dlock|dl_counter2:COUNTER2|cnt[0]                                      ; |dlock|dl_counter2:COUNTER2|cnt[0]                                      ; regout           ;
; |dlock|dl_control:CONTROL|process0~4                                    ; |dlock|dl_control:CONTROL|process0~4                                    ; out0             ;
; |dlock|dl_control:CONTROL|cnt_clk2~3                                    ; |dlock|dl_control:CONTROL|cnt_clk2~3                                    ; out              ;
; |dlock|dl_control:CONTROL|cnt_clk2~4                                    ; |dlock|dl_control:CONTROL|cnt_clk2~4                                    ; out              ;
; |dlock|dl_control:CONTROL|cnt_clk2~5                                    ; |dlock|dl_control:CONTROL|cnt_clk2~5                                    ; out              ;
; |dlock|dl_control:CONTROL|state~11                                      ; |dlock|dl_control:CONTROL|state~11                                      ; out              ;
; |dlock|dl_control:CONTROL|state~12                                      ; |dlock|dl_control:CONTROL|state~12                                      ; out              ;
; |dlock|dl_control:CONTROL|cnt_clk2                                      ; |dlock|dl_control:CONTROL|cnt_clk2                                      ; regout           ;
; |dlock|dl_control:CONTROL|warn                                          ; |dlock|dl_control:CONTROL|warn                                          ; regout           ;
; |dlock|dl_control:CONTROL|state.alarm                                   ; |dlock|dl_control:CONTROL|state.alarm                                   ; regout           ;
; |dlock|dl_control:CONTROL|state.ps_wrong                                ; |dlock|dl_control:CONTROL|state.ps_wrong                                ; regout           ;
; |dlock|dl_control:CONTROL|Selector2~8                                   ; |dlock|dl_control:CONTROL|Selector2~8                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector2~9                                   ; |dlock|dl_control:CONTROL|Selector2~9                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector2~10                                  ; |dlock|dl_control:CONTROL|Selector2~10                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector3~6                                   ; |dlock|dl_control:CONTROL|Selector3~6                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector4~6                                   ; |dlock|dl_control:CONTROL|Selector4~6                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector5~6                                   ; |dlock|dl_control:CONTROL|Selector5~6                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector5~7                                   ; |dlock|dl_control:CONTROL|Selector5~7                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector6~6                                   ; |dlock|dl_control:CONTROL|Selector6~6                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector6~7                                   ; |dlock|dl_control:CONTROL|Selector6~7                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector6~8                                   ; |dlock|dl_control:CONTROL|Selector6~8                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector6~9                                   ; |dlock|dl_control:CONTROL|Selector6~9                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector6~10                                  ; |dlock|dl_control:CONTROL|Selector6~10                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector8~8                                   ; |dlock|dl_control:CONTROL|Selector8~8                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector11~4                                  ; |dlock|dl_control:CONTROL|Selector11~4                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector11~5                                  ; |dlock|dl_control:CONTROL|Selector11~5                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector11~6                                  ; |dlock|dl_control:CONTROL|Selector11~6                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector12~6                                  ; |dlock|dl_control:CONTROL|Selector12~6                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector12~7                                  ; |dlock|dl_control:CONTROL|Selector12~7                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector12~9                                  ; |dlock|dl_control:CONTROL|Selector12~9                                  ; out0             ;
; |dlock|dl_counter2:COUNTER2|Add0~10                                     ; |dlock|dl_counter2:COUNTER2|Add0~10                                     ; out0             ;
; |dlock|dl_coder:CODER|Equal0~11                                         ; |dlock|dl_coder:CODER|Equal0~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~12                                         ; |dlock|dl_coder:CODER|Equal0~12                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~14                                         ; |dlock|dl_coder:CODER|Equal0~14                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~15                                         ; |dlock|dl_coder:CODER|Equal0~15                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~16                                         ; |dlock|dl_coder:CODER|Equal0~16                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~17                                         ; |dlock|dl_coder:CODER|Equal0~17                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~18                                         ; |dlock|dl_coder:CODER|Equal0~18                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~19                                         ; |dlock|dl_coder:CODER|Equal0~19                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~20                                         ; |dlock|dl_coder:CODER|Equal0~20                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal2~11                                         ; |dlock|dl_coder:CODER|Equal2~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal4~11                                         ; |dlock|dl_coder:CODER|Equal4~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal5~11                                         ; |dlock|dl_coder:CODER|Equal5~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal6~11                                         ; |dlock|dl_coder:CODER|Equal6~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal7~11                                         ; |dlock|dl_coder:CODER|Equal7~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal8~11                                         ; |dlock|dl_coder:CODER|Equal8~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal9~11                                         ; |dlock|dl_coder:CODER|Equal9~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal10~11                                        ; |dlock|dl_coder:CODER|Equal10~11                                        ; out0             ;
; |dlock|dl_cmp:COMPARATOR|Equal0~5                                       ; |dlock|dl_cmp:COMPARATOR|Equal0~5                                       ; out0             ;
; |dlock|dl_cmp:COMPARATOR|Equal0~7                                       ; |dlock|dl_cmp:COMPARATOR|Equal0~7                                       ; out0             ;
; |dlock|dl_cmp:COMPARATOR|Equal0~8                                       ; |dlock|dl_cmp:COMPARATOR|Equal0~8                                       ; out0             ;
; |dlock|dl_counter2:COUNTER2|Equal0~3                                    ; |dlock|dl_counter2:COUNTER2|Equal0~3                                    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~0              ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~0              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~0 ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~5              ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~5              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|w_result19w~0    ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|w_result19w~0    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~3              ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~3              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~0              ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~0              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~0 ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~5              ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~5              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|w_result19w~0    ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|w_result19w~0    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~0              ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~0              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~0 ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~5              ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~5              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|w_result19w~0    ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|w_result19w~0    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~0              ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~0              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~0 ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~5              ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~5              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|w_result19w~0    ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|w_result19w~0    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|w_result19w~0     ; out0             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; Node Name                                                               ; Output Port Name                                                        ; Output Port Type ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; |dlock|off_al                                                           ; |dlock|off_al                                                           ; out              ;
; |dlock|key_in[0]                                                        ; |dlock|key_in[0]                                                        ; out              ;
; |dlock|key_in[1]                                                        ; |dlock|key_in[1]                                                        ; out              ;
; |dlock|key_in[3]                                                        ; |dlock|key_in[3]                                                        ; out              ;
; |dlock|key_in[4]                                                        ; |dlock|key_in[4]                                                        ; out              ;
; |dlock|key_in[5]                                                        ; |dlock|key_in[5]                                                        ; out              ;
; |dlock|key_in[6]                                                        ; |dlock|key_in[6]                                                        ; out              ;
; |dlock|key_in[7]                                                        ; |dlock|key_in[7]                                                        ; out              ;
; |dlock|key_in[8]                                                        ; |dlock|key_in[8]                                                        ; out              ;
; |dlock|key_in[9]                                                        ; |dlock|key_in[9]                                                        ; out              ;
; |dlock|warn                                                             ; |dlock|warn                                                             ; pin_out          ;
; |dlock|dl_coder:CODER|key_in_2~0                                        ; |dlock|dl_coder:CODER|key_in_2~0                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~1                                        ; |dlock|dl_coder:CODER|key_in_2~1                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~2                                        ; |dlock|dl_coder:CODER|key_in_2~2                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~3                                        ; |dlock|dl_coder:CODER|key_in_2~3                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~4                                        ; |dlock|dl_coder:CODER|key_in_2~4                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~5                                        ; |dlock|dl_coder:CODER|key_in_2~5                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~6                                        ; |dlock|dl_coder:CODER|key_in_2~6                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~8                                        ; |dlock|dl_coder:CODER|key_in_2~8                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2~9                                        ; |dlock|dl_coder:CODER|key_in_2~9                                        ; out              ;
; |dlock|dl_coder:CODER|key_in_2[1]                                       ; |dlock|dl_coder:CODER|key_in_2[1]                                       ; regout           ;
; |dlock|dl_coder:CODER|code_out[3]                                       ; |dlock|dl_coder:CODER|code_out[3]                                       ; regout           ;
; |dlock|dl_coder:CODER|code_out[2]                                       ; |dlock|dl_coder:CODER|code_out[2]                                       ; regout           ;
; |dlock|dl_coder:CODER|code_out[1]                                       ; |dlock|dl_coder:CODER|code_out[1]                                       ; regout           ;
; |dlock|dl_coder:CODER|code_out~0                                        ; |dlock|dl_coder:CODER|code_out~0                                        ; out0             ;
; |dlock|dl_coder:CODER|code_out[0]                                       ; |dlock|dl_coder:CODER|code_out[0]                                       ; regout           ;
; |dlock|dl_coder:CODER|WideOr0                                           ; |dlock|dl_coder:CODER|WideOr0                                           ; out0             ;
; |dlock|dl_coder:CODER|WideOr2                                           ; |dlock|dl_coder:CODER|WideOr2                                           ; out0             ;
; |dlock|dl_coder:CODER|key_in_2[0]                                       ; |dlock|dl_coder:CODER|key_in_2[0]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[3]                                       ; |dlock|dl_coder:CODER|key_in_2[3]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[4]                                       ; |dlock|dl_coder:CODER|key_in_2[4]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[5]                                       ; |dlock|dl_coder:CODER|key_in_2[5]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[6]                                       ; |dlock|dl_coder:CODER|key_in_2[6]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[7]                                       ; |dlock|dl_coder:CODER|key_in_2[7]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[8]                                       ; |dlock|dl_coder:CODER|key_in_2[8]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_2[9]                                       ; |dlock|dl_coder:CODER|key_in_2[9]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[0]                                       ; |dlock|dl_coder:CODER|key_in_1[0]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[1]                                       ; |dlock|dl_coder:CODER|key_in_1[1]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[3]                                       ; |dlock|dl_coder:CODER|key_in_1[3]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[4]                                       ; |dlock|dl_coder:CODER|key_in_1[4]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[5]                                       ; |dlock|dl_coder:CODER|key_in_1[5]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[6]                                       ; |dlock|dl_coder:CODER|key_in_1[6]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[7]                                       ; |dlock|dl_coder:CODER|key_in_1[7]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[8]                                       ; |dlock|dl_coder:CODER|key_in_1[8]                                       ; regout           ;
; |dlock|dl_coder:CODER|key_in_1[9]                                       ; |dlock|dl_coder:CODER|key_in_1[9]                                       ; regout           ;
; |dlock|dl_reg:REG|m2[0]                                                 ; |dlock|dl_reg:REG|m2[0]                                                 ; regout           ;
; |dlock|dl_reg:REG|m0~0                                                  ; |dlock|dl_reg:REG|m0~0                                                  ; out              ;
; |dlock|dl_reg:REG|m0~1                                                  ; |dlock|dl_reg:REG|m0~1                                                  ; out              ;
; |dlock|dl_reg:REG|m0~2                                                  ; |dlock|dl_reg:REG|m0~2                                                  ; out              ;
; |dlock|dl_reg:REG|m0~3                                                  ; |dlock|dl_reg:REG|m0~3                                                  ; out              ;
; |dlock|dl_reg:REG|data_out~0                                            ; |dlock|dl_reg:REG|data_out~0                                            ; out              ;
; |dlock|dl_reg:REG|data_out~1                                            ; |dlock|dl_reg:REG|data_out~1                                            ; out              ;
; |dlock|dl_reg:REG|data_out~2                                            ; |dlock|dl_reg:REG|data_out~2                                            ; out              ;
; |dlock|dl_reg:REG|data_out~3                                            ; |dlock|dl_reg:REG|data_out~3                                            ; out              ;
; |dlock|dl_reg:REG|m1~0                                                  ; |dlock|dl_reg:REG|m1~0                                                  ; out              ;
; |dlock|dl_reg:REG|m1~1                                                  ; |dlock|dl_reg:REG|m1~1                                                  ; out              ;
; |dlock|dl_reg:REG|m1~2                                                  ; |dlock|dl_reg:REG|m1~2                                                  ; out              ;
; |dlock|dl_reg:REG|m1~3                                                  ; |dlock|dl_reg:REG|m1~3                                                  ; out              ;
; |dlock|dl_reg:REG|data_out~4                                            ; |dlock|dl_reg:REG|data_out~4                                            ; out              ;
; |dlock|dl_reg:REG|data_out~5                                            ; |dlock|dl_reg:REG|data_out~5                                            ; out              ;
; |dlock|dl_reg:REG|data_out~6                                            ; |dlock|dl_reg:REG|data_out~6                                            ; out              ;
; |dlock|dl_reg:REG|data_out~7                                            ; |dlock|dl_reg:REG|data_out~7                                            ; out              ;
; |dlock|dl_reg:REG|m2~0                                                  ; |dlock|dl_reg:REG|m2~0                                                  ; out              ;
; |dlock|dl_reg:REG|m2~1                                                  ; |dlock|dl_reg:REG|m2~1                                                  ; out              ;
; |dlock|dl_reg:REG|m2~2                                                  ; |dlock|dl_reg:REG|m2~2                                                  ; out              ;
; |dlock|dl_reg:REG|m2~3                                                  ; |dlock|dl_reg:REG|m2~3                                                  ; out              ;
; |dlock|dl_reg:REG|data_out~8                                            ; |dlock|dl_reg:REG|data_out~8                                            ; out              ;
; |dlock|dl_reg:REG|data_out~9                                            ; |dlock|dl_reg:REG|data_out~9                                            ; out              ;
; |dlock|dl_reg:REG|data_out~10                                           ; |dlock|dl_reg:REG|data_out~10                                           ; out              ;
; |dlock|dl_reg:REG|data_out~11                                           ; |dlock|dl_reg:REG|data_out~11                                           ; out              ;
; |dlock|dl_reg:REG|m2[1]                                                 ; |dlock|dl_reg:REG|m2[1]                                                 ; regout           ;
; |dlock|dl_reg:REG|m2[2]                                                 ; |dlock|dl_reg:REG|m2[2]                                                 ; regout           ;
; |dlock|dl_reg:REG|m2[3]                                                 ; |dlock|dl_reg:REG|m2[3]                                                 ; regout           ;
; |dlock|dl_reg:REG|m1[0]                                                 ; |dlock|dl_reg:REG|m1[0]                                                 ; regout           ;
; |dlock|dl_reg:REG|m1[1]                                                 ; |dlock|dl_reg:REG|m1[1]                                                 ; regout           ;
; |dlock|dl_reg:REG|m1[2]                                                 ; |dlock|dl_reg:REG|m1[2]                                                 ; regout           ;
; |dlock|dl_reg:REG|m1[3]                                                 ; |dlock|dl_reg:REG|m1[3]                                                 ; regout           ;
; |dlock|dl_reg:REG|data_out[0]                                           ; |dlock|dl_reg:REG|data_out[0]                                           ; regout           ;
; |dlock|dl_reg:REG|data_out[1]                                           ; |dlock|dl_reg:REG|data_out[1]                                           ; regout           ;
; |dlock|dl_reg:REG|data_out[2]                                           ; |dlock|dl_reg:REG|data_out[2]                                           ; regout           ;
; |dlock|dl_reg:REG|data_out[3]                                           ; |dlock|dl_reg:REG|data_out[3]                                           ; regout           ;
; |dlock|dl_reg:REG|m0[0]                                                 ; |dlock|dl_reg:REG|m0[0]                                                 ; regout           ;
; |dlock|dl_reg:REG|m0[1]                                                 ; |dlock|dl_reg:REG|m0[1]                                                 ; regout           ;
; |dlock|dl_reg:REG|m0[2]                                                 ; |dlock|dl_reg:REG|m0[2]                                                 ; regout           ;
; |dlock|dl_reg:REG|m0[3]                                                 ; |dlock|dl_reg:REG|m0[3]                                                 ; regout           ;
; |dlock|dl_counter2:COUNTER2|wro_count                                   ; |dlock|dl_counter2:COUNTER2|wro_count                                   ; regout           ;
; |dlock|dl_counter2:COUNTER2|cnt~0                                       ; |dlock|dl_counter2:COUNTER2|cnt~0                                       ; out              ;
; |dlock|dl_counter2:COUNTER2|cnt~1                                       ; |dlock|dl_counter2:COUNTER2|cnt~1                                       ; out              ;
; |dlock|dl_counter2:COUNTER2|cnt[1]                                      ; |dlock|dl_counter2:COUNTER2|cnt[1]                                      ; regout           ;
; |dlock|dl_counter2:COUNTER2|cnt[0]                                      ; |dlock|dl_counter2:COUNTER2|cnt[0]                                      ; regout           ;
; |dlock|dl_control:CONTROL|process0~4                                    ; |dlock|dl_control:CONTROL|process0~4                                    ; out0             ;
; |dlock|dl_control:CONTROL|cnt_clk2~3                                    ; |dlock|dl_control:CONTROL|cnt_clk2~3                                    ; out              ;
; |dlock|dl_control:CONTROL|cnt_clk2~4                                    ; |dlock|dl_control:CONTROL|cnt_clk2~4                                    ; out              ;
; |dlock|dl_control:CONTROL|cnt_clk2~5                                    ; |dlock|dl_control:CONTROL|cnt_clk2~5                                    ; out              ;
; |dlock|dl_control:CONTROL|state~11                                      ; |dlock|dl_control:CONTROL|state~11                                      ; out              ;
; |dlock|dl_control:CONTROL|state~12                                      ; |dlock|dl_control:CONTROL|state~12                                      ; out              ;
; |dlock|dl_control:CONTROL|cnt_clk2                                      ; |dlock|dl_control:CONTROL|cnt_clk2                                      ; regout           ;
; |dlock|dl_control:CONTROL|cnt_clr2                                      ; |dlock|dl_control:CONTROL|cnt_clr2                                      ; regout           ;
; |dlock|dl_control:CONTROL|warn                                          ; |dlock|dl_control:CONTROL|warn                                          ; regout           ;
; |dlock|dl_control:CONTROL|state.alarm                                   ; |dlock|dl_control:CONTROL|state.alarm                                   ; regout           ;
; |dlock|dl_control:CONTROL|state.ps_wrong                                ; |dlock|dl_control:CONTROL|state.ps_wrong                                ; regout           ;
; |dlock|dl_control:CONTROL|Selector2~8                                   ; |dlock|dl_control:CONTROL|Selector2~8                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector2~9                                   ; |dlock|dl_control:CONTROL|Selector2~9                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector2~10                                  ; |dlock|dl_control:CONTROL|Selector2~10                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector3~6                                   ; |dlock|dl_control:CONTROL|Selector3~6                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector4~6                                   ; |dlock|dl_control:CONTROL|Selector4~6                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector5~6                                   ; |dlock|dl_control:CONTROL|Selector5~6                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector5~7                                   ; |dlock|dl_control:CONTROL|Selector5~7                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector6~6                                   ; |dlock|dl_control:CONTROL|Selector6~6                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector6~7                                   ; |dlock|dl_control:CONTROL|Selector6~7                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector6~8                                   ; |dlock|dl_control:CONTROL|Selector6~8                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector6~9                                   ; |dlock|dl_control:CONTROL|Selector6~9                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector6~10                                  ; |dlock|dl_control:CONTROL|Selector6~10                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector8~8                                   ; |dlock|dl_control:CONTROL|Selector8~8                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector9~8                                   ; |dlock|dl_control:CONTROL|Selector9~8                                   ; out0             ;
; |dlock|dl_control:CONTROL|Selector11~4                                  ; |dlock|dl_control:CONTROL|Selector11~4                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector11~5                                  ; |dlock|dl_control:CONTROL|Selector11~5                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector11~6                                  ; |dlock|dl_control:CONTROL|Selector11~6                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector12~6                                  ; |dlock|dl_control:CONTROL|Selector12~6                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector12~7                                  ; |dlock|dl_control:CONTROL|Selector12~7                                  ; out0             ;
; |dlock|dl_control:CONTROL|Selector12~9                                  ; |dlock|dl_control:CONTROL|Selector12~9                                  ; out0             ;
; |dlock|dl_counter2:COUNTER2|Add0~10                                     ; |dlock|dl_counter2:COUNTER2|Add0~10                                     ; out0             ;
; |dlock|dl_coder:CODER|Equal0~11                                         ; |dlock|dl_coder:CODER|Equal0~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~12                                         ; |dlock|dl_coder:CODER|Equal0~12                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~14                                         ; |dlock|dl_coder:CODER|Equal0~14                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~15                                         ; |dlock|dl_coder:CODER|Equal0~15                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~16                                         ; |dlock|dl_coder:CODER|Equal0~16                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~17                                         ; |dlock|dl_coder:CODER|Equal0~17                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~18                                         ; |dlock|dl_coder:CODER|Equal0~18                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~19                                         ; |dlock|dl_coder:CODER|Equal0~19                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal0~20                                         ; |dlock|dl_coder:CODER|Equal0~20                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal2~11                                         ; |dlock|dl_coder:CODER|Equal2~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal4~11                                         ; |dlock|dl_coder:CODER|Equal4~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal5~11                                         ; |dlock|dl_coder:CODER|Equal5~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal6~11                                         ; |dlock|dl_coder:CODER|Equal6~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal7~11                                         ; |dlock|dl_coder:CODER|Equal7~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal8~11                                         ; |dlock|dl_coder:CODER|Equal8~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal9~11                                         ; |dlock|dl_coder:CODER|Equal9~11                                         ; out0             ;
; |dlock|dl_coder:CODER|Equal10~11                                        ; |dlock|dl_coder:CODER|Equal10~11                                        ; out0             ;
; |dlock|dl_cmp:COMPARATOR|Equal0~5                                       ; |dlock|dl_cmp:COMPARATOR|Equal0~5                                       ; out0             ;
; |dlock|dl_cmp:COMPARATOR|Equal0~7                                       ; |dlock|dl_cmp:COMPARATOR|Equal0~7                                       ; out0             ;
; |dlock|dl_cmp:COMPARATOR|Equal0~8                                       ; |dlock|dl_cmp:COMPARATOR|Equal0~8                                       ; out0             ;
; |dlock|dl_counter2:COUNTER2|Equal0~3                                    ; |dlock|dl_counter2:COUNTER2|Equal0~3                                    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~0              ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~0              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~0 ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~5              ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|_~5              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|w_result19w~0    ; |dlock|dl_reg:REG|lpm_mux:Mux15|mux_umc:auto_generated|w_result19w~0    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~3              ; |dlock|dl_reg:REG|lpm_mux:Mux14|mux_umc:auto_generated|_~3              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~0              ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~0              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~0 ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~5              ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|_~5              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|w_result19w~0    ; |dlock|dl_reg:REG|lpm_mux:Mux13|mux_umc:auto_generated|w_result19w~0    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~0              ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~0              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~0 ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~5              ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|_~5              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|w_result19w~0    ; |dlock|dl_reg:REG|lpm_mux:Mux12|mux_umc:auto_generated|w_result19w~0    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~0              ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~0              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~0 ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~5              ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|_~5              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|w_result19w~0    ; |dlock|dl_reg:REG|lpm_mux:Mux11|mux_umc:auto_generated|w_result19w~0    ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~7              ; |dlock|dl_reg:REG|lpm_mux:Mux10|mux_umc:auto_generated|_~7              ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux9|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux8|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux7|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux6|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux5|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux4|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux3|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~7               ; |dlock|dl_reg:REG|lpm_mux:Mux2|mux_umc:auto_generated|_~7               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux1|mux_umc:auto_generated|w_result19w~0     ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~0               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0  ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~5               ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|_~5               ; out0             ;
; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|w_result19w~0     ; |dlock|dl_reg:REG|lpm_mux:Mux0|mux_umc:auto_generated|w_result19w~0     ; out0             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Fri Dec 26 20:36:41 2008
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off dlock -c dlock
Info: Using vector source file "E:/dlock/212.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 3.75 ns on register "|dlock|dl_coder:CODER|key_in_2[2]"
Warning: Found clock-sensitive change during active clock edge at time 3.75 ns on register "|dlock|dl_coder:CODER|code_out[1]"
Warning: Found clock-sensitive change during active clock edge at time 3.75 ns on register "|dlock|dl_coder:CODER|key_in_1[2]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      57.79 %
Info: Number of transitions in simulation is 9602
Info: Quartus II Simulator was successful. 0 errors, 3 warnings
    Info: Allocated 97 megabytes of memory during processing
    Info: Processing ended: Fri Dec 26 20:36:43 2008
    Info: Elapsed time: 00:00:02


