{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708461419654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708461419654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:36:59 2024 " "Processing started: Tue Feb 20 12:36:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708461419654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461419654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counters -c counters " "Command: quartus_map --read_settings_files=on --write_settings_files=off counters -c counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461419654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708461419911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708461419911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counters-a " "Found design unit 1: counters-a" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708461425829 ""} { "Info" "ISGN_ENTITY_NAME" "1 counters " "Found entity 1: counters" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708461425829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counters " "Elaborating entity \"counters\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708461425855 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_50 counters.vhd(110) " "VHDL Process Statement warning at counters.vhd(110): signal \"CLK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425863 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALARM_SETTER counters.vhd(150) " "VHDL Process Statement warning at counters.vhd(150): signal \"ALARM_SETTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425864 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_time counters.vhd(150) " "VHDL Process Statement warning at counters.vhd(150): signal \"set_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425864 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AMPM_FLAG_alarm counters.vhd(152) " "VHDL Process Statement warning at counters.vhd(152): signal \"AMPM_FLAG_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425864 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AMPM_FLAG_alarm counters.vhd(155) " "VHDL Process Statement warning at counters.vhd(155): signal \"AMPM_FLAG_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425864 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 counters.vhd(161) " "VHDL Process Statement warning at counters.vhd(161): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425864 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(162) " "VHDL Process Statement warning at counters.vhd(162): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425864 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(163) " "VHDL Process Statement warning at counters.vhd(163): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425864 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY2 counters.vhd(164) " "VHDL Process Statement warning at counters.vhd(164): signal \"KEY2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425864 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(165) " "VHDL Process Statement warning at counters.vhd(165): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425864 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(166) " "VHDL Process Statement warning at counters.vhd(166): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY3 counters.vhd(167) " "VHDL Process Statement warning at counters.vhd(167): signal \"KEY3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(168) " "VHDL Process Statement warning at counters.vhd(168): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(169) " "VHDL Process Statement warning at counters.vhd(169): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(170) " "VHDL Process Statement warning at counters.vhd(170): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(173) " "VHDL Process Statement warning at counters.vhd(173): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_time counters.vhd(178) " "VHDL Process Statement warning at counters.vhd(178): signal \"set_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AMPM_FLAG counters.vhd(180) " "VHDL Process Statement warning at counters.vhd(180): signal \"AMPM_FLAG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 counters.vhd(187) " "VHDL Process Statement warning at counters.vhd(187): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(188) " "VHDL Process Statement warning at counters.vhd(188): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(189) " "VHDL Process Statement warning at counters.vhd(189): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY2 counters.vhd(190) " "VHDL Process Statement warning at counters.vhd(190): signal \"KEY2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(191) " "VHDL Process Statement warning at counters.vhd(191): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(192) " "VHDL Process Statement warning at counters.vhd(192): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY3 counters.vhd(193) " "VHDL Process Statement warning at counters.vhd(193): signal \"KEY3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(194) " "VHDL Process Statement warning at counters.vhd(194): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(195) " "VHDL Process Statement warning at counters.vhd(195): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSD_setter counters.vhd(196) " "VHDL Process Statement warning at counters.vhd(196): signal \"LSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSD_setter counters.vhd(199) " "VHDL Process Statement warning at counters.vhd(199): signal \"MSD_setter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425865 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALARM_SETTER counters.vhd(258) " "VHDL Process Statement warning at counters.vhd(258): signal \"ALARM_SETTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_time counters.vhd(258) " "VHDL Process Statement warning at counters.vhd(258): signal \"set_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LowDigit_min counters.vhd(259) " "VHDL Process Statement warning at counters.vhd(259): signal \"LowDigit_min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HighDigit_min counters.vhd(260) " "VHDL Process Statement warning at counters.vhd(260): signal \"HighDigit_min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LowDigit_hour counters.vhd(260) " "VHDL Process Statement warning at counters.vhd(260): signal \"LowDigit_hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HighDigit_hour counters.vhd(260) " "VHDL Process Statement warning at counters.vhd(260): signal \"HighDigit_hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LowDigit_min_alarm counters.vhd(261) " "VHDL Process Statement warning at counters.vhd(261): signal \"LowDigit_min_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HighDigit_min_alarm counters.vhd(262) " "VHDL Process Statement warning at counters.vhd(262): signal \"HighDigit_min_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LowDigit_hour_alarm counters.vhd(262) " "VHDL Process Statement warning at counters.vhd(262): signal \"LowDigit_hour_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HighDigit_hour_alarm counters.vhd(262) " "VHDL Process Statement warning at counters.vhd(262): signal \"HighDigit_hour_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AMPM_FLAG counters.vhd(263) " "VHDL Process Statement warning at counters.vhd(263): signal \"AMPM_FLAG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AMPM_FLAG_alarm counters.vhd(263) " "VHDL Process Statement warning at counters.vhd(263): signal \"AMPM_FLAG_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_reached counters.vhd(264) " "VHDL Process Statement warning at counters.vhd(264): signal \"alarm_reached\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALARM_SETTER counters.vhd(269) " "VHDL Process Statement warning at counters.vhd(269): signal \"ALARM_SETTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_time counters.vhd(269) " "VHDL Process Statement warning at counters.vhd(269): signal \"set_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LowDigit_sec_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"LowDigit_sec_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HighDigit_sec_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"HighDigit_sec_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708461425867 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LowDigit_min_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"LowDigit_min_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708461425868 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HighDigit_min_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"HighDigit_min_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708461425868 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LowDigit_hour_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"LowDigit_hour_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708461425868 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HighDigit_hour_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"HighDigit_hour_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708461425868 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AMPM_FLAG_alarm counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"AMPM_FLAG_alarm\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708461425868 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALARM_ACTIVATED counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"ALARM_ACTIVATED\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708461425868 "|counters"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alarm_reached counters.vhd(105) " "VHDL Process Statement warning at counters.vhd(105): inferring latch(es) for signal or variable \"alarm_reached\", which holds its previous value in one or more paths through the process" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708461425868 "|counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALARM_SETTER counters.vhd(288) " "VHDL Process Statement warning at counters.vhd(288): signal \"ALARM_SETTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708461425868 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_reached counters.vhd(105) " "Inferred latch for \"alarm_reached\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425872 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALARM_ACTIVATED counters.vhd(105) " "Inferred latch for \"ALARM_ACTIVATED\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425872 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMPM_FLAG_alarm counters.vhd(105) " "Inferred latch for \"AMPM_FLAG_alarm\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425872 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_hour_alarm\[0\] counters.vhd(105) " "Inferred latch for \"HighDigit_hour_alarm\[0\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425872 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_hour_alarm\[1\] counters.vhd(105) " "Inferred latch for \"HighDigit_hour_alarm\[1\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425872 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_hour_alarm\[2\] counters.vhd(105) " "Inferred latch for \"HighDigit_hour_alarm\[2\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425872 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_hour_alarm\[3\] counters.vhd(105) " "Inferred latch for \"HighDigit_hour_alarm\[3\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_hour_alarm\[0\] counters.vhd(105) " "Inferred latch for \"LowDigit_hour_alarm\[0\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_hour_alarm\[1\] counters.vhd(105) " "Inferred latch for \"LowDigit_hour_alarm\[1\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_hour_alarm\[2\] counters.vhd(105) " "Inferred latch for \"LowDigit_hour_alarm\[2\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_hour_alarm\[3\] counters.vhd(105) " "Inferred latch for \"LowDigit_hour_alarm\[3\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_min_alarm\[0\] counters.vhd(105) " "Inferred latch for \"HighDigit_min_alarm\[0\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_min_alarm\[1\] counters.vhd(105) " "Inferred latch for \"HighDigit_min_alarm\[1\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_min_alarm\[2\] counters.vhd(105) " "Inferred latch for \"HighDigit_min_alarm\[2\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_min_alarm\[3\] counters.vhd(105) " "Inferred latch for \"HighDigit_min_alarm\[3\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_min_alarm\[0\] counters.vhd(105) " "Inferred latch for \"LowDigit_min_alarm\[0\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_min_alarm\[1\] counters.vhd(105) " "Inferred latch for \"LowDigit_min_alarm\[1\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_min_alarm\[2\] counters.vhd(105) " "Inferred latch for \"LowDigit_min_alarm\[2\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_min_alarm\[3\] counters.vhd(105) " "Inferred latch for \"LowDigit_min_alarm\[3\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_sec_alarm\[0\] counters.vhd(105) " "Inferred latch for \"HighDigit_sec_alarm\[0\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_sec_alarm\[1\] counters.vhd(105) " "Inferred latch for \"HighDigit_sec_alarm\[1\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_sec_alarm\[2\] counters.vhd(105) " "Inferred latch for \"HighDigit_sec_alarm\[2\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HighDigit_sec_alarm\[3\] counters.vhd(105) " "Inferred latch for \"HighDigit_sec_alarm\[3\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_sec_alarm\[0\] counters.vhd(105) " "Inferred latch for \"LowDigit_sec_alarm\[0\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_sec_alarm\[1\] counters.vhd(105) " "Inferred latch for \"LowDigit_sec_alarm\[1\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_sec_alarm\[2\] counters.vhd(105) " "Inferred latch for \"LowDigit_sec_alarm\[2\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LowDigit_sec_alarm\[3\] counters.vhd(105) " "Inferred latch for \"LowDigit_sec_alarm\[3\]\" at counters.vhd(105)" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461425873 "|counters"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALARM_ACTIVATED\$latch " "Latch ALARM_ACTIVATED\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_time " "Ports D and ENA on the latch are fed by the same signal set_time" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708461426344 ""}  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 105 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708461426344 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_sec\[0\] HighDigit_sec\[0\]~_emulated HighDigit_sec\[0\]~1 " "Register \"HighDigit_sec\[0\]\" is converted into an equivalent circuit using register \"HighDigit_sec\[0\]~_emulated\" and latch \"HighDigit_sec\[0\]~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|HighDigit_sec[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_sec\[1\] HighDigit_sec\[1\]~_emulated HighDigit_sec\[1\]~5 " "Register \"HighDigit_sec\[1\]\" is converted into an equivalent circuit using register \"HighDigit_sec\[1\]~_emulated\" and latch \"HighDigit_sec\[1\]~5\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|HighDigit_sec[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_sec\[2\] HighDigit_sec\[2\]~_emulated HighDigit_sec\[2\]~9 " "Register \"HighDigit_sec\[2\]\" is converted into an equivalent circuit using register \"HighDigit_sec\[2\]~_emulated\" and latch \"HighDigit_sec\[2\]~9\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|HighDigit_sec[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_sec\[3\] HighDigit_sec\[3\]~_emulated HighDigit_sec\[3\]~13 " "Register \"HighDigit_sec\[3\]\" is converted into an equivalent circuit using register \"HighDigit_sec\[3\]~_emulated\" and latch \"HighDigit_sec\[3\]~13\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|HighDigit_sec[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_sec\[0\] LowDigit_sec\[0\]~_emulated LowDigit_sec\[0\]~1 " "Register \"LowDigit_sec\[0\]\" is converted into an equivalent circuit using register \"LowDigit_sec\[0\]~_emulated\" and latch \"LowDigit_sec\[0\]~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|LowDigit_sec[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_sec\[1\] LowDigit_sec\[1\]~_emulated LowDigit_sec\[1\]~5 " "Register \"LowDigit_sec\[1\]\" is converted into an equivalent circuit using register \"LowDigit_sec\[1\]~_emulated\" and latch \"LowDigit_sec\[1\]~5\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|LowDigit_sec[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_sec\[2\] LowDigit_sec\[2\]~_emulated LowDigit_sec\[2\]~9 " "Register \"LowDigit_sec\[2\]\" is converted into an equivalent circuit using register \"LowDigit_sec\[2\]~_emulated\" and latch \"LowDigit_sec\[2\]~9\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|LowDigit_sec[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_sec\[3\] LowDigit_sec\[3\]~_emulated LowDigit_sec\[3\]~13 " "Register \"LowDigit_sec\[3\]\" is converted into an equivalent circuit using register \"LowDigit_sec\[3\]~_emulated\" and latch \"LowDigit_sec\[3\]~13\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|LowDigit_sec[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_min\[0\] HighDigit_min\[0\]~_emulated HighDigit_min\[0\]~1 " "Register \"HighDigit_min\[0\]\" is converted into an equivalent circuit using register \"HighDigit_min\[0\]~_emulated\" and latch \"HighDigit_min\[0\]~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|HighDigit_min[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_min\[1\] HighDigit_min\[1\]~_emulated HighDigit_min\[1\]~5 " "Register \"HighDigit_min\[1\]\" is converted into an equivalent circuit using register \"HighDigit_min\[1\]~_emulated\" and latch \"HighDigit_min\[1\]~5\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|HighDigit_min[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_min\[2\] HighDigit_min\[2\]~_emulated HighDigit_min\[2\]~9 " "Register \"HighDigit_min\[2\]\" is converted into an equivalent circuit using register \"HighDigit_min\[2\]~_emulated\" and latch \"HighDigit_min\[2\]~9\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|HighDigit_min[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_min\[3\] HighDigit_min\[3\]~_emulated HighDigit_min\[3\]~13 " "Register \"HighDigit_min\[3\]\" is converted into an equivalent circuit using register \"HighDigit_min\[3\]~_emulated\" and latch \"HighDigit_min\[3\]~13\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|HighDigit_min[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_min\[0\] LowDigit_min\[0\]~_emulated LowDigit_min\[0\]~1 " "Register \"LowDigit_min\[0\]\" is converted into an equivalent circuit using register \"LowDigit_min\[0\]~_emulated\" and latch \"LowDigit_min\[0\]~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|LowDigit_min[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_min\[1\] LowDigit_min\[1\]~_emulated LowDigit_min\[1\]~5 " "Register \"LowDigit_min\[1\]\" is converted into an equivalent circuit using register \"LowDigit_min\[1\]~_emulated\" and latch \"LowDigit_min\[1\]~5\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|LowDigit_min[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_min\[2\] LowDigit_min\[2\]~_emulated LowDigit_min\[2\]~9 " "Register \"LowDigit_min\[2\]\" is converted into an equivalent circuit using register \"LowDigit_min\[2\]~_emulated\" and latch \"LowDigit_min\[2\]~9\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|LowDigit_min[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_min\[3\] LowDigit_min\[3\]~_emulated LowDigit_min\[3\]~13 " "Register \"LowDigit_min\[3\]\" is converted into an equivalent circuit using register \"LowDigit_min\[3\]~_emulated\" and latch \"LowDigit_min\[3\]~13\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|LowDigit_min[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_hour\[0\] HighDigit_hour\[0\]~_emulated HighDigit_hour\[0\]~1 " "Register \"HighDigit_hour\[0\]\" is converted into an equivalent circuit using register \"HighDigit_hour\[0\]~_emulated\" and latch \"HighDigit_hour\[0\]~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|HighDigit_hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_hour\[1\] HighDigit_hour\[1\]~_emulated HighDigit_hour\[1\]~5 " "Register \"HighDigit_hour\[1\]\" is converted into an equivalent circuit using register \"HighDigit_hour\[1\]~_emulated\" and latch \"HighDigit_hour\[1\]~5\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|HighDigit_hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_hour\[2\] HighDigit_hour\[2\]~_emulated HighDigit_hour\[2\]~9 " "Register \"HighDigit_hour\[2\]\" is converted into an equivalent circuit using register \"HighDigit_hour\[2\]~_emulated\" and latch \"HighDigit_hour\[2\]~9\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|HighDigit_hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_hour\[3\] HighDigit_hour\[3\]~_emulated HighDigit_hour\[3\]~13 " "Register \"HighDigit_hour\[3\]\" is converted into an equivalent circuit using register \"HighDigit_hour\[3\]~_emulated\" and latch \"HighDigit_hour\[3\]~13\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|HighDigit_hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_hour\[0\] LowDigit_hour\[0\]~_emulated LowDigit_hour\[0\]~1 " "Register \"LowDigit_hour\[0\]\" is converted into an equivalent circuit using register \"LowDigit_hour\[0\]~_emulated\" and latch \"LowDigit_hour\[0\]~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|LowDigit_hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_hour\[1\] LowDigit_hour\[1\]~_emulated LowDigit_hour\[1\]~5 " "Register \"LowDigit_hour\[1\]\" is converted into an equivalent circuit using register \"LowDigit_hour\[1\]~_emulated\" and latch \"LowDigit_hour\[1\]~5\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|LowDigit_hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_hour\[2\] LowDigit_hour\[2\]~_emulated LowDigit_hour\[2\]~9 " "Register \"LowDigit_hour\[2\]\" is converted into an equivalent circuit using register \"LowDigit_hour\[2\]~_emulated\" and latch \"LowDigit_hour\[2\]~9\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|LowDigit_hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_hour\[3\] LowDigit_hour\[3\]~_emulated LowDigit_hour\[3\]~13 " "Register \"LowDigit_hour\[3\]\" is converted into an equivalent circuit using register \"LowDigit_hour\[3\]~_emulated\" and latch \"LowDigit_hour\[3\]~13\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|LowDigit_hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AMPM~reg0 AMPM~reg0_emulated AMPM~1 " "Register \"AMPM~reg0\" is converted into an equivalent circuit using register \"AMPM~reg0_emulated\" and latch \"AMPM~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|AMPM~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AMPM_FLAG AMPM_FLAG~_emulated AMPM_FLAG~1 " "Register \"AMPM_FLAG\" is converted into an equivalent circuit using register \"AMPM_FLAG~_emulated\" and latch \"AMPM_FLAG~1\"" {  } { { "counters.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 3/Lab3Counters/counters.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1708461426345 "|counters|AMPM_FLAG"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1708461426345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708461426465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708461426727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708461426727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "434 " "Implemented 434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708461426760 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708461426760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "374 " "Implemented 374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708461426760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708461426760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708461426785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:37:06 2024 " "Processing ended: Tue Feb 20 12:37:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708461426785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708461426785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708461426785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708461426785 ""}
