# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"allTest_func_synth.v" \
"../../../../../TP_UART.srcs/sources_1/imports/UART/ALU.v" \
"../../../../../TP_UART.srcs/sources_1/imports/UART/rx_interface.v" \
"../../../../../TP_UART.srcs/sources_1/imports/UART/tx_interface.v" \
"../../../../../TP_UART.srcs/sim_1/new/allTest.v" \

# Do not sort compile order
nosort
