<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>GPGPU-Sim: v3.x/src/gpuwattch/cacti/technology.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_c934b74ccb33d6b9bfd1e576787940d8.html">v3.x</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_da58ad9beee6988f697f1a76e412a52a.html">src</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_e4ac30e7c77047a48208b8444737dc6a.html">gpuwattch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_9c4b365597bf32c8652137a0e3833a05.html">cacti</a>
  </div>
</div>
<div class="contents">
<h1>technology.cc</h1><a href="technology_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*****************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"> *                                McPAT/CACTI</span>
<a name="l00003"></a>00003 <span class="comment"> *                      SOFTWARE LICENSE AGREEMENT</span>
<a name="l00004"></a>00004 <span class="comment"> *            Copyright 2012 Hewlett-Packard Development Company, L.P.</span>
<a name="l00005"></a>00005 <span class="comment"> *                          All Rights Reserved</span>
<a name="l00006"></a>00006 <span class="comment"> *</span>
<a name="l00007"></a>00007 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00008"></a>00008 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00009"></a>00009 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00011"></a>00011 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00012"></a>00012 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00013"></a>00013 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00014"></a>00014 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00015"></a>00015 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00016"></a>00016 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00019"></a>00019 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00020"></a>00020 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00021"></a>00021 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00022"></a>00022 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00023"></a>00023 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00024"></a>00024 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00025"></a>00025 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00026"></a>00026 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00027"></a>00027 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00028"></a>00028 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.‚Äù</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> ***************************************************************************/</span>
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 <span class="preprocessor">#include &quot;<a class="code" href="basic__circuit_8h.html">basic_circuit.h</a>&quot;</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="parameter_8h.html">parameter.h</a>&quot;</span>
<a name="l00036"></a>00036 
<a name="l00037"></a><a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">00037</a> <span class="keywordtype">double</span> <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<span class="keywordtype">double</span> resistivity, <span class="keywordtype">double</span> wire_width, <span class="keywordtype">double</span> wire_thickness,
<a name="l00038"></a>00038     <span class="keywordtype">double</span> barrier_thickness, <span class="keywordtype">double</span> dishing_thickness, <span class="keywordtype">double</span> alpha_scatter)
<a name="l00039"></a>00039 {
<a name="l00040"></a>00040   <span class="keywordtype">double</span> resistance;
<a name="l00041"></a>00041   resistance = alpha_scatter * resistivity /((wire_thickness - barrier_thickness - dishing_thickness)*(wire_width - 2 * barrier_thickness));
<a name="l00042"></a>00042   <span class="keywordflow">return</span>(resistance);
<a name="l00043"></a>00043 }
<a name="l00044"></a>00044 
<a name="l00045"></a><a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">00045</a> <span class="keywordtype">double</span> <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(<span class="keywordtype">double</span> wire_width, <span class="keywordtype">double</span> wire_thickness, <span class="keywordtype">double</span> wire_spacing,
<a name="l00046"></a>00046     <span class="keywordtype">double</span> ild_thickness, <span class="keywordtype">double</span> miller_value, <span class="keywordtype">double</span> horiz_dielectric_constant,
<a name="l00047"></a>00047     <span class="keywordtype">double</span> vert_dielectric_constant, <span class="keywordtype">double</span> fringe_cap)
<a name="l00048"></a>00048 {
<a name="l00049"></a>00049   <span class="keywordtype">double</span> vertical_cap, sidewall_cap, total_cap;
<a name="l00050"></a>00050   vertical_cap = 2 * <a class="code" href="const_8h.html#a853e8480db70621ae9500957756f5501">PERMITTIVITY_FREE_SPACE</a> * vert_dielectric_constant * wire_width / ild_thickness;
<a name="l00051"></a>00051   sidewall_cap = 2 * <a class="code" href="const_8h.html#a853e8480db70621ae9500957756f5501">PERMITTIVITY_FREE_SPACE</a> * miller_value * horiz_dielectric_constant * wire_thickness / wire_spacing;
<a name="l00052"></a>00052   total_cap = vertical_cap + sidewall_cap + fringe_cap;
<a name="l00053"></a>00053   <span class="keywordflow">return</span>(total_cap);
<a name="l00054"></a>00054 }
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 
<a name="l00057"></a><a class="code" href="Ucache_8h.html#a8b0aed7f127ede2dfebef0e5d1db08ab">00057</a> <span class="keywordtype">void</span> <a class="code" href="technology_8cc.html#a3d7c28117b8a556b9c6791e4a93aeec1">init_tech_params</a>(<span class="keywordtype">double</span> technology, <span class="keywordtype">bool</span> is_tag)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059   <span class="keywordtype">int</span>   iter = 0;
<a name="l00060"></a>00060   <span class="keywordtype">int</span>   tech = 0;
<a name="l00061"></a>00061   <span class="keywordtype">int</span>   tech_lo = 0;
<a name="l00062"></a>00062   <span class="keywordtype">int</span>   tech_hi = 0;
<a name="l00063"></a>00063   <span class="keywordtype">double</span> curr_alpha = 0;
<a name="l00064"></a>00064   <span class="keywordtype">double</span> curr_vpp = 0;
<a name="l00065"></a>00065   <span class="keywordtype">double</span> wire_width = 0;
<a name="l00066"></a>00066   <span class="keywordtype">double</span> wire_thickness =0;
<a name="l00067"></a>00067   <span class="keywordtype">double</span> wire_spacing = 0;
<a name="l00068"></a>00068   <span class="keywordtype">double</span> fringe_cap = 0;
<a name="l00069"></a>00069   <span class="keywordtype">double</span> pmos_to_nmos_sizing_r = 0;
<a name="l00070"></a>00070 <span class="comment">//  double aspect_ratio,ild_thickness, miller_value = 1.5, horiz_dielectric_constant, vert_dielectric_constant;</span>
<a name="l00071"></a>00071   <span class="keywordtype">double</span> barrier_thickness = 0;
<a name="l00072"></a>00072   <span class="keywordtype">double</span> dishing_thickness = 0;
<a name="l00073"></a>00073   <span class="keywordtype">double</span> alpha_scatter = 0;
<a name="l00074"></a>00074   <span class="keywordtype">double</span> curr_vdd_dram_cell = 0;
<a name="l00075"></a>00075   <span class="keywordtype">double</span> curr_v_th_dram_access_transistor = 0;
<a name="l00076"></a>00076   <span class="keywordtype">double</span> curr_I_on_dram_cell = 0;
<a name="l00077"></a>00077   <span class="keywordtype">double</span> curr_c_dram_cell = 0;
<a name="l00078"></a>00078 
<a name="l00079"></a>00079   uint32_t ram_cell_tech_type    = (is_tag) ? <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#ad3f4ef5870af203f418802276a3f0a82">tag_arr_ram_cell_tech_type</a> : <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#aa385a27777a8f21e6281a4eaf3680332">data_arr_ram_cell_tech_type</a>;
<a name="l00080"></a>00080   uint32_t peri_global_tech_type = (is_tag) ? <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a38011240a9b774129fe39c62c434c367">tag_arr_peri_global_tech_type</a> : <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#ac094355266ceb355d5a1e3c45cf72bea">data_arr_peri_global_tech_type</a>;
<a name="l00081"></a>00081 
<a name="l00082"></a>00082   technology  = technology * 1000.0;  <span class="comment">// in the unit of nm</span>
<a name="l00083"></a>00083 
<a name="l00084"></a>00084   <span class="comment">// initialize parameters</span>
<a name="l00085"></a>00085   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae6b32cd8a3e20c69767af839f55b45c7">reset</a>();
<a name="l00086"></a>00086   <span class="keywordtype">double</span> gmp_to_gmn_multiplier_periph_global = 0;
<a name="l00087"></a>00087 
<a name="l00088"></a>00088   <span class="keywordtype">double</span> curr_Wmemcella_dram = 0;
<a name="l00089"></a>00089   <span class="keywordtype">double</span> curr_Wmemcellpmos_dram = 0;
<a name="l00090"></a>00090   <span class="keywordtype">double</span> curr_Wmemcellnmos_dram = 0;
<a name="l00091"></a>00091   <span class="keywordtype">double</span> curr_area_cell_dram = 0;
<a name="l00092"></a>00092   <span class="keywordtype">double</span> curr_asp_ratio_cell_dram = 0;
<a name="l00093"></a>00093   <span class="keywordtype">double</span> curr_Wmemcella_sram = 0;
<a name="l00094"></a>00094   <span class="keywordtype">double</span> curr_Wmemcellpmos_sram = 0;
<a name="l00095"></a>00095   <span class="keywordtype">double</span> curr_Wmemcellnmos_sram = 0;
<a name="l00096"></a>00096   <span class="keywordtype">double</span> curr_area_cell_sram = 0;
<a name="l00097"></a>00097   <span class="keywordtype">double</span> curr_asp_ratio_cell_sram = 0;
<a name="l00098"></a>00098   <span class="keywordtype">double</span> curr_I_off_dram_cell_worst_case_length_temp = 0;
<a name="l00099"></a>00099   <span class="keywordtype">double</span> curr_Wmemcella_cam = 0;
<a name="l00100"></a>00100   <span class="keywordtype">double</span> curr_Wmemcellpmos_cam = 0;
<a name="l00101"></a>00101   <span class="keywordtype">double</span> curr_Wmemcellnmos_cam = 0;
<a name="l00102"></a>00102   <span class="keywordtype">double</span> curr_area_cell_cam = 0;<span class="comment">//Sheng: CAM data</span>
<a name="l00103"></a>00103   <span class="keywordtype">double</span> curr_asp_ratio_cell_cam = 0;
<a name="l00104"></a>00104   <span class="keywordtype">double</span> SENSE_AMP_D, SENSE_AMP_P; <span class="comment">// J</span>
<a name="l00105"></a>00105   <span class="keywordtype">double</span> area_cell_dram = 0;
<a name="l00106"></a>00106   <span class="keywordtype">double</span> asp_ratio_cell_dram = 0;
<a name="l00107"></a>00107   <span class="keywordtype">double</span> area_cell_sram = 0;
<a name="l00108"></a>00108   <span class="keywordtype">double</span> asp_ratio_cell_sram = 0;
<a name="l00109"></a>00109   <span class="keywordtype">double</span> area_cell_cam = 0;
<a name="l00110"></a>00110   <span class="keywordtype">double</span> asp_ratio_cell_cam = 0;
<a name="l00111"></a>00111   <span class="keywordtype">double</span> mobility_eff_periph_global = 0;
<a name="l00112"></a>00112   <span class="keywordtype">double</span> Vdsat_periph_global = 0;
<a name="l00113"></a>00113   <span class="keywordtype">double</span> nmos_effective_resistance_multiplier;
<a name="l00114"></a>00114   <span class="keywordtype">double</span> width_dram_access_transistor;
<a name="l00115"></a>00115 
<a name="l00116"></a>00116   <span class="keywordtype">double</span> curr_logic_scaling_co_eff = 0;<span class="comment">//This is based on the reported numbers of Intel Merom 65nm, Penryn45nm and IBM cell 90/65/45 date</span>
<a name="l00117"></a>00117   <span class="keywordtype">double</span> curr_core_tx_density = 0;<span class="comment">//this is density per um^2; 90, ...22nm based on Intel Penryn</span>
<a name="l00118"></a>00118   <span class="keywordtype">double</span> curr_chip_layout_overhead = 0;
<a name="l00119"></a>00119   <span class="keywordtype">double</span> curr_macro_layout_overhead = 0;
<a name="l00120"></a>00120   <span class="keywordtype">double</span> curr_sckt_co_eff = 0;
<a name="l00121"></a>00121 
<a name="l00122"></a>00122   <span class="keywordflow">if</span> (technology &lt; 181 &amp;&amp; technology &gt; 179)
<a name="l00123"></a>00123       {
<a name="l00124"></a>00124         tech_lo = 180;
<a name="l00125"></a>00125         tech_hi = 180;
<a name="l00126"></a>00126       }
<a name="l00127"></a>00127   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (technology &lt; 91 &amp;&amp; technology &gt; 89)
<a name="l00128"></a>00128   {
<a name="l00129"></a>00129     tech_lo = 90;
<a name="l00130"></a>00130     tech_hi = 90;
<a name="l00131"></a>00131   }
<a name="l00132"></a>00132   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (technology &lt; 66 &amp;&amp; technology &gt; 64)
<a name="l00133"></a>00133   {
<a name="l00134"></a>00134     tech_lo = 65;
<a name="l00135"></a>00135     tech_hi = 65;
<a name="l00136"></a>00136   }
<a name="l00137"></a>00137   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (technology &lt; 46 &amp;&amp; technology &gt; 44)
<a name="l00138"></a>00138   {
<a name="l00139"></a>00139     tech_lo = 45;
<a name="l00140"></a>00140     tech_hi = 45;
<a name="l00141"></a>00141   }
<a name="l00142"></a>00142   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (technology &lt; 33 &amp;&amp; technology &gt; 31)
<a name="l00143"></a>00143   {
<a name="l00144"></a>00144     tech_lo = 32;
<a name="l00145"></a>00145     tech_hi = 32;
<a name="l00146"></a>00146   }
<a name="l00147"></a>00147   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (technology &lt; 23 &amp;&amp; technology &gt; 21)
<a name="l00148"></a>00148   {
<a name="l00149"></a>00149     tech_lo = 22;
<a name="l00150"></a>00150     tech_hi = 22;
<a name="l00151"></a>00151     <span class="keywordflow">if</span> (ram_cell_tech_type == 3 )
<a name="l00152"></a>00152     {
<a name="l00153"></a>00153        cout&lt;&lt;<span class="stringliteral">&quot;current version does not support eDRAM technologies at 22nm&quot;</span>&lt;&lt;endl;
<a name="l00154"></a>00154        exit(0);
<a name="l00155"></a>00155     }
<a name="l00156"></a>00156   }
<a name="l00157"></a>00157 <span class="comment">//  else if (technology &lt; 17 &amp;&amp; technology &gt; 15)</span>
<a name="l00158"></a>00158 <span class="comment">//  {</span>
<a name="l00159"></a>00159 <span class="comment">//    tech_lo = 16;</span>
<a name="l00160"></a>00160 <span class="comment">//    tech_hi = 16;</span>
<a name="l00161"></a>00161 <span class="comment">//  }</span>
<a name="l00162"></a>00162   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (technology &lt; 180 &amp;&amp; technology &gt; 90)
<a name="l00163"></a>00163     {
<a name="l00164"></a>00164       tech_lo = 180;
<a name="l00165"></a>00165       tech_hi = 90;
<a name="l00166"></a>00166     }
<a name="l00167"></a>00167   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (technology &lt; 90 &amp;&amp; technology &gt; 65)
<a name="l00168"></a>00168   {
<a name="l00169"></a>00169     tech_lo = 90;
<a name="l00170"></a>00170     tech_hi = 65;
<a name="l00171"></a>00171   }
<a name="l00172"></a>00172   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (technology &lt; 65 &amp;&amp; technology &gt; 45)
<a name="l00173"></a>00173   {
<a name="l00174"></a>00174     tech_lo = 65;
<a name="l00175"></a>00175     tech_hi = 45;
<a name="l00176"></a>00176   }
<a name="l00177"></a>00177   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (technology &lt; 45 &amp;&amp; technology &gt; 32)
<a name="l00178"></a>00178   {
<a name="l00179"></a>00179     tech_lo = 45;
<a name="l00180"></a>00180     tech_hi = 32;
<a name="l00181"></a>00181   }
<a name="l00182"></a>00182   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (technology &lt; 32 &amp;&amp; technology &gt; 22)
<a name="l00183"></a>00183     {
<a name="l00184"></a>00184       tech_lo = 32;
<a name="l00185"></a>00185       tech_hi = 22;
<a name="l00186"></a>00186     }
<a name="l00187"></a>00187 <span class="comment">//  else if (technology &lt; 22 &amp;&amp; technology &gt; 16)</span>
<a name="l00188"></a>00188 <span class="comment">//    {</span>
<a name="l00189"></a>00189 <span class="comment">//      tech_lo = 22;</span>
<a name="l00190"></a>00190 <span class="comment">//      tech_hi = 16;</span>
<a name="l00191"></a>00191 <span class="comment">//    }</span>
<a name="l00192"></a>00192       <span class="keywordflow">else</span>
<a name="l00193"></a>00193     {
<a name="l00194"></a>00194       cout&lt;&lt;<span class="stringliteral">&quot;Invalid technology nodes&quot;</span>&lt;&lt;endl;
<a name="l00195"></a>00195       exit(0);
<a name="l00196"></a>00196     }
<a name="l00197"></a>00197 
<a name="l00198"></a>00198   <span class="keywordtype">double</span> vdd[NUMBER_TECH_FLAVORS];
<a name="l00199"></a>00199   <span class="keywordtype">double</span> Lphy[NUMBER_TECH_FLAVORS];
<a name="l00200"></a>00200   <span class="keywordtype">double</span> Lelec[NUMBER_TECH_FLAVORS];
<a name="l00201"></a>00201   <span class="keywordtype">double</span> t_ox[NUMBER_TECH_FLAVORS];
<a name="l00202"></a>00202   <span class="keywordtype">double</span> v_th[NUMBER_TECH_FLAVORS];
<a name="l00203"></a>00203   <span class="keywordtype">double</span> c_ox[NUMBER_TECH_FLAVORS];
<a name="l00204"></a>00204   <span class="keywordtype">double</span> mobility_eff[NUMBER_TECH_FLAVORS];
<a name="l00205"></a>00205   <span class="keywordtype">double</span> Vdsat[NUMBER_TECH_FLAVORS];
<a name="l00206"></a>00206   <span class="keywordtype">double</span> c_g_ideal[NUMBER_TECH_FLAVORS];
<a name="l00207"></a>00207   <span class="keywordtype">double</span> c_fringe[NUMBER_TECH_FLAVORS];
<a name="l00208"></a>00208   <span class="keywordtype">double</span> c_junc[NUMBER_TECH_FLAVORS];
<a name="l00209"></a>00209   <span class="keywordtype">double</span> I_on_n[NUMBER_TECH_FLAVORS];
<a name="l00210"></a>00210   <span class="keywordtype">double</span> Rnchannelon[NUMBER_TECH_FLAVORS];
<a name="l00211"></a>00211   <span class="keywordtype">double</span> Rpchannelon[NUMBER_TECH_FLAVORS];
<a name="l00212"></a>00212   <span class="keywordtype">double</span> n_to_p_eff_curr_drv_ratio[NUMBER_TECH_FLAVORS];
<a name="l00213"></a>00213   <span class="keywordtype">double</span> I_off_n[NUMBER_TECH_FLAVORS][101];
<a name="l00214"></a>00214   <span class="keywordtype">double</span> I_g_on_n[NUMBER_TECH_FLAVORS][101];
<a name="l00215"></a>00215   <span class="comment">//double I_off_p[NUMBER_TECH_FLAVORS][101];</span>
<a name="l00216"></a>00216   <span class="keywordtype">double</span> gmp_to_gmn_multiplier[NUMBER_TECH_FLAVORS];
<a name="l00217"></a>00217   <span class="comment">//double curr_sckt_co_eff[NUMBER_TECH_FLAVORS];</span>
<a name="l00218"></a>00218   <span class="keywordtype">double</span> long_channel_leakage_reduction[NUMBER_TECH_FLAVORS];
<a name="l00219"></a>00219 
<a name="l00220"></a>00220   <span class="keywordflow">for</span> (iter = 0; iter &lt;= 1; ++iter)
<a name="l00221"></a>00221   {
<a name="l00222"></a>00222     <span class="comment">// linear interpolation</span>
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (iter == 0)
<a name="l00224"></a>00224     {
<a name="l00225"></a>00225       tech = tech_lo;
<a name="l00226"></a>00226       <span class="keywordflow">if</span> (tech_lo == tech_hi)
<a name="l00227"></a>00227       {
<a name="l00228"></a>00228         curr_alpha = 1;
<a name="l00229"></a>00229       }
<a name="l00230"></a>00230       <span class="keywordflow">else</span>
<a name="l00231"></a>00231       {
<a name="l00232"></a>00232         curr_alpha = (technology - tech_hi)/(tech_lo - tech_hi);
<a name="l00233"></a>00233       }
<a name="l00234"></a>00234     }
<a name="l00235"></a>00235     <span class="keywordflow">else</span>
<a name="l00236"></a>00236     {
<a name="l00237"></a>00237       tech = tech_hi;
<a name="l00238"></a>00238       <span class="keywordflow">if</span> (tech_lo == tech_hi)
<a name="l00239"></a>00239       {
<a name="l00240"></a>00240         <span class="keywordflow">break</span>;
<a name="l00241"></a>00241       }
<a name="l00242"></a>00242       <span class="keywordflow">else</span>
<a name="l00243"></a>00243       {
<a name="l00244"></a>00244         curr_alpha = (tech_lo - technology)/(tech_lo - tech_hi);
<a name="l00245"></a>00245       }
<a name="l00246"></a>00246     }
<a name="l00247"></a>00247 
<a name="l00248"></a>00248     <span class="keywordflow">if</span> (tech == 180)
<a name="l00249"></a>00249     {
<a name="l00250"></a>00250       <span class="comment">//180nm technology-node. Corresponds to year 1999 in ITRS</span>
<a name="l00251"></a>00251       <span class="comment">//Only HP transistor was of interest that 180nm since leakage power was not a big issue. Performance was the king</span>
<a name="l00252"></a>00252       <span class="comment">//MASTAR does not contain data for 0.18um process. The following parameters are projected based on ITRS 2000 update and IBM 0.18 Cu Spice input</span>
<a name="l00253"></a>00253       <span class="keywordtype">bool</span> Aggre_proj = <span class="keyword">false</span>;
<a name="l00254"></a>00254       SENSE_AMP_D = .28e-9; <span class="comment">// s</span>
<a name="l00255"></a>00255       SENSE_AMP_P = 14.7e-15; <span class="comment">// J</span>
<a name="l00256"></a>00256       vdd[0]   = 1.5;
<a name="l00257"></a>00257       Lphy[0]  = 0.12;<span class="comment">//Lphy is the physical gate-length. micron</span>
<a name="l00258"></a>00258       Lelec[0] = 0.10;<span class="comment">//Lelec is the electrical gate-length. micron</span>
<a name="l00259"></a>00259       t_ox[0]  = 1.2e-3*(Aggre_proj? 1.9/1.2:2);<span class="comment">//micron</span>
<a name="l00260"></a>00260       v_th[0]  = Aggre_proj? 0.36 : 0.4407;<span class="comment">//V</span>
<a name="l00261"></a>00261       c_ox[0]  = 1.79e-14*(Aggre_proj? 1.9/1.2:2);<span class="comment">//F/micron2</span>
<a name="l00262"></a>00262       mobility_eff[0] = 302.16 * (1e-2 * 1e6 * 1e-2 * 1e6); <span class="comment">//micron2 / Vs</span>
<a name="l00263"></a>00263       Vdsat[0] = 0.128*2; <span class="comment">//V</span>
<a name="l00264"></a>00264       c_g_ideal[0] = (Aggre_proj? 1.9/1.2:2)*6.64e-16;<span class="comment">//F/micron</span>
<a name="l00265"></a>00265       c_fringe[0]  = (Aggre_proj? 1.9/1.2:2)*0.08e-15;<span class="comment">//F/micron</span>
<a name="l00266"></a>00266       c_junc[0] = (Aggre_proj? 1.9/1.2:2)*1e-15;<span class="comment">//F/micron2</span>
<a name="l00267"></a>00267       I_on_n[0] = 750e-6;<span class="comment">//A/micron</span>
<a name="l00268"></a>00268       <span class="comment">//Note that nmos_effective_resistance_multiplier, n_to_p_eff_curr_drv_ratio and gmp_to_gmn_multiplier values are calculated offline</span>
<a name="l00269"></a>00269       nmos_effective_resistance_multiplier = 1.54;
<a name="l00270"></a>00270       n_to_p_eff_curr_drv_ratio[0] = 2.45;
<a name="l00271"></a>00271       gmp_to_gmn_multiplier[0] = 1.22;
<a name="l00272"></a>00272       Rnchannelon[0] = nmos_effective_resistance_multiplier * vdd[0] / I_on_n[0];<span class="comment">//ohm-micron</span>
<a name="l00273"></a>00273       Rpchannelon[0] = n_to_p_eff_curr_drv_ratio[0] * Rnchannelon[0];<span class="comment">//ohm-micron</span>
<a name="l00274"></a>00274       long_channel_leakage_reduction[0] = 1;
<a name="l00275"></a>00275       I_off_n[0][0]  = 7e-10;<span class="comment">//A/micron</span>
<a name="l00276"></a>00276       I_off_n[0][10] = 8.26e-10;
<a name="l00277"></a>00277       I_off_n[0][20] = 9.74e-10;
<a name="l00278"></a>00278       I_off_n[0][30] = 1.15e-9;
<a name="l00279"></a>00279       I_off_n[0][40] = 1.35e-9;
<a name="l00280"></a>00280       I_off_n[0][50] = 1.60e-9;
<a name="l00281"></a>00281       I_off_n[0][60] = 1.88e-9;
<a name="l00282"></a>00282       I_off_n[0][70] = 2.29e-9;
<a name="l00283"></a>00283       I_off_n[0][80] = 2.70e-9;
<a name="l00284"></a>00284       I_off_n[0][90] = 3.19e-9;
<a name="l00285"></a>00285       I_off_n[0][100] = 3.76e-9;
<a name="l00286"></a>00286 
<a name="l00287"></a>00287       I_g_on_n[0][0]  = 1.65e-10;<span class="comment">//A/micron</span>
<a name="l00288"></a>00288       I_g_on_n[0][10] = 1.65e-10;
<a name="l00289"></a>00289       I_g_on_n[0][20] = 1.65e-10;
<a name="l00290"></a>00290       I_g_on_n[0][30] = 1.65e-10;
<a name="l00291"></a>00291       I_g_on_n[0][40] = 1.65e-10;
<a name="l00292"></a>00292       I_g_on_n[0][50] = 1.65e-10;
<a name="l00293"></a>00293       I_g_on_n[0][60] = 1.65e-10;
<a name="l00294"></a>00294       I_g_on_n[0][70] = 1.65e-10;
<a name="l00295"></a>00295       I_g_on_n[0][80] = 1.65e-10;
<a name="l00296"></a>00296       I_g_on_n[0][90] = 1.65e-10;
<a name="l00297"></a>00297       I_g_on_n[0][100] = 1.65e-10;
<a name="l00298"></a>00298 
<a name="l00299"></a>00299       <span class="comment">//SRAM cell properties</span>
<a name="l00300"></a>00300       curr_Wmemcella_sram = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00301"></a>00301       curr_Wmemcellpmos_sram = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00302"></a>00302       curr_Wmemcellnmos_sram = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00303"></a>00303       curr_area_cell_sram = 146 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00304"></a>00304       curr_asp_ratio_cell_sram = 1.46;
<a name="l00305"></a>00305       <span class="comment">//CAM cell properties //TODO: data need to be revisited</span>
<a name="l00306"></a>00306       curr_Wmemcella_cam = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00307"></a>00307       curr_Wmemcellpmos_cam = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00308"></a>00308       curr_Wmemcellnmos_cam = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00309"></a>00309       curr_area_cell_cam = 292 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//360</span>
<a name="l00310"></a>00310       curr_asp_ratio_cell_cam = 2.92;<span class="comment">//2.5</span>
<a name="l00311"></a>00311       <span class="comment">//Empirical undifferetiated core/FU coefficient</span>
<a name="l00312"></a>00312       curr_logic_scaling_co_eff  = 1.5;<span class="comment">//linear scaling from 90nm</span>
<a name="l00313"></a>00313       curr_core_tx_density       = 1.25*0.7*0.7*0.4;
<a name="l00314"></a>00314       curr_sckt_co_eff           = 1.11;
<a name="l00315"></a>00315       curr_chip_layout_overhead  = 1.0;<span class="comment">//die measurement results based on Niagara 1 and 2</span>
<a name="l00316"></a>00316       curr_macro_layout_overhead = 1.0;<span class="comment">//EDA placement and routing tool rule of thumb</span>
<a name="l00317"></a>00317 
<a name="l00318"></a>00318     }
<a name="l00319"></a>00319 
<a name="l00320"></a>00320     <span class="keywordflow">if</span> (tech == 90)
<a name="l00321"></a>00321     {
<a name="l00322"></a>00322       SENSE_AMP_D = .28e-9; <span class="comment">// s</span>
<a name="l00323"></a>00323       SENSE_AMP_P = 14.7e-15; <span class="comment">// J</span>
<a name="l00324"></a>00324       <span class="comment">//90nm technology-node. Corresponds to year 2004 in ITRS</span>
<a name="l00325"></a>00325       <span class="comment">//ITRS HP device type</span>
<a name="l00326"></a>00326       vdd[0]   = 1.2;
<a name="l00327"></a>00327       Lphy[0]  = 0.037;<span class="comment">//Lphy is the physical gate-length. micron</span>
<a name="l00328"></a>00328       Lelec[0] = 0.0266;<span class="comment">//Lelec is the electrical gate-length. micron</span>
<a name="l00329"></a>00329       t_ox[0]  = 1.2e-3;<span class="comment">//micron</span>
<a name="l00330"></a>00330       v_th[0]  = 0.23707;<span class="comment">//V</span>
<a name="l00331"></a>00331       c_ox[0]  = 1.79e-14;<span class="comment">//F/micron2</span>
<a name="l00332"></a>00332       mobility_eff[0] = 342.16 * (1e-2 * 1e6 * 1e-2 * 1e6); <span class="comment">//micron2 / Vs</span>
<a name="l00333"></a>00333       Vdsat[0] = 0.128; <span class="comment">//V</span>
<a name="l00334"></a>00334       c_g_ideal[0] = 6.64e-16;<span class="comment">//F/micron</span>
<a name="l00335"></a>00335       c_fringe[0]  = 0.08e-15;<span class="comment">//F/micron</span>
<a name="l00336"></a>00336       c_junc[0] = 1e-15;<span class="comment">//F/micron2</span>
<a name="l00337"></a>00337       I_on_n[0] = 1076.9e-6;<span class="comment">//A/micron</span>
<a name="l00338"></a>00338       <span class="comment">//I_on_p[0] = 712.6e-6;//A/micron</span>
<a name="l00339"></a>00339       <span class="comment">//Note that nmos_effective_resistance_multiplier, n_to_p_eff_curr_drv_ratio and gmp_to_gmn_multiplier values are calculated offline</span>
<a name="l00340"></a>00340       nmos_effective_resistance_multiplier = 1.54;
<a name="l00341"></a>00341       n_to_p_eff_curr_drv_ratio[0] = 2.45;
<a name="l00342"></a>00342       gmp_to_gmn_multiplier[0] = 1.22;
<a name="l00343"></a>00343       Rnchannelon[0] = nmos_effective_resistance_multiplier * vdd[0] / I_on_n[0];<span class="comment">//ohm-micron</span>
<a name="l00344"></a>00344       Rpchannelon[0] = n_to_p_eff_curr_drv_ratio[0] * Rnchannelon[0];<span class="comment">//ohm-micron</span>
<a name="l00345"></a>00345       long_channel_leakage_reduction[0] = 1;
<a name="l00346"></a>00346       I_off_n[0][0]  = 3.24e-8;<span class="comment">//A/micron</span>
<a name="l00347"></a>00347       I_off_n[0][10] = 4.01e-8;
<a name="l00348"></a>00348       I_off_n[0][20] = 4.90e-8;
<a name="l00349"></a>00349       I_off_n[0][30] = 5.92e-8;
<a name="l00350"></a>00350       I_off_n[0][40] = 7.08e-8;
<a name="l00351"></a>00351       I_off_n[0][50] = 8.38e-8;
<a name="l00352"></a>00352       I_off_n[0][60] = 9.82e-8;
<a name="l00353"></a>00353       I_off_n[0][70] = 1.14e-7;
<a name="l00354"></a>00354       I_off_n[0][80] = 1.29e-7;
<a name="l00355"></a>00355       I_off_n[0][90] = 1.43e-7;
<a name="l00356"></a>00356       I_off_n[0][100] = 1.54e-7;
<a name="l00357"></a>00357 
<a name="l00358"></a>00358       I_g_on_n[0][0]  = 1.65e-8;<span class="comment">//A/micron</span>
<a name="l00359"></a>00359       I_g_on_n[0][10] = 1.65e-8;
<a name="l00360"></a>00360       I_g_on_n[0][20] = 1.65e-8;
<a name="l00361"></a>00361       I_g_on_n[0][30] = 1.65e-8;
<a name="l00362"></a>00362       I_g_on_n[0][40] = 1.65e-8;
<a name="l00363"></a>00363       I_g_on_n[0][50] = 1.65e-8;
<a name="l00364"></a>00364       I_g_on_n[0][60] = 1.65e-8;
<a name="l00365"></a>00365       I_g_on_n[0][70] = 1.65e-8;
<a name="l00366"></a>00366       I_g_on_n[0][80] = 1.65e-8;
<a name="l00367"></a>00367       I_g_on_n[0][90] = 1.65e-8;
<a name="l00368"></a>00368       I_g_on_n[0][100] = 1.65e-8;
<a name="l00369"></a>00369 
<a name="l00370"></a>00370       <span class="comment">//ITRS LSTP device type</span>
<a name="l00371"></a>00371       vdd[1]   = 1.3;
<a name="l00372"></a>00372       Lphy[1]  = 0.075;
<a name="l00373"></a>00373       Lelec[1] = 0.0486;
<a name="l00374"></a>00374       t_ox[1]  = 2.2e-3;
<a name="l00375"></a>00375       v_th[1]  = 0.48203;
<a name="l00376"></a>00376       c_ox[1]  = 1.22e-14;
<a name="l00377"></a>00377       mobility_eff[1] = 356.76 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00378"></a>00378       Vdsat[1] = 0.373;
<a name="l00379"></a>00379       c_g_ideal[1] = 9.15e-16;
<a name="l00380"></a>00380       c_fringe[1]  = 0.08e-15;
<a name="l00381"></a>00381       c_junc[1] = 1e-15;
<a name="l00382"></a>00382       I_on_n[1] = 503.6e-6;
<a name="l00383"></a>00383       nmos_effective_resistance_multiplier = 1.92;
<a name="l00384"></a>00384       n_to_p_eff_curr_drv_ratio[1] = 2.44;
<a name="l00385"></a>00385       gmp_to_gmn_multiplier[1] =0.88;
<a name="l00386"></a>00386       Rnchannelon[1] = nmos_effective_resistance_multiplier * vdd[1] / I_on_n[1];
<a name="l00387"></a>00387       Rpchannelon[1] = n_to_p_eff_curr_drv_ratio[1] * Rnchannelon[1];
<a name="l00388"></a>00388       long_channel_leakage_reduction[1] = 1;
<a name="l00389"></a>00389       I_off_n[1][0]  = 2.81e-12;
<a name="l00390"></a>00390       I_off_n[1][10] = 4.76e-12;
<a name="l00391"></a>00391       I_off_n[1][20] = 7.82e-12;
<a name="l00392"></a>00392       I_off_n[1][30] = 1.25e-11;
<a name="l00393"></a>00393       I_off_n[1][40] = 1.94e-11;
<a name="l00394"></a>00394       I_off_n[1][50] = 2.94e-11;
<a name="l00395"></a>00395       I_off_n[1][60] = 4.36e-11;
<a name="l00396"></a>00396       I_off_n[1][70] = 6.32e-11;
<a name="l00397"></a>00397       I_off_n[1][80] = 8.95e-11;
<a name="l00398"></a>00398       I_off_n[1][90] = 1.25e-10;
<a name="l00399"></a>00399       I_off_n[1][100] = 1.7e-10;
<a name="l00400"></a>00400 
<a name="l00401"></a>00401       I_g_on_n[1][0]  = 3.87e-11;<span class="comment">//A/micron</span>
<a name="l00402"></a>00402       I_g_on_n[1][10] = 3.87e-11;
<a name="l00403"></a>00403       I_g_on_n[1][20] = 3.87e-11;
<a name="l00404"></a>00404       I_g_on_n[1][30] = 3.87e-11;
<a name="l00405"></a>00405       I_g_on_n[1][40] = 3.87e-11;
<a name="l00406"></a>00406       I_g_on_n[1][50] = 3.87e-11;
<a name="l00407"></a>00407       I_g_on_n[1][60] = 3.87e-11;
<a name="l00408"></a>00408       I_g_on_n[1][70] = 3.87e-11;
<a name="l00409"></a>00409       I_g_on_n[1][80] = 3.87e-11;
<a name="l00410"></a>00410       I_g_on_n[1][90] = 3.87e-11;
<a name="l00411"></a>00411       I_g_on_n[1][100] = 3.87e-11;
<a name="l00412"></a>00412 
<a name="l00413"></a>00413       <span class="comment">//ITRS LOP device type</span>
<a name="l00414"></a>00414       vdd[2] = 0.9;
<a name="l00415"></a>00415       Lphy[2] = 0.053;
<a name="l00416"></a>00416       Lelec[2] = 0.0354;
<a name="l00417"></a>00417       t_ox[2] = 1.5e-3;
<a name="l00418"></a>00418       v_th[2] = 0.30764;
<a name="l00419"></a>00419       c_ox[2] = 1.59e-14;
<a name="l00420"></a>00420       mobility_eff[2] = 460.39 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00421"></a>00421       Vdsat[2] = 0.113;
<a name="l00422"></a>00422       c_g_ideal[2] = 8.45e-16;
<a name="l00423"></a>00423       c_fringe[2] = 0.08e-15;
<a name="l00424"></a>00424       c_junc[2] = 1e-15;
<a name="l00425"></a>00425       I_on_n[2] = 386.6e-6;
<a name="l00426"></a>00426       nmos_effective_resistance_multiplier = 1.77;
<a name="l00427"></a>00427       n_to_p_eff_curr_drv_ratio[2] = 2.54;
<a name="l00428"></a>00428       gmp_to_gmn_multiplier[2] = 0.98;
<a name="l00429"></a>00429       Rnchannelon[2] = nmos_effective_resistance_multiplier * vdd[2] / I_on_n[2];
<a name="l00430"></a>00430       Rpchannelon[2] = n_to_p_eff_curr_drv_ratio[2] * Rnchannelon[2];
<a name="l00431"></a>00431       long_channel_leakage_reduction[2] = 1;
<a name="l00432"></a>00432       I_off_n[2][0] = 2.14e-9;
<a name="l00433"></a>00433       I_off_n[2][10] = 2.9e-9;
<a name="l00434"></a>00434       I_off_n[2][20] = 3.87e-9;
<a name="l00435"></a>00435       I_off_n[2][30] = 5.07e-9;
<a name="l00436"></a>00436       I_off_n[2][40] = 6.54e-9;
<a name="l00437"></a>00437       I_off_n[2][50] = 8.27e-8;
<a name="l00438"></a>00438       I_off_n[2][60] = 1.02e-7;
<a name="l00439"></a>00439       I_off_n[2][70] = 1.20e-7;
<a name="l00440"></a>00440       I_off_n[2][80] = 1.36e-8;
<a name="l00441"></a>00441       I_off_n[2][90] = 1.52e-8;
<a name="l00442"></a>00442       I_off_n[2][100] = 1.73e-8;
<a name="l00443"></a>00443 
<a name="l00444"></a>00444       I_g_on_n[2][0]  = 4.31e-8;<span class="comment">//A/micron</span>
<a name="l00445"></a>00445       I_g_on_n[2][10] = 4.31e-8;
<a name="l00446"></a>00446       I_g_on_n[2][20] = 4.31e-8;
<a name="l00447"></a>00447       I_g_on_n[2][30] = 4.31e-8;
<a name="l00448"></a>00448       I_g_on_n[2][40] = 4.31e-8;
<a name="l00449"></a>00449       I_g_on_n[2][50] = 4.31e-8;
<a name="l00450"></a>00450       I_g_on_n[2][60] = 4.31e-8;
<a name="l00451"></a>00451       I_g_on_n[2][70] = 4.31e-8;
<a name="l00452"></a>00452       I_g_on_n[2][80] = 4.31e-8;
<a name="l00453"></a>00453       I_g_on_n[2][90] = 4.31e-8;
<a name="l00454"></a>00454       I_g_on_n[2][100] = 4.31e-8;
<a name="l00455"></a>00455 
<a name="l00456"></a>00456       <span class="keywordflow">if</span> (ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caaed2f9e899fb9c35f82f0014abd5b6c0e">lp_dram</a>)
<a name="l00457"></a>00457       {
<a name="l00458"></a>00458         <span class="comment">//LP-DRAM cell access transistor technology parameters</span>
<a name="l00459"></a>00459         curr_vdd_dram_cell = 1.2;
<a name="l00460"></a>00460         Lphy[3] = 0.12;
<a name="l00461"></a>00461         Lelec[3] = 0.0756;
<a name="l00462"></a>00462         curr_v_th_dram_access_transistor = 0.4545;
<a name="l00463"></a>00463         width_dram_access_transistor = 0.14;
<a name="l00464"></a>00464         curr_I_on_dram_cell = 45e-6;
<a name="l00465"></a>00465         curr_I_off_dram_cell_worst_case_length_temp = 21.1e-12;
<a name="l00466"></a>00466         curr_Wmemcella_dram = width_dram_access_transistor;
<a name="l00467"></a>00467         curr_Wmemcellpmos_dram = 0;
<a name="l00468"></a>00468         curr_Wmemcellnmos_dram = 0;
<a name="l00469"></a>00469         curr_area_cell_dram = 0.168;
<a name="l00470"></a>00470         curr_asp_ratio_cell_dram = 1.46;
<a name="l00471"></a>00471         curr_c_dram_cell = 20e-15;
<a name="l00472"></a>00472 
<a name="l00473"></a>00473         <span class="comment">//LP-DRAM wordline transistor parameters</span>
<a name="l00474"></a>00474         curr_vpp = 1.6;
<a name="l00475"></a>00475         t_ox[3] = 2.2e-3;
<a name="l00476"></a>00476         v_th[3] = 0.4545;
<a name="l00477"></a>00477         c_ox[3] = 1.22e-14;
<a name="l00478"></a>00478         mobility_eff[3] =  323.95 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00479"></a>00479         Vdsat[3] = 0.3;
<a name="l00480"></a>00480         c_g_ideal[3] = 1.47e-15;
<a name="l00481"></a>00481         c_fringe[3] = 0.08e-15;
<a name="l00482"></a>00482         c_junc[3] = 1e-15;
<a name="l00483"></a>00483         I_on_n[3] = 321.6e-6;
<a name="l00484"></a>00484         nmos_effective_resistance_multiplier = 1.65;
<a name="l00485"></a>00485         n_to_p_eff_curr_drv_ratio[3] = 1.95;
<a name="l00486"></a>00486         gmp_to_gmn_multiplier[3] = 0.90;
<a name="l00487"></a>00487         Rnchannelon[3] = nmos_effective_resistance_multiplier * curr_vpp / I_on_n[3];
<a name="l00488"></a>00488         Rpchannelon[3] = n_to_p_eff_curr_drv_ratio[3] * Rnchannelon[3];
<a name="l00489"></a>00489         long_channel_leakage_reduction[3] = 1;
<a name="l00490"></a>00490         I_off_n[3][0] = 1.42e-11;
<a name="l00491"></a>00491         I_off_n[3][10] = 2.25e-11;
<a name="l00492"></a>00492         I_off_n[3][20] = 3.46e-11;
<a name="l00493"></a>00493         I_off_n[3][30] = 5.18e-11;
<a name="l00494"></a>00494         I_off_n[3][40] = 7.58e-11;
<a name="l00495"></a>00495         I_off_n[3][50] = 1.08e-10;
<a name="l00496"></a>00496         I_off_n[3][60] = 1.51e-10;
<a name="l00497"></a>00497         I_off_n[3][70] = 2.02e-10;
<a name="l00498"></a>00498         I_off_n[3][80] = 2.57e-10;
<a name="l00499"></a>00499         I_off_n[3][90] = 3.14e-10;
<a name="l00500"></a>00500         I_off_n[3][100] = 3.85e-10;
<a name="l00501"></a>00501       }
<a name="l00502"></a>00502       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)
<a name="l00503"></a>00503       {
<a name="l00504"></a>00504         <span class="comment">//COMM-DRAM cell access transistor technology parameters</span>
<a name="l00505"></a>00505         curr_vdd_dram_cell = 1.6;
<a name="l00506"></a>00506         Lphy[3] = 0.09;
<a name="l00507"></a>00507         Lelec[3] = 0.0576;
<a name="l00508"></a>00508         curr_v_th_dram_access_transistor = 1;
<a name="l00509"></a>00509         width_dram_access_transistor = 0.09;
<a name="l00510"></a>00510         curr_I_on_dram_cell = 20e-6;
<a name="l00511"></a>00511         curr_I_off_dram_cell_worst_case_length_temp = 1e-15;
<a name="l00512"></a>00512         curr_Wmemcella_dram = width_dram_access_transistor;
<a name="l00513"></a>00513         curr_Wmemcellpmos_dram = 0;
<a name="l00514"></a>00514         curr_Wmemcellnmos_dram = 0;
<a name="l00515"></a>00515         curr_area_cell_dram = 6*0.09*0.09;
<a name="l00516"></a>00516         curr_asp_ratio_cell_dram = 1.5;
<a name="l00517"></a>00517         curr_c_dram_cell = 30e-15;
<a name="l00518"></a>00518 
<a name="l00519"></a>00519         <span class="comment">//COMM-DRAM wordline transistor parameters</span>
<a name="l00520"></a>00520         curr_vpp = 3.7;
<a name="l00521"></a>00521         t_ox[3] = 5.5e-3;
<a name="l00522"></a>00522         v_th[3] = 1.0;
<a name="l00523"></a>00523         c_ox[3] = 5.65e-15;
<a name="l00524"></a>00524         mobility_eff[3] =  302.2 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00525"></a>00525         Vdsat[3] = 0.32;
<a name="l00526"></a>00526         c_g_ideal[3] = 5.08e-16;
<a name="l00527"></a>00527         c_fringe[3] = 0.08e-15;
<a name="l00528"></a>00528         c_junc[3] = 1e-15;
<a name="l00529"></a>00529         I_on_n[3] = 1094.3e-6;
<a name="l00530"></a>00530         nmos_effective_resistance_multiplier = 1.62;
<a name="l00531"></a>00531         n_to_p_eff_curr_drv_ratio[3] = 2.05;
<a name="l00532"></a>00532         gmp_to_gmn_multiplier[3] = 0.90;
<a name="l00533"></a>00533         Rnchannelon[3] = nmos_effective_resistance_multiplier * curr_vpp / I_on_n[3];
<a name="l00534"></a>00534         Rpchannelon[3] = n_to_p_eff_curr_drv_ratio[3] * Rnchannelon[3];
<a name="l00535"></a>00535         long_channel_leakage_reduction[3] = 1;
<a name="l00536"></a>00536         I_off_n[3][0] = 5.80e-15;
<a name="l00537"></a>00537         I_off_n[3][10] = 1.21e-14;
<a name="l00538"></a>00538         I_off_n[3][20] = 2.42e-14;
<a name="l00539"></a>00539         I_off_n[3][30] = 4.65e-14;
<a name="l00540"></a>00540         I_off_n[3][40] = 8.60e-14;
<a name="l00541"></a>00541         I_off_n[3][50] = 1.54e-13;
<a name="l00542"></a>00542         I_off_n[3][60] = 2.66e-13;
<a name="l00543"></a>00543         I_off_n[3][70] = 4.45e-13;
<a name="l00544"></a>00544         I_off_n[3][80] = 7.17e-13;
<a name="l00545"></a>00545         I_off_n[3][90] = 1.11e-12;
<a name="l00546"></a>00546         I_off_n[3][100] = 1.67e-12;
<a name="l00547"></a>00547       }
<a name="l00548"></a>00548 
<a name="l00549"></a>00549       <span class="comment">//SRAM cell properties</span>
<a name="l00550"></a>00550       curr_Wmemcella_sram = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00551"></a>00551       curr_Wmemcellpmos_sram = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00552"></a>00552       curr_Wmemcellnmos_sram = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00553"></a>00553       curr_area_cell_sram = 146 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00554"></a>00554       curr_asp_ratio_cell_sram = 1.46;
<a name="l00555"></a>00555       <span class="comment">//CAM cell properties //TODO: data need to be revisited</span>
<a name="l00556"></a>00556       curr_Wmemcella_cam = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00557"></a>00557       curr_Wmemcellpmos_cam = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00558"></a>00558       curr_Wmemcellnmos_cam = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00559"></a>00559       curr_area_cell_cam = 292 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//360</span>
<a name="l00560"></a>00560       curr_asp_ratio_cell_cam = 2.92;<span class="comment">//2.5</span>
<a name="l00561"></a>00561       <span class="comment">//Empirical undifferetiated core/FU coefficient</span>
<a name="l00562"></a>00562       curr_logic_scaling_co_eff  = 1;
<a name="l00563"></a>00563       curr_core_tx_density       = 1.25*0.7*0.7;
<a name="l00564"></a>00564       curr_sckt_co_eff           = 1.1539;
<a name="l00565"></a>00565       curr_chip_layout_overhead  = 1.2;<span class="comment">//die measurement results based on Niagara 1 and 2</span>
<a name="l00566"></a>00566       curr_macro_layout_overhead = 1.1;<span class="comment">//EDA placement and routing tool rule of thumb</span>
<a name="l00567"></a>00567 
<a name="l00568"></a>00568 
<a name="l00569"></a>00569     }
<a name="l00570"></a>00570 
<a name="l00571"></a>00571     <span class="keywordflow">if</span> (tech == 65)
<a name="l00572"></a>00572     { <span class="comment">//65nm technology-node. Corresponds to year 2007 in ITRS</span>
<a name="l00573"></a>00573       <span class="comment">//ITRS HP device type</span>
<a name="l00574"></a>00574       SENSE_AMP_D = .2e-9; <span class="comment">// s</span>
<a name="l00575"></a>00575       SENSE_AMP_P = 5.7e-15; <span class="comment">// J</span>
<a name="l00576"></a>00576       vdd[0] = 1.1;
<a name="l00577"></a>00577       Lphy[0] = 0.025;
<a name="l00578"></a>00578       Lelec[0] = 0.019;
<a name="l00579"></a>00579       t_ox[0] = 1.1e-3;
<a name="l00580"></a>00580       v_th[0] = .19491;
<a name="l00581"></a>00581       c_ox[0] = 1.88e-14;
<a name="l00582"></a>00582       mobility_eff[0] = 436.24 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00583"></a>00583       Vdsat[0] = 7.71e-2;
<a name="l00584"></a>00584       c_g_ideal[0] = 4.69e-16;
<a name="l00585"></a>00585       c_fringe[0] = 0.077e-15;
<a name="l00586"></a>00586       c_junc[0] = 1e-15;
<a name="l00587"></a>00587       I_on_n[0] = 1197.2e-6;
<a name="l00588"></a>00588       nmos_effective_resistance_multiplier = 1.50;
<a name="l00589"></a>00589       n_to_p_eff_curr_drv_ratio[0] = 2.41;
<a name="l00590"></a>00590       gmp_to_gmn_multiplier[0] = 1.38;
<a name="l00591"></a>00591       Rnchannelon[0] = nmos_effective_resistance_multiplier * vdd[0] / I_on_n[0];
<a name="l00592"></a>00592       Rpchannelon[0] = n_to_p_eff_curr_drv_ratio[0] * Rnchannelon[0];
<a name="l00593"></a>00593       long_channel_leakage_reduction[0] = 1/3.74;
<a name="l00594"></a>00594       <span class="comment">//Using MASTAR, @380K, increase Lgate until Ion reduces to 90% or Lgate increase by 10%, whichever comes first</span>
<a name="l00595"></a>00595       <span class="comment">//Ioff(Lgate normal)/Ioff(Lgate long)= 3.74.</span>
<a name="l00596"></a>00596       I_off_n[0][0] = 1.96e-7;
<a name="l00597"></a>00597       I_off_n[0][10] = 2.29e-7;
<a name="l00598"></a>00598       I_off_n[0][20] = 2.66e-7;
<a name="l00599"></a>00599       I_off_n[0][30] = 3.05e-7;
<a name="l00600"></a>00600       I_off_n[0][40] = 3.49e-7;
<a name="l00601"></a>00601       I_off_n[0][50] = 3.95e-7;
<a name="l00602"></a>00602       I_off_n[0][60] = 4.45e-7;
<a name="l00603"></a>00603       I_off_n[0][70] = 4.97e-7;
<a name="l00604"></a>00604       I_off_n[0][80] = 5.48e-7;
<a name="l00605"></a>00605       I_off_n[0][90] = 5.94e-7;
<a name="l00606"></a>00606       I_off_n[0][100] = 6.3e-7;
<a name="l00607"></a>00607       I_g_on_n[0][0]  = 4.09e-8;<span class="comment">//A/micron</span>
<a name="l00608"></a>00608       I_g_on_n[0][10] = 4.09e-8;
<a name="l00609"></a>00609       I_g_on_n[0][20] = 4.09e-8;
<a name="l00610"></a>00610       I_g_on_n[0][30] = 4.09e-8;
<a name="l00611"></a>00611       I_g_on_n[0][40] = 4.09e-8;
<a name="l00612"></a>00612       I_g_on_n[0][50] = 4.09e-8;
<a name="l00613"></a>00613       I_g_on_n[0][60] = 4.09e-8;
<a name="l00614"></a>00614       I_g_on_n[0][70] = 4.09e-8;
<a name="l00615"></a>00615       I_g_on_n[0][80] = 4.09e-8;
<a name="l00616"></a>00616       I_g_on_n[0][90] = 4.09e-8;
<a name="l00617"></a>00617       I_g_on_n[0][100] = 4.09e-8;
<a name="l00618"></a>00618 
<a name="l00619"></a>00619       <span class="comment">//ITRS LSTP device type</span>
<a name="l00620"></a>00620       vdd[1] = 1.2;
<a name="l00621"></a>00621       Lphy[1] = 0.045;
<a name="l00622"></a>00622       Lelec[1] = 0.0298;
<a name="l00623"></a>00623       t_ox[1] = 1.9e-3;
<a name="l00624"></a>00624       v_th[1] = 0.52354;
<a name="l00625"></a>00625       c_ox[1] = 1.36e-14;
<a name="l00626"></a>00626       mobility_eff[1] = 341.21 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00627"></a>00627       Vdsat[1] = 0.128;
<a name="l00628"></a>00628       c_g_ideal[1] = 6.14e-16;
<a name="l00629"></a>00629       c_fringe[1] = 0.08e-15;
<a name="l00630"></a>00630       c_junc[1] = 1e-15;
<a name="l00631"></a>00631       I_on_n[1] = 519.2e-6;
<a name="l00632"></a>00632       nmos_effective_resistance_multiplier = 1.96;
<a name="l00633"></a>00633       n_to_p_eff_curr_drv_ratio[1] = 2.23;
<a name="l00634"></a>00634       gmp_to_gmn_multiplier[1] = 0.99;
<a name="l00635"></a>00635       Rnchannelon[1] = nmos_effective_resistance_multiplier * vdd[1] / I_on_n[1];
<a name="l00636"></a>00636       Rpchannelon[1] = n_to_p_eff_curr_drv_ratio[1] * Rnchannelon[1];
<a name="l00637"></a>00637       long_channel_leakage_reduction[1] = 1/2.82;
<a name="l00638"></a>00638       I_off_n[1][0] = 9.12e-12;
<a name="l00639"></a>00639       I_off_n[1][10] = 1.49e-11;
<a name="l00640"></a>00640       I_off_n[1][20] = 2.36e-11;
<a name="l00641"></a>00641       I_off_n[1][30] = 3.64e-11;
<a name="l00642"></a>00642       I_off_n[1][40] = 5.48e-11;
<a name="l00643"></a>00643       I_off_n[1][50] = 8.05e-11;
<a name="l00644"></a>00644       I_off_n[1][60] = 1.15e-10;
<a name="l00645"></a>00645       I_off_n[1][70] = 1.59e-10;
<a name="l00646"></a>00646       I_off_n[1][80] = 2.1e-10;
<a name="l00647"></a>00647       I_off_n[1][90] = 2.62e-10;
<a name="l00648"></a>00648       I_off_n[1][100] = 3.21e-10;
<a name="l00649"></a>00649 
<a name="l00650"></a>00650       I_g_on_n[1][0]  = 1.09e-10;<span class="comment">//A/micron</span>
<a name="l00651"></a>00651       I_g_on_n[1][10] = 1.09e-10;
<a name="l00652"></a>00652       I_g_on_n[1][20] = 1.09e-10;
<a name="l00653"></a>00653       I_g_on_n[1][30] = 1.09e-10;
<a name="l00654"></a>00654       I_g_on_n[1][40] = 1.09e-10;
<a name="l00655"></a>00655       I_g_on_n[1][50] = 1.09e-10;
<a name="l00656"></a>00656       I_g_on_n[1][60] = 1.09e-10;
<a name="l00657"></a>00657       I_g_on_n[1][70] = 1.09e-10;
<a name="l00658"></a>00658       I_g_on_n[1][80] = 1.09e-10;
<a name="l00659"></a>00659       I_g_on_n[1][90] = 1.09e-10;
<a name="l00660"></a>00660       I_g_on_n[1][100] = 1.09e-10;
<a name="l00661"></a>00661 
<a name="l00662"></a>00662       <span class="comment">//ITRS LOP device type</span>
<a name="l00663"></a>00663       vdd[2] = 0.8;
<a name="l00664"></a>00664       Lphy[2] = 0.032;
<a name="l00665"></a>00665       Lelec[2] = 0.0216;
<a name="l00666"></a>00666       t_ox[2] = 1.2e-3;
<a name="l00667"></a>00667       v_th[2] = 0.28512;
<a name="l00668"></a>00668       c_ox[2] = 1.87e-14;
<a name="l00669"></a>00669       mobility_eff[2] = 495.19 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00670"></a>00670       Vdsat[2] = 0.292;
<a name="l00671"></a>00671       c_g_ideal[2] = 6e-16;
<a name="l00672"></a>00672       c_fringe[2] = 0.08e-15;
<a name="l00673"></a>00673       c_junc[2] = 1e-15;
<a name="l00674"></a>00674       I_on_n[2] = 573.1e-6;
<a name="l00675"></a>00675       nmos_effective_resistance_multiplier = 1.82;
<a name="l00676"></a>00676       n_to_p_eff_curr_drv_ratio[2] = 2.28;
<a name="l00677"></a>00677       gmp_to_gmn_multiplier[2] = 1.11;
<a name="l00678"></a>00678       Rnchannelon[2] = nmos_effective_resistance_multiplier * vdd[2] / I_on_n[2];
<a name="l00679"></a>00679       Rpchannelon[2] = n_to_p_eff_curr_drv_ratio[2] * Rnchannelon[2];
<a name="l00680"></a>00680       long_channel_leakage_reduction[2] = 1/2.05;
<a name="l00681"></a>00681       I_off_n[2][0] = 4.9e-9;
<a name="l00682"></a>00682       I_off_n[2][10] = 6.49e-9;
<a name="l00683"></a>00683       I_off_n[2][20] = 8.45e-9;
<a name="l00684"></a>00684       I_off_n[2][30] = 1.08e-8;
<a name="l00685"></a>00685       I_off_n[2][40] = 1.37e-8;
<a name="l00686"></a>00686       I_off_n[2][50] = 1.71e-8;
<a name="l00687"></a>00687       I_off_n[2][60] = 2.09e-8;
<a name="l00688"></a>00688       I_off_n[2][70] = 2.48e-8;
<a name="l00689"></a>00689       I_off_n[2][80] = 2.84e-8;
<a name="l00690"></a>00690       I_off_n[2][90] = 3.13e-8;
<a name="l00691"></a>00691       I_off_n[2][100] = 3.42e-8;
<a name="l00692"></a>00692 
<a name="l00693"></a>00693       I_g_on_n[2][0]  = 9.61e-9;<span class="comment">//A/micron</span>
<a name="l00694"></a>00694       I_g_on_n[2][10] = 9.61e-9;
<a name="l00695"></a>00695       I_g_on_n[2][20] = 9.61e-9;
<a name="l00696"></a>00696       I_g_on_n[2][30] = 9.61e-9;
<a name="l00697"></a>00697       I_g_on_n[2][40] = 9.61e-9;
<a name="l00698"></a>00698       I_g_on_n[2][50] = 9.61e-9;
<a name="l00699"></a>00699       I_g_on_n[2][60] = 9.61e-9;
<a name="l00700"></a>00700       I_g_on_n[2][70] = 9.61e-9;
<a name="l00701"></a>00701       I_g_on_n[2][80] = 9.61e-9;
<a name="l00702"></a>00702       I_g_on_n[2][90] = 9.61e-9;
<a name="l00703"></a>00703       I_g_on_n[2][100] = 9.61e-9;
<a name="l00704"></a>00704 
<a name="l00705"></a>00705       <span class="keywordflow">if</span> (ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caaed2f9e899fb9c35f82f0014abd5b6c0e">lp_dram</a>)
<a name="l00706"></a>00706       {
<a name="l00707"></a>00707         <span class="comment">//LP-DRAM cell access transistor technology parameters</span>
<a name="l00708"></a>00708         curr_vdd_dram_cell = 1.2;
<a name="l00709"></a>00709         Lphy[3] = 0.12;
<a name="l00710"></a>00710         Lelec[3] = 0.0756;
<a name="l00711"></a>00711         curr_v_th_dram_access_transistor = 0.43806;
<a name="l00712"></a>00712         width_dram_access_transistor = 0.09;
<a name="l00713"></a>00713         curr_I_on_dram_cell = 36e-6;
<a name="l00714"></a>00714         curr_I_off_dram_cell_worst_case_length_temp = 19.6e-12;
<a name="l00715"></a>00715         curr_Wmemcella_dram = width_dram_access_transistor;
<a name="l00716"></a>00716         curr_Wmemcellpmos_dram = 0;
<a name="l00717"></a>00717         curr_Wmemcellnmos_dram = 0;
<a name="l00718"></a>00718         curr_area_cell_dram = 0.11;
<a name="l00719"></a>00719         curr_asp_ratio_cell_dram = 1.46;
<a name="l00720"></a>00720         curr_c_dram_cell = 20e-15;
<a name="l00721"></a>00721 
<a name="l00722"></a>00722         <span class="comment">//LP-DRAM wordline transistor parameters</span>
<a name="l00723"></a>00723         curr_vpp = 1.6;
<a name="l00724"></a>00724         t_ox[3] = 2.2e-3;
<a name="l00725"></a>00725         v_th[3] = 0.43806;
<a name="l00726"></a>00726         c_ox[3] = 1.22e-14;
<a name="l00727"></a>00727         mobility_eff[3] =  328.32 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00728"></a>00728         Vdsat[3] = 0.43806;
<a name="l00729"></a>00729         c_g_ideal[3] = 1.46e-15;
<a name="l00730"></a>00730         c_fringe[3] = 0.08e-15;
<a name="l00731"></a>00731         c_junc[3] = 1e-15 ;
<a name="l00732"></a>00732         I_on_n[3] = 399.8e-6;
<a name="l00733"></a>00733         nmos_effective_resistance_multiplier = 1.65;
<a name="l00734"></a>00734         n_to_p_eff_curr_drv_ratio[3] = 2.05;
<a name="l00735"></a>00735         gmp_to_gmn_multiplier[3] = 0.90;
<a name="l00736"></a>00736         Rnchannelon[3] = nmos_effective_resistance_multiplier * curr_vpp / I_on_n[3];
<a name="l00737"></a>00737         Rpchannelon[3] = n_to_p_eff_curr_drv_ratio[3] * Rnchannelon[3];
<a name="l00738"></a>00738         long_channel_leakage_reduction[3] = 1;
<a name="l00739"></a>00739         I_off_n[3][0]  = 2.23e-11;
<a name="l00740"></a>00740         I_off_n[3][10] = 3.46e-11;
<a name="l00741"></a>00741         I_off_n[3][20] = 5.24e-11;
<a name="l00742"></a>00742         I_off_n[3][30] = 7.75e-11;
<a name="l00743"></a>00743         I_off_n[3][40] = 1.12e-10;
<a name="l00744"></a>00744         I_off_n[3][50] = 1.58e-10;
<a name="l00745"></a>00745         I_off_n[3][60] = 2.18e-10;
<a name="l00746"></a>00746         I_off_n[3][70] = 2.88e-10;
<a name="l00747"></a>00747         I_off_n[3][80] = 3.63e-10;
<a name="l00748"></a>00748         I_off_n[3][90] = 4.41e-10;
<a name="l00749"></a>00749         I_off_n[3][100] = 5.36e-10;
<a name="l00750"></a>00750       }
<a name="l00751"></a>00751       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)
<a name="l00752"></a>00752       {
<a name="l00753"></a>00753         <span class="comment">//COMM-DRAM cell access transistor technology parameters</span>
<a name="l00754"></a>00754         curr_vdd_dram_cell = 1.3;
<a name="l00755"></a>00755         Lphy[3] = 0.065;
<a name="l00756"></a>00756         Lelec[3] = 0.0426;
<a name="l00757"></a>00757         curr_v_th_dram_access_transistor = 1;
<a name="l00758"></a>00758         width_dram_access_transistor = 0.065;
<a name="l00759"></a>00759         curr_I_on_dram_cell = 20e-6;
<a name="l00760"></a>00760         curr_I_off_dram_cell_worst_case_length_temp = 1e-15;
<a name="l00761"></a>00761         curr_Wmemcella_dram = width_dram_access_transistor;
<a name="l00762"></a>00762         curr_Wmemcellpmos_dram = 0;
<a name="l00763"></a>00763         curr_Wmemcellnmos_dram = 0;
<a name="l00764"></a>00764         curr_area_cell_dram = 6*0.065*0.065;
<a name="l00765"></a>00765         curr_asp_ratio_cell_dram = 1.5;
<a name="l00766"></a>00766         curr_c_dram_cell = 30e-15;
<a name="l00767"></a>00767 
<a name="l00768"></a>00768         <span class="comment">//COMM-DRAM wordline transistor parameters</span>
<a name="l00769"></a>00769         curr_vpp = 3.3;
<a name="l00770"></a>00770         t_ox[3] = 5e-3;
<a name="l00771"></a>00771         v_th[3] = 1.0;
<a name="l00772"></a>00772         c_ox[3] = 6.16e-15;
<a name="l00773"></a>00773         mobility_eff[3] =  303.44 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00774"></a>00774         Vdsat[3] = 0.385;
<a name="l00775"></a>00775         c_g_ideal[3] = 4e-16;
<a name="l00776"></a>00776         c_fringe[3] = 0.08e-15;
<a name="l00777"></a>00777         c_junc[3] = 1e-15 ;
<a name="l00778"></a>00778         I_on_n[3] = 1031e-6;
<a name="l00779"></a>00779         nmos_effective_resistance_multiplier = 1.69;
<a name="l00780"></a>00780         n_to_p_eff_curr_drv_ratio[3] = 2.39;
<a name="l00781"></a>00781         gmp_to_gmn_multiplier[3] = 0.90;
<a name="l00782"></a>00782         Rnchannelon[3] = nmos_effective_resistance_multiplier * curr_vpp / I_on_n[3];
<a name="l00783"></a>00783         Rpchannelon[3] = n_to_p_eff_curr_drv_ratio[3] * Rnchannelon[3];
<a name="l00784"></a>00784         long_channel_leakage_reduction[3] = 1;
<a name="l00785"></a>00785         I_off_n[3][0]  = 1.80e-14;
<a name="l00786"></a>00786         I_off_n[3][10] = 3.64e-14;
<a name="l00787"></a>00787         I_off_n[3][20] = 7.03e-14;
<a name="l00788"></a>00788         I_off_n[3][30] = 1.31e-13;
<a name="l00789"></a>00789         I_off_n[3][40] = 2.35e-13;
<a name="l00790"></a>00790         I_off_n[3][50] = 4.09e-13;
<a name="l00791"></a>00791         I_off_n[3][60] = 6.89e-13;
<a name="l00792"></a>00792         I_off_n[3][70] = 1.13e-12;
<a name="l00793"></a>00793         I_off_n[3][80] = 1.78e-12;
<a name="l00794"></a>00794         I_off_n[3][90] = 2.71e-12;
<a name="l00795"></a>00795         I_off_n[3][100] = 3.99e-12;
<a name="l00796"></a>00796       }
<a name="l00797"></a>00797 
<a name="l00798"></a>00798       <span class="comment">//SRAM cell properties</span>
<a name="l00799"></a>00799       curr_Wmemcella_sram = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00800"></a>00800       curr_Wmemcellpmos_sram = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00801"></a>00801       curr_Wmemcellnmos_sram = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00802"></a>00802       curr_area_cell_sram = 146 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00803"></a>00803       curr_asp_ratio_cell_sram = 1.46;
<a name="l00804"></a>00804       <span class="comment">//CAM cell properties //TODO: data need to be revisited</span>
<a name="l00805"></a>00805       curr_Wmemcella_cam = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00806"></a>00806       curr_Wmemcellpmos_cam = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00807"></a>00807       curr_Wmemcellnmos_cam = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00808"></a>00808       curr_area_cell_cam = 292 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l00809"></a>00809       curr_asp_ratio_cell_cam = 2.92;
<a name="l00810"></a>00810       <span class="comment">//Empirical undifferetiated core/FU coefficient</span>
<a name="l00811"></a>00811       curr_logic_scaling_co_eff = 0.7; <span class="comment">//Rather than scale proportionally to square of feature size, only scale linearly according to IBM cell processor</span>
<a name="l00812"></a>00812       curr_core_tx_density      = 1.25*0.7;
<a name="l00813"></a>00813       curr_sckt_co_eff           = 1.1359;
<a name="l00814"></a>00814       curr_chip_layout_overhead  = 1.2;<span class="comment">//die measurement results based on Niagara 1 and 2</span>
<a name="l00815"></a>00815       curr_macro_layout_overhead = 1.1;<span class="comment">//EDA placement and routing tool rule of thumb</span>
<a name="l00816"></a>00816     }
<a name="l00817"></a>00817 
<a name="l00818"></a>00818     <span class="keywordflow">if</span> (tech == 45)
<a name="l00819"></a>00819     { <span class="comment">//45nm technology-node. Corresponds to year 2010 in ITRS</span>
<a name="l00820"></a>00820       <span class="comment">//ITRS HP device type</span>
<a name="l00821"></a>00821       SENSE_AMP_D = .04e-9; <span class="comment">// s</span>
<a name="l00822"></a>00822       SENSE_AMP_P = 2.7e-15; <span class="comment">// J</span>
<a name="l00823"></a>00823       vdd[0] = 1.0;
<a name="l00824"></a>00824       Lphy[0] = 0.018;
<a name="l00825"></a>00825       Lelec[0] = 0.01345;
<a name="l00826"></a>00826       t_ox[0] = 0.65e-3;
<a name="l00827"></a>00827       v_th[0] = .18035;
<a name="l00828"></a>00828       c_ox[0] = 3.77e-14;
<a name="l00829"></a>00829       mobility_eff[0] = 266.68 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00830"></a>00830       Vdsat[0] = 9.38E-2;
<a name="l00831"></a>00831       c_g_ideal[0] = 6.78e-16;
<a name="l00832"></a>00832       c_fringe[0] = 0.05e-15;
<a name="l00833"></a>00833       c_junc[0] = 1e-15;
<a name="l00834"></a>00834       I_on_n[0] = 2046.6e-6;
<a name="l00835"></a>00835       <span class="comment">//There are certain problems with the ITRS PMOS numbers in MASTAR for 45nm. So we are using 65nm values of</span>
<a name="l00836"></a>00836       <span class="comment">//n_to_p_eff_curr_drv_ratio and gmp_to_gmn_multiplier for 45nm</span>
<a name="l00837"></a>00837       nmos_effective_resistance_multiplier = 1.51;
<a name="l00838"></a>00838       n_to_p_eff_curr_drv_ratio[0] = 2.41;
<a name="l00839"></a>00839       gmp_to_gmn_multiplier[0] = 1.38;
<a name="l00840"></a>00840       Rnchannelon[0] = nmos_effective_resistance_multiplier * vdd[0] / I_on_n[0];
<a name="l00841"></a>00841       Rpchannelon[0] = n_to_p_eff_curr_drv_ratio[0] * Rnchannelon[0];
<a name="l00842"></a>00842       long_channel_leakage_reduction[0] = 1/3.546;<span class="comment">//Using MASTAR, @380K, increase Lgate until Ion reduces to 90%, Ioff(Lgate normal)/Ioff(Lgate long)= 3.74</span>
<a name="l00843"></a>00843       I_off_n[0][0] = 2.8e-7;
<a name="l00844"></a>00844       I_off_n[0][10] = 3.28e-7;
<a name="l00845"></a>00845       I_off_n[0][20] = 3.81e-7;
<a name="l00846"></a>00846       I_off_n[0][30] = 4.39e-7;
<a name="l00847"></a>00847       I_off_n[0][40] = 5.02e-7;
<a name="l00848"></a>00848       I_off_n[0][50] = 5.69e-7;
<a name="l00849"></a>00849       I_off_n[0][60] = 6.42e-7;
<a name="l00850"></a>00850       I_off_n[0][70] = 7.2e-7;
<a name="l00851"></a>00851       I_off_n[0][80] = 8.03e-7;
<a name="l00852"></a>00852       I_off_n[0][90] = 8.91e-7;
<a name="l00853"></a>00853       I_off_n[0][100] = 9.84e-7;
<a name="l00854"></a>00854 
<a name="l00855"></a>00855       I_g_on_n[0][0]  = 3.59e-8;<span class="comment">//A/micron</span>
<a name="l00856"></a>00856       I_g_on_n[0][10] = 3.59e-8;
<a name="l00857"></a>00857       I_g_on_n[0][20] = 3.59e-8;
<a name="l00858"></a>00858       I_g_on_n[0][30] = 3.59e-8;
<a name="l00859"></a>00859       I_g_on_n[0][40] = 3.59e-8;
<a name="l00860"></a>00860       I_g_on_n[0][50] = 3.59e-8;
<a name="l00861"></a>00861       I_g_on_n[0][60] = 3.59e-8;
<a name="l00862"></a>00862       I_g_on_n[0][70] = 3.59e-8;
<a name="l00863"></a>00863       I_g_on_n[0][80] = 3.59e-8;
<a name="l00864"></a>00864       I_g_on_n[0][90] = 3.59e-8;
<a name="l00865"></a>00865       I_g_on_n[0][100] = 3.59e-8;
<a name="l00866"></a>00866 
<a name="l00867"></a>00867       <span class="comment">//ITRS LSTP device type</span>
<a name="l00868"></a>00868       vdd[1] = 1.1;
<a name="l00869"></a>00869       Lphy[1] =  0.028;
<a name="l00870"></a>00870       Lelec[1] = 0.0212;
<a name="l00871"></a>00871       t_ox[1] = 1.4e-3;
<a name="l00872"></a>00872       v_th[1] = 0.50245;
<a name="l00873"></a>00873       c_ox[1] = 2.01e-14;
<a name="l00874"></a>00874       mobility_eff[1] =  363.96 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00875"></a>00875       Vdsat[1] = 9.12e-2;
<a name="l00876"></a>00876       c_g_ideal[1] = 5.18e-16;
<a name="l00877"></a>00877       c_fringe[1] = 0.08e-15;
<a name="l00878"></a>00878       c_junc[1] = 1e-15;
<a name="l00879"></a>00879       I_on_n[1] = 666.2e-6;
<a name="l00880"></a>00880       nmos_effective_resistance_multiplier = 1.99;
<a name="l00881"></a>00881       n_to_p_eff_curr_drv_ratio[1] = 2.23;
<a name="l00882"></a>00882       gmp_to_gmn_multiplier[1] = 0.99;
<a name="l00883"></a>00883       Rnchannelon[1] = nmos_effective_resistance_multiplier * vdd[1] / I_on_n[1];
<a name="l00884"></a>00884       Rpchannelon[1] = n_to_p_eff_curr_drv_ratio[1] * Rnchannelon[1];
<a name="l00885"></a>00885       long_channel_leakage_reduction[1] = 1/2.08;
<a name="l00886"></a>00886       I_off_n[1][0] = 1.01e-11;
<a name="l00887"></a>00887       I_off_n[1][10] = 1.65e-11;
<a name="l00888"></a>00888       I_off_n[1][20] = 2.62e-11;
<a name="l00889"></a>00889       I_off_n[1][30] = 4.06e-11;
<a name="l00890"></a>00890       I_off_n[1][40] = 6.12e-11;
<a name="l00891"></a>00891       I_off_n[1][50] = 9.02e-11;
<a name="l00892"></a>00892       I_off_n[1][60] = 1.3e-10;
<a name="l00893"></a>00893       I_off_n[1][70] = 1.83e-10;
<a name="l00894"></a>00894       I_off_n[1][80] = 2.51e-10;
<a name="l00895"></a>00895       I_off_n[1][90] = 3.29e-10;
<a name="l00896"></a>00896       I_off_n[1][100] = 4.1e-10;
<a name="l00897"></a>00897 
<a name="l00898"></a>00898       I_g_on_n[1][0]  = 9.47e-12;<span class="comment">//A/micron</span>
<a name="l00899"></a>00899       I_g_on_n[1][10] = 9.47e-12;
<a name="l00900"></a>00900       I_g_on_n[1][20] = 9.47e-12;
<a name="l00901"></a>00901       I_g_on_n[1][30] = 9.47e-12;
<a name="l00902"></a>00902       I_g_on_n[1][40] = 9.47e-12;
<a name="l00903"></a>00903       I_g_on_n[1][50] = 9.47e-12;
<a name="l00904"></a>00904       I_g_on_n[1][60] = 9.47e-12;
<a name="l00905"></a>00905       I_g_on_n[1][70] = 9.47e-12;
<a name="l00906"></a>00906       I_g_on_n[1][80] = 9.47e-12;
<a name="l00907"></a>00907       I_g_on_n[1][90] = 9.47e-12;
<a name="l00908"></a>00908       I_g_on_n[1][100] = 9.47e-12;
<a name="l00909"></a>00909 
<a name="l00910"></a>00910       <span class="comment">//ITRS LOP device type</span>
<a name="l00911"></a>00911       vdd[2] = 0.7;
<a name="l00912"></a>00912       Lphy[2] = 0.022;
<a name="l00913"></a>00913       Lelec[2] = 0.016;
<a name="l00914"></a>00914       t_ox[2] = 0.9e-3;
<a name="l00915"></a>00915       v_th[2] = 0.22599;
<a name="l00916"></a>00916       c_ox[2] = 2.82e-14;<span class="comment">//F/micron2</span>
<a name="l00917"></a>00917       mobility_eff[2] = 508.9 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00918"></a>00918       Vdsat[2] = 5.71e-2;
<a name="l00919"></a>00919       c_g_ideal[2] = 6.2e-16;
<a name="l00920"></a>00920       c_fringe[2] = 0.073e-15;
<a name="l00921"></a>00921       c_junc[2] = 1e-15;
<a name="l00922"></a>00922       I_on_n[2] = 748.9e-6;
<a name="l00923"></a>00923       nmos_effective_resistance_multiplier = 1.76;
<a name="l00924"></a>00924       n_to_p_eff_curr_drv_ratio[2] = 2.28;
<a name="l00925"></a>00925       gmp_to_gmn_multiplier[2] = 1.11;
<a name="l00926"></a>00926       Rnchannelon[2] = nmos_effective_resistance_multiplier * vdd[2] / I_on_n[2];
<a name="l00927"></a>00927       Rpchannelon[2] = n_to_p_eff_curr_drv_ratio[2] * Rnchannelon[2];
<a name="l00928"></a>00928       long_channel_leakage_reduction[2] = 1/1.92;
<a name="l00929"></a>00929       I_off_n[2][0] = 4.03e-9;
<a name="l00930"></a>00930       I_off_n[2][10] = 5.02e-9;
<a name="l00931"></a>00931       I_off_n[2][20] = 6.18e-9;
<a name="l00932"></a>00932       I_off_n[2][30] = 7.51e-9;
<a name="l00933"></a>00933       I_off_n[2][40] = 9.04e-9;
<a name="l00934"></a>00934       I_off_n[2][50] = 1.08e-8;
<a name="l00935"></a>00935       I_off_n[2][60] = 1.27e-8;
<a name="l00936"></a>00936       I_off_n[2][70] = 1.47e-8;
<a name="l00937"></a>00937       I_off_n[2][80] = 1.66e-8;
<a name="l00938"></a>00938       I_off_n[2][90] = 1.84e-8;
<a name="l00939"></a>00939       I_off_n[2][100] = 2.03e-8;
<a name="l00940"></a>00940 
<a name="l00941"></a>00941       I_g_on_n[2][0]  = 3.24e-8;<span class="comment">//A/micron</span>
<a name="l00942"></a>00942       I_g_on_n[2][10] = 4.01e-8;
<a name="l00943"></a>00943       I_g_on_n[2][20] = 4.90e-8;
<a name="l00944"></a>00944       I_g_on_n[2][30] = 5.92e-8;
<a name="l00945"></a>00945       I_g_on_n[2][40] = 7.08e-8;
<a name="l00946"></a>00946       I_g_on_n[2][50] = 8.38e-8;
<a name="l00947"></a>00947       I_g_on_n[2][60] = 9.82e-8;
<a name="l00948"></a>00948       I_g_on_n[2][70] = 1.14e-7;
<a name="l00949"></a>00949       I_g_on_n[2][80] = 1.29e-7;
<a name="l00950"></a>00950       I_g_on_n[2][90] = 1.43e-7;
<a name="l00951"></a>00951       I_g_on_n[2][100] = 1.54e-7;
<a name="l00952"></a>00952 
<a name="l00953"></a>00953       <span class="keywordflow">if</span> (ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caaed2f9e899fb9c35f82f0014abd5b6c0e">lp_dram</a>)
<a name="l00954"></a>00954       {
<a name="l00955"></a>00955         <span class="comment">//LP-DRAM cell access transistor technology parameters</span>
<a name="l00956"></a>00956         curr_vdd_dram_cell = 1.1;
<a name="l00957"></a>00957         Lphy[3] = 0.078;
<a name="l00958"></a>00958         Lelec[3] = 0.0504;<span class="comment">// Assume Lelec is 30% lesser than Lphy for DRAM access and wordline transistors.</span>
<a name="l00959"></a>00959         curr_v_th_dram_access_transistor = 0.44559;
<a name="l00960"></a>00960         width_dram_access_transistor = 0.079;
<a name="l00961"></a>00961         curr_I_on_dram_cell = 36e-6;<span class="comment">//A</span>
<a name="l00962"></a>00962         curr_I_off_dram_cell_worst_case_length_temp = 19.5e-12;
<a name="l00963"></a>00963         curr_Wmemcella_dram = width_dram_access_transistor;
<a name="l00964"></a>00964         curr_Wmemcellpmos_dram = 0;
<a name="l00965"></a>00965         curr_Wmemcellnmos_dram  = 0;
<a name="l00966"></a>00966         curr_area_cell_dram = width_dram_access_transistor * Lphy[3] * 10.0;
<a name="l00967"></a>00967         curr_asp_ratio_cell_dram = 1.46;
<a name="l00968"></a>00968         curr_c_dram_cell = 20e-15;
<a name="l00969"></a>00969 
<a name="l00970"></a>00970         <span class="comment">//LP-DRAM wordline transistor parameters</span>
<a name="l00971"></a>00971         curr_vpp = 1.5;
<a name="l00972"></a>00972         t_ox[3] = 2.1e-3;
<a name="l00973"></a>00973         v_th[3] = 0.44559;
<a name="l00974"></a>00974         c_ox[3] = 1.41e-14;
<a name="l00975"></a>00975         mobility_eff[3] =   426.30 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l00976"></a>00976         Vdsat[3] = 0.181;
<a name="l00977"></a>00977         c_g_ideal[3] = 1.10e-15;
<a name="l00978"></a>00978         c_fringe[3] = 0.08e-15;
<a name="l00979"></a>00979         c_junc[3] = 1e-15;
<a name="l00980"></a>00980         I_on_n[3] = 456e-6;
<a name="l00981"></a>00981         nmos_effective_resistance_multiplier = 1.65;
<a name="l00982"></a>00982         n_to_p_eff_curr_drv_ratio[3] = 2.05;
<a name="l00983"></a>00983         gmp_to_gmn_multiplier[3] = 0.90;
<a name="l00984"></a>00984         Rnchannelon[3] = nmos_effective_resistance_multiplier * curr_vpp / I_on_n[3];
<a name="l00985"></a>00985         Rpchannelon[3] = n_to_p_eff_curr_drv_ratio[3] * Rnchannelon[3];
<a name="l00986"></a>00986         long_channel_leakage_reduction[3] = 1;
<a name="l00987"></a>00987         I_off_n[3][0] = 2.54e-11;
<a name="l00988"></a>00988         I_off_n[3][10] = 3.94e-11;
<a name="l00989"></a>00989         I_off_n[3][20] = 5.95e-11;
<a name="l00990"></a>00990         I_off_n[3][30] = 8.79e-11;
<a name="l00991"></a>00991         I_off_n[3][40] = 1.27e-10;
<a name="l00992"></a>00992         I_off_n[3][50] = 1.79e-10;
<a name="l00993"></a>00993         I_off_n[3][60] = 2.47e-10;
<a name="l00994"></a>00994         I_off_n[3][70] = 3.31e-10;
<a name="l00995"></a>00995         I_off_n[3][80] = 4.26e-10;
<a name="l00996"></a>00996         I_off_n[3][90] = 5.27e-10;
<a name="l00997"></a>00997         I_off_n[3][100] = 6.46e-10;
<a name="l00998"></a>00998       }
<a name="l00999"></a>00999       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)
<a name="l01000"></a>01000       {
<a name="l01001"></a>01001         <span class="comment">//COMM-DRAM cell access transistor technology parameters</span>
<a name="l01002"></a>01002         curr_vdd_dram_cell = 1.1;
<a name="l01003"></a>01003         Lphy[3] = 0.045;
<a name="l01004"></a>01004         Lelec[3] = 0.0298;
<a name="l01005"></a>01005         curr_v_th_dram_access_transistor = 1;
<a name="l01006"></a>01006         width_dram_access_transistor = 0.045;
<a name="l01007"></a>01007         curr_I_on_dram_cell = 20e-6;<span class="comment">//A</span>
<a name="l01008"></a>01008         curr_I_off_dram_cell_worst_case_length_temp = 1e-15;
<a name="l01009"></a>01009         curr_Wmemcella_dram = width_dram_access_transistor;
<a name="l01010"></a>01010         curr_Wmemcellpmos_dram = 0;
<a name="l01011"></a>01011         curr_Wmemcellnmos_dram  = 0;
<a name="l01012"></a>01012         curr_area_cell_dram = 6*0.045*0.045;
<a name="l01013"></a>01013         curr_asp_ratio_cell_dram = 1.5;
<a name="l01014"></a>01014         curr_c_dram_cell = 30e-15;
<a name="l01015"></a>01015 
<a name="l01016"></a>01016         <span class="comment">//COMM-DRAM wordline transistor parameters</span>
<a name="l01017"></a>01017         curr_vpp = 2.7;
<a name="l01018"></a>01018         t_ox[3] = 4e-3;
<a name="l01019"></a>01019         v_th[3] = 1.0;
<a name="l01020"></a>01020         c_ox[3] = 7.98e-15;
<a name="l01021"></a>01021         mobility_eff[3] = 368.58 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l01022"></a>01022         Vdsat[3] = 0.147;
<a name="l01023"></a>01023         c_g_ideal[3] = 3.59e-16;
<a name="l01024"></a>01024         c_fringe[3] = 0.08e-15;
<a name="l01025"></a>01025         c_junc[3] = 1e-15;
<a name="l01026"></a>01026         I_on_n[3] = 999.4e-6;
<a name="l01027"></a>01027         nmos_effective_resistance_multiplier = 1.69;
<a name="l01028"></a>01028         n_to_p_eff_curr_drv_ratio[3] = 1.95;
<a name="l01029"></a>01029         gmp_to_gmn_multiplier[3] = 0.90;
<a name="l01030"></a>01030         Rnchannelon[3] = nmos_effective_resistance_multiplier * curr_vpp / I_on_n[3];
<a name="l01031"></a>01031         Rpchannelon[3] = n_to_p_eff_curr_drv_ratio[3] * Rnchannelon[3];
<a name="l01032"></a>01032         long_channel_leakage_reduction[3] = 1;
<a name="l01033"></a>01033         I_off_n[3][0] = 1.31e-14;
<a name="l01034"></a>01034         I_off_n[3][10] = 2.68e-14;
<a name="l01035"></a>01035         I_off_n[3][20] = 5.25e-14;
<a name="l01036"></a>01036         I_off_n[3][30] = 9.88e-14;
<a name="l01037"></a>01037         I_off_n[3][40] = 1.79e-13;
<a name="l01038"></a>01038         I_off_n[3][50] = 3.15e-13;
<a name="l01039"></a>01039         I_off_n[3][60] = 5.36e-13;
<a name="l01040"></a>01040         I_off_n[3][70] = 8.86e-13;
<a name="l01041"></a>01041         I_off_n[3][80] = 1.42e-12;
<a name="l01042"></a>01042         I_off_n[3][90] = 2.20e-12;
<a name="l01043"></a>01043         I_off_n[3][100] = 3.29e-12;
<a name="l01044"></a>01044       }
<a name="l01045"></a>01045 
<a name="l01046"></a>01046 
<a name="l01047"></a>01047       <span class="comment">//SRAM cell properties</span>
<a name="l01048"></a>01048       curr_Wmemcella_sram = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01049"></a>01049       curr_Wmemcellpmos_sram = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01050"></a>01050       curr_Wmemcellnmos_sram = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01051"></a>01051       curr_area_cell_sram = 146 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01052"></a>01052       curr_asp_ratio_cell_sram = 1.46;
<a name="l01053"></a>01053       <span class="comment">//CAM cell properties //TODO: data need to be revisited</span>
<a name="l01054"></a>01054       curr_Wmemcella_cam = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01055"></a>01055       curr_Wmemcellpmos_cam = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01056"></a>01056       curr_Wmemcellnmos_cam = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01057"></a>01057       curr_area_cell_cam = 292 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01058"></a>01058       curr_asp_ratio_cell_cam = 2.92;
<a name="l01059"></a>01059       <span class="comment">//Empirical undifferetiated core/FU coefficient</span>
<a name="l01060"></a>01060       curr_logic_scaling_co_eff = 0.7*0.7;
<a name="l01061"></a>01061       curr_core_tx_density      = 1.25;
<a name="l01062"></a>01062       curr_sckt_co_eff           = 1.1387;
<a name="l01063"></a>01063       curr_chip_layout_overhead  = 1.2;<span class="comment">//die measurement results based on Niagara 1 and 2</span>
<a name="l01064"></a>01064       curr_macro_layout_overhead = 1.1;<span class="comment">//EDA placement and routing tool rule of thumb</span>
<a name="l01065"></a>01065     }
<a name="l01066"></a>01066 
<a name="l01067"></a>01067     <span class="keywordflow">if</span> (tech == 32)
<a name="l01068"></a>01068     {
<a name="l01069"></a>01069       SENSE_AMP_D = .03e-9; <span class="comment">// s</span>
<a name="l01070"></a>01070       SENSE_AMP_P = 2.16e-15; <span class="comment">// J</span>
<a name="l01071"></a>01071       <span class="comment">//For 2013, MPU/ASIC stagger-contacted M1 half-pitch is 32 nm (so this is 32 nm</span>
<a name="l01072"></a>01072       <span class="comment">//technology i.e. FEATURESIZE = 0.032). Using the SOI process numbers for</span>
<a name="l01073"></a>01073       <span class="comment">//HP and LSTP.</span>
<a name="l01074"></a>01074       vdd[0] = 0.9;
<a name="l01075"></a>01075       Lphy[0] = 0.013;
<a name="l01076"></a>01076       Lelec[0] = 0.01013;
<a name="l01077"></a>01077       t_ox[0] = 0.5e-3;
<a name="l01078"></a>01078       v_th[0] = 0.21835;
<a name="l01079"></a>01079       c_ox[0] = 4.11e-14;
<a name="l01080"></a>01080       mobility_eff[0] = 361.84 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l01081"></a>01081       Vdsat[0] = 5.09E-2;
<a name="l01082"></a>01082       c_g_ideal[0] = 5.34e-16;
<a name="l01083"></a>01083       c_fringe[0] = 0.04e-15;
<a name="l01084"></a>01084       c_junc[0] = 1e-15;
<a name="l01085"></a>01085       I_on_n[0] =  2211.7e-6;
<a name="l01086"></a>01086       nmos_effective_resistance_multiplier = 1.49;
<a name="l01087"></a>01087       n_to_p_eff_curr_drv_ratio[0] = 2.41;
<a name="l01088"></a>01088       gmp_to_gmn_multiplier[0] = 1.38;
<a name="l01089"></a>01089       Rnchannelon[0] = nmos_effective_resistance_multiplier * vdd[0] / I_on_n[0];<span class="comment">//ohm-micron</span>
<a name="l01090"></a>01090       Rpchannelon[0] = n_to_p_eff_curr_drv_ratio[0] * Rnchannelon[0];<span class="comment">//ohm-micron</span>
<a name="l01091"></a>01091       long_channel_leakage_reduction[0] = 1/3.706;
<a name="l01092"></a>01092       <span class="comment">//Using MASTAR, @300K (380K does not work in MASTAR), increase Lgate until Ion reduces to 95% or Lgate increase by 5% (DG device can only increase by 5%),</span>
<a name="l01093"></a>01093       <span class="comment">//whichever comes first</span>
<a name="l01094"></a>01094       I_off_n[0][0] = 1.52e-7;
<a name="l01095"></a>01095       I_off_n[0][10] = 1.55e-7;
<a name="l01096"></a>01096       I_off_n[0][20] = 1.59e-7;
<a name="l01097"></a>01097       I_off_n[0][30] = 1.68e-7;
<a name="l01098"></a>01098       I_off_n[0][40] = 1.90e-7;
<a name="l01099"></a>01099       I_off_n[0][50] = 2.69e-7;
<a name="l01100"></a>01100       I_off_n[0][60] = 5.32e-7;
<a name="l01101"></a>01101       I_off_n[0][70] = 1.02e-6;
<a name="l01102"></a>01102       I_off_n[0][80] = 1.62e-6;
<a name="l01103"></a>01103       I_off_n[0][90] = 2.73e-6;
<a name="l01104"></a>01104       I_off_n[0][100] = 6.1e-6;
<a name="l01105"></a>01105 
<a name="l01106"></a>01106       I_g_on_n[0][0]  = 6.55e-8;<span class="comment">//A/micron</span>
<a name="l01107"></a>01107       I_g_on_n[0][10] = 6.55e-8;
<a name="l01108"></a>01108       I_g_on_n[0][20] = 6.55e-8;
<a name="l01109"></a>01109       I_g_on_n[0][30] = 6.55e-8;
<a name="l01110"></a>01110       I_g_on_n[0][40] = 6.55e-8;
<a name="l01111"></a>01111       I_g_on_n[0][50] = 6.55e-8;
<a name="l01112"></a>01112       I_g_on_n[0][60] = 6.55e-8;
<a name="l01113"></a>01113       I_g_on_n[0][70] = 6.55e-8;
<a name="l01114"></a>01114       I_g_on_n[0][80] = 6.55e-8;
<a name="l01115"></a>01115       I_g_on_n[0][90] = 6.55e-8;
<a name="l01116"></a>01116       I_g_on_n[0][100] = 6.55e-8;
<a name="l01117"></a>01117 
<a name="l01118"></a>01118 <span class="comment">//      32 DG</span>
<a name="l01119"></a>01119 <span class="comment">//      I_g_on_n[0][0]  = 2.71e-9;//A/micron</span>
<a name="l01120"></a>01120 <span class="comment">//      I_g_on_n[0][10] = 2.71e-9;</span>
<a name="l01121"></a>01121 <span class="comment">//      I_g_on_n[0][20] = 2.71e-9;</span>
<a name="l01122"></a>01122 <span class="comment">//      I_g_on_n[0][30] = 2.71e-9;</span>
<a name="l01123"></a>01123 <span class="comment">//      I_g_on_n[0][40] = 2.71e-9;</span>
<a name="l01124"></a>01124 <span class="comment">//      I_g_on_n[0][50] = 2.71e-9;</span>
<a name="l01125"></a>01125 <span class="comment">//      I_g_on_n[0][60] = 2.71e-9;</span>
<a name="l01126"></a>01126 <span class="comment">//      I_g_on_n[0][70] = 2.71e-9;</span>
<a name="l01127"></a>01127 <span class="comment">//      I_g_on_n[0][80] = 2.71e-9;</span>
<a name="l01128"></a>01128 <span class="comment">//      I_g_on_n[0][90] = 2.71e-9;</span>
<a name="l01129"></a>01129 <span class="comment">//      I_g_on_n[0][100] = 2.71e-9;</span>
<a name="l01130"></a>01130 
<a name="l01131"></a>01131       <span class="comment">//LSTP device type</span>
<a name="l01132"></a>01132       vdd[1] = 1;
<a name="l01133"></a>01133       Lphy[1] = 0.020;
<a name="l01134"></a>01134       Lelec[1] = 0.0173;
<a name="l01135"></a>01135       t_ox[1] = 1.2e-3;
<a name="l01136"></a>01136       v_th[1] = 0.513;
<a name="l01137"></a>01137       c_ox[1] = 2.29e-14;
<a name="l01138"></a>01138       mobility_eff[1] =  347.46 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l01139"></a>01139       Vdsat[1] = 8.64e-2;
<a name="l01140"></a>01140       c_g_ideal[1] = 4.58e-16;
<a name="l01141"></a>01141       c_fringe[1] = 0.053e-15;
<a name="l01142"></a>01142       c_junc[1] = 1e-15;
<a name="l01143"></a>01143       I_on_n[1] = 683.6e-6;
<a name="l01144"></a>01144       nmos_effective_resistance_multiplier = 1.99;
<a name="l01145"></a>01145       n_to_p_eff_curr_drv_ratio[1] = 2.23;
<a name="l01146"></a>01146       gmp_to_gmn_multiplier[1] = 0.99;
<a name="l01147"></a>01147       Rnchannelon[1] = nmos_effective_resistance_multiplier * vdd[1] / I_on_n[1];
<a name="l01148"></a>01148       Rpchannelon[1] = n_to_p_eff_curr_drv_ratio[1] * Rnchannelon[1];
<a name="l01149"></a>01149       long_channel_leakage_reduction[1] = 1/1.93;
<a name="l01150"></a>01150       I_off_n[1][0] = 2.06e-11;
<a name="l01151"></a>01151       I_off_n[1][10] = 3.30e-11;
<a name="l01152"></a>01152       I_off_n[1][20] = 5.15e-11;
<a name="l01153"></a>01153       I_off_n[1][30] = 7.83e-11;
<a name="l01154"></a>01154       I_off_n[1][40] = 1.16e-10;
<a name="l01155"></a>01155       I_off_n[1][50] = 1.69e-10;
<a name="l01156"></a>01156       I_off_n[1][60] = 2.40e-10;
<a name="l01157"></a>01157       I_off_n[1][70] = 3.34e-10;
<a name="l01158"></a>01158       I_off_n[1][80] = 4.54e-10;
<a name="l01159"></a>01159       I_off_n[1][90] = 5.96e-10;
<a name="l01160"></a>01160       I_off_n[1][100] = 7.44e-10;
<a name="l01161"></a>01161 
<a name="l01162"></a>01162       I_g_on_n[1][0]  = 3.73e-11;<span class="comment">//A/micron</span>
<a name="l01163"></a>01163       I_g_on_n[1][10] = 3.73e-11;
<a name="l01164"></a>01164       I_g_on_n[1][20] = 3.73e-11;
<a name="l01165"></a>01165       I_g_on_n[1][30] = 3.73e-11;
<a name="l01166"></a>01166       I_g_on_n[1][40] = 3.73e-11;
<a name="l01167"></a>01167       I_g_on_n[1][50] = 3.73e-11;
<a name="l01168"></a>01168       I_g_on_n[1][60] = 3.73e-11;
<a name="l01169"></a>01169       I_g_on_n[1][70] = 3.73e-11;
<a name="l01170"></a>01170       I_g_on_n[1][80] = 3.73e-11;
<a name="l01171"></a>01171       I_g_on_n[1][90] = 3.73e-11;
<a name="l01172"></a>01172       I_g_on_n[1][100] = 3.73e-11;
<a name="l01173"></a>01173 
<a name="l01174"></a>01174 
<a name="l01175"></a>01175       <span class="comment">//LOP device type</span>
<a name="l01176"></a>01176       vdd[2] = 0.6;
<a name="l01177"></a>01177       Lphy[2] = 0.016;
<a name="l01178"></a>01178       Lelec[2] = 0.01232;
<a name="l01179"></a>01179       t_ox[2] = 0.9e-3;
<a name="l01180"></a>01180       v_th[2] = 0.24227;
<a name="l01181"></a>01181       c_ox[2] = 2.84e-14;
<a name="l01182"></a>01182       mobility_eff[2] =  513.52 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l01183"></a>01183       Vdsat[2] = 4.64e-2;
<a name="l01184"></a>01184       c_g_ideal[2] = 4.54e-16;
<a name="l01185"></a>01185       c_fringe[2] = 0.057e-15;
<a name="l01186"></a>01186       c_junc[2] = 1e-15;
<a name="l01187"></a>01187       I_on_n[2] = 827.8e-6;
<a name="l01188"></a>01188       nmos_effective_resistance_multiplier = 1.73;
<a name="l01189"></a>01189       n_to_p_eff_curr_drv_ratio[2] = 2.28;
<a name="l01190"></a>01190       gmp_to_gmn_multiplier[2] = 1.11;
<a name="l01191"></a>01191       Rnchannelon[2] = nmos_effective_resistance_multiplier * vdd[2] / I_on_n[2];
<a name="l01192"></a>01192       Rpchannelon[2] = n_to_p_eff_curr_drv_ratio[2] * Rnchannelon[2];
<a name="l01193"></a>01193       long_channel_leakage_reduction[2] = 1/1.89;
<a name="l01194"></a>01194       I_off_n[2][0] = 5.94e-8;
<a name="l01195"></a>01195       I_off_n[2][10] = 7.23e-8;
<a name="l01196"></a>01196       I_off_n[2][20] = 8.7e-8;
<a name="l01197"></a>01197       I_off_n[2][30] = 1.04e-7;
<a name="l01198"></a>01198       I_off_n[2][40] = 1.22e-7;
<a name="l01199"></a>01199       I_off_n[2][50] = 1.43e-7;
<a name="l01200"></a>01200       I_off_n[2][60] = 1.65e-7;
<a name="l01201"></a>01201       I_off_n[2][70] = 1.90e-7;
<a name="l01202"></a>01202       I_off_n[2][80] = 2.15e-7;
<a name="l01203"></a>01203       I_off_n[2][90] = 2.39e-7;
<a name="l01204"></a>01204       I_off_n[2][100] = 2.63e-7;
<a name="l01205"></a>01205 
<a name="l01206"></a>01206       I_g_on_n[2][0]  = 2.93e-9;<span class="comment">//A/micron</span>
<a name="l01207"></a>01207       I_g_on_n[2][10] = 2.93e-9;
<a name="l01208"></a>01208       I_g_on_n[2][20] = 2.93e-9;
<a name="l01209"></a>01209       I_g_on_n[2][30] = 2.93e-9;
<a name="l01210"></a>01210       I_g_on_n[2][40] = 2.93e-9;
<a name="l01211"></a>01211       I_g_on_n[2][50] = 2.93e-9;
<a name="l01212"></a>01212       I_g_on_n[2][60] = 2.93e-9;
<a name="l01213"></a>01213       I_g_on_n[2][70] = 2.93e-9;
<a name="l01214"></a>01214       I_g_on_n[2][80] = 2.93e-9;
<a name="l01215"></a>01215       I_g_on_n[2][90] = 2.93e-9;
<a name="l01216"></a>01216       I_g_on_n[2][100] = 2.93e-9;
<a name="l01217"></a>01217 
<a name="l01218"></a>01218       <span class="keywordflow">if</span> (ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caaed2f9e899fb9c35f82f0014abd5b6c0e">lp_dram</a>)
<a name="l01219"></a>01219       {
<a name="l01220"></a>01220         <span class="comment">//LP-DRAM cell access transistor technology parameters</span>
<a name="l01221"></a>01221         curr_vdd_dram_cell = 1.0;
<a name="l01222"></a>01222         Lphy[3] = 0.056;
<a name="l01223"></a>01223         Lelec[3] = 0.0419;<span class="comment">//Assume Lelec is 30% lesser than Lphy for DRAM access and wordline transistors.</span>
<a name="l01224"></a>01224         curr_v_th_dram_access_transistor = 0.44129;
<a name="l01225"></a>01225         width_dram_access_transistor = 0.056;
<a name="l01226"></a>01226         curr_I_on_dram_cell = 36e-6;
<a name="l01227"></a>01227         curr_I_off_dram_cell_worst_case_length_temp = 18.9e-12;
<a name="l01228"></a>01228         curr_Wmemcella_dram = width_dram_access_transistor;
<a name="l01229"></a>01229         curr_Wmemcellpmos_dram = 0;
<a name="l01230"></a>01230         curr_Wmemcellnmos_dram = 0;
<a name="l01231"></a>01231         curr_area_cell_dram = width_dram_access_transistor * Lphy[3] * 10.0;
<a name="l01232"></a>01232         curr_asp_ratio_cell_dram = 1.46;
<a name="l01233"></a>01233         curr_c_dram_cell = 20e-15;
<a name="l01234"></a>01234 
<a name="l01235"></a>01235         <span class="comment">//LP-DRAM wordline transistor parameters</span>
<a name="l01236"></a>01236         curr_vpp = 1.5;
<a name="l01237"></a>01237         t_ox[3] = 2e-3;
<a name="l01238"></a>01238         v_th[3] = 0.44467;
<a name="l01239"></a>01239         c_ox[3] = 1.48e-14;
<a name="l01240"></a>01240         mobility_eff[3] =  408.12 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l01241"></a>01241         Vdsat[3] = 0.174;
<a name="l01242"></a>01242         c_g_ideal[3] = 7.45e-16;
<a name="l01243"></a>01243         c_fringe[3] = 0.053e-15;
<a name="l01244"></a>01244         c_junc[3] = 1e-15;
<a name="l01245"></a>01245         I_on_n[3] = 1055.4e-6;
<a name="l01246"></a>01246         nmos_effective_resistance_multiplier = 1.65;
<a name="l01247"></a>01247         n_to_p_eff_curr_drv_ratio[3] = 2.05;
<a name="l01248"></a>01248         gmp_to_gmn_multiplier[3] = 0.90;
<a name="l01249"></a>01249         Rnchannelon[3] = nmos_effective_resistance_multiplier * curr_vpp / I_on_n[3];
<a name="l01250"></a>01250         Rpchannelon[3] = n_to_p_eff_curr_drv_ratio[3] * Rnchannelon[3];
<a name="l01251"></a>01251         long_channel_leakage_reduction[3] = 1;
<a name="l01252"></a>01252         I_off_n[3][0]  = 3.57e-11;
<a name="l01253"></a>01253         I_off_n[3][10] = 5.51e-11;
<a name="l01254"></a>01254         I_off_n[3][20] = 8.27e-11;
<a name="l01255"></a>01255         I_off_n[3][30] = 1.21e-10;
<a name="l01256"></a>01256         I_off_n[3][40] = 1.74e-10;
<a name="l01257"></a>01257         I_off_n[3][50] = 2.45e-10;
<a name="l01258"></a>01258         I_off_n[3][60] = 3.38e-10;
<a name="l01259"></a>01259         I_off_n[3][70] = 4.53e-10;
<a name="l01260"></a>01260         I_off_n[3][80] = 5.87e-10;
<a name="l01261"></a>01261         I_off_n[3][90] = 7.29e-10;
<a name="l01262"></a>01262         I_off_n[3][100] = 8.87e-10;
<a name="l01263"></a>01263       }
<a name="l01264"></a>01264       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)
<a name="l01265"></a>01265       {
<a name="l01266"></a>01266         <span class="comment">//COMM-DRAM cell access transistor technology parameters</span>
<a name="l01267"></a>01267         curr_vdd_dram_cell = 1.0;
<a name="l01268"></a>01268         Lphy[3] = 0.032;
<a name="l01269"></a>01269         Lelec[3] = 0.0205;<span class="comment">//Assume Lelec is 30% lesser than Lphy for DRAM access and wordline transistors.</span>
<a name="l01270"></a>01270         curr_v_th_dram_access_transistor = 1;
<a name="l01271"></a>01271         width_dram_access_transistor = 0.032;
<a name="l01272"></a>01272         curr_I_on_dram_cell = 20e-6;
<a name="l01273"></a>01273         curr_I_off_dram_cell_worst_case_length_temp = 1e-15;
<a name="l01274"></a>01274         curr_Wmemcella_dram = width_dram_access_transistor;
<a name="l01275"></a>01275         curr_Wmemcellpmos_dram = 0;
<a name="l01276"></a>01276         curr_Wmemcellnmos_dram = 0;
<a name="l01277"></a>01277         curr_area_cell_dram = 6*0.032*0.032;
<a name="l01278"></a>01278         curr_asp_ratio_cell_dram = 1.5;
<a name="l01279"></a>01279         curr_c_dram_cell = 30e-15;
<a name="l01280"></a>01280 
<a name="l01281"></a>01281         <span class="comment">//COMM-DRAM wordline transistor parameters</span>
<a name="l01282"></a>01282         curr_vpp = 2.6;
<a name="l01283"></a>01283         t_ox[3] = 4e-3;
<a name="l01284"></a>01284         v_th[3] = 1.0;
<a name="l01285"></a>01285         c_ox[3] = 7.99e-15;
<a name="l01286"></a>01286         mobility_eff[3] =  380.76 * (1e-2 * 1e6 * 1e-2 * 1e6);
<a name="l01287"></a>01287         Vdsat[3] = 0.129;
<a name="l01288"></a>01288         c_g_ideal[3] = 2.56e-16;
<a name="l01289"></a>01289         c_fringe[3] = 0.053e-15;
<a name="l01290"></a>01290         c_junc[3] = 1e-15;
<a name="l01291"></a>01291         I_on_n[3] = 1024.5e-6;
<a name="l01292"></a>01292         nmos_effective_resistance_multiplier = 1.69;
<a name="l01293"></a>01293         n_to_p_eff_curr_drv_ratio[3] = 1.95;
<a name="l01294"></a>01294         gmp_to_gmn_multiplier[3] = 0.90;
<a name="l01295"></a>01295         Rnchannelon[3] = nmos_effective_resistance_multiplier * curr_vpp / I_on_n[3];
<a name="l01296"></a>01296         Rpchannelon[3] = n_to_p_eff_curr_drv_ratio[3] * Rnchannelon[3];
<a name="l01297"></a>01297         long_channel_leakage_reduction[3] = 1;
<a name="l01298"></a>01298         I_off_n[3][0]  = 3.63e-14;
<a name="l01299"></a>01299         I_off_n[3][10] = 7.18e-14;
<a name="l01300"></a>01300         I_off_n[3][20] = 1.36e-13;
<a name="l01301"></a>01301         I_off_n[3][30] = 2.49e-13;
<a name="l01302"></a>01302         I_off_n[3][40] = 4.41e-13;
<a name="l01303"></a>01303         I_off_n[3][50] = 7.55e-13;
<a name="l01304"></a>01304         I_off_n[3][60] = 1.26e-12;
<a name="l01305"></a>01305         I_off_n[3][70] = 2.03e-12;
<a name="l01306"></a>01306         I_off_n[3][80] = 3.19e-12;
<a name="l01307"></a>01307         I_off_n[3][90] = 4.87e-12;
<a name="l01308"></a>01308         I_off_n[3][100] = 7.16e-12;
<a name="l01309"></a>01309       }
<a name="l01310"></a>01310 
<a name="l01311"></a>01311       <span class="comment">//SRAM cell properties</span>
<a name="l01312"></a>01312       curr_Wmemcella_sram    = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01313"></a>01313       curr_Wmemcellpmos_sram = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01314"></a>01314       curr_Wmemcellnmos_sram = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01315"></a>01315       curr_area_cell_sram    = 146 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01316"></a>01316       curr_asp_ratio_cell_sram = 1.46;
<a name="l01317"></a>01317       <span class="comment">//CAM cell properties //TODO: data need to be revisited</span>
<a name="l01318"></a>01318       curr_Wmemcella_cam = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01319"></a>01319       curr_Wmemcellpmos_cam = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01320"></a>01320       curr_Wmemcellnmos_cam = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01321"></a>01321       curr_area_cell_cam = 292 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01322"></a>01322       curr_asp_ratio_cell_cam = 2.92;
<a name="l01323"></a>01323       <span class="comment">//Empirical undifferetiated core/FU coefficient</span>
<a name="l01324"></a>01324       curr_logic_scaling_co_eff = 0.7*0.7*0.7;
<a name="l01325"></a>01325       curr_core_tx_density      = 1.25/0.7;
<a name="l01326"></a>01326       curr_sckt_co_eff           = 1.1111;
<a name="l01327"></a>01327       curr_chip_layout_overhead  = 1.2;<span class="comment">//die measurement results based on Niagara 1 and 2</span>
<a name="l01328"></a>01328       curr_macro_layout_overhead = 1.1;<span class="comment">//EDA placement and routing tool rule of thumb</span>
<a name="l01329"></a>01329     }
<a name="l01330"></a>01330 
<a name="l01331"></a>01331     <span class="keywordflow">if</span>(tech == 22){
<a name="l01332"></a>01332         SENSE_AMP_D = .03e-9; <span class="comment">// s</span>
<a name="l01333"></a>01333     SENSE_AMP_P = 2.16e-15; <span class="comment">// J</span>
<a name="l01334"></a>01334         <span class="comment">//For 2016, MPU/ASIC stagger-contacted M1 half-pitch is 22 nm (so this is 22 nm</span>
<a name="l01335"></a>01335         <span class="comment">//technology i.e. FEATURESIZE = 0.022). Using the DG process numbers for HP.</span>
<a name="l01336"></a>01336         <span class="comment">//22 nm HP</span>
<a name="l01337"></a>01337         vdd[0] = 0.8;
<a name="l01338"></a>01338         Lphy[0] = 0.009;<span class="comment">//Lphy is the physical gate-length.</span>
<a name="l01339"></a>01339         Lelec[0] = 0.00468;<span class="comment">//Lelec is the electrical gate-length.</span>
<a name="l01340"></a>01340         t_ox[0] = 0.55e-3;<span class="comment">//micron</span>
<a name="l01341"></a>01341         v_th[0] = 0.1395;<span class="comment">//V</span>
<a name="l01342"></a>01342         c_ox[0] = 3.63e-14;<span class="comment">//F/micron2</span>
<a name="l01343"></a>01343         mobility_eff[0] = 426.07 * (1e-2 * 1e6 * 1e-2 * 1e6); <span class="comment">//micron2 / Vs</span>
<a name="l01344"></a>01344         Vdsat[0] = 2.33e-2; <span class="comment">//V/micron</span>
<a name="l01345"></a>01345         c_g_ideal[0] = 3.27e-16;<span class="comment">//F/micron</span>
<a name="l01346"></a>01346         c_fringe[0] = 0.06e-15;<span class="comment">//F/micron</span>
<a name="l01347"></a>01347         c_junc[0] = 0;<span class="comment">//F/micron2</span>
<a name="l01348"></a>01348         I_on_n[0] =  2626.4e-6;<span class="comment">//A/micron</span>
<a name="l01349"></a>01349         <span class="comment">//I_on_p[0] = I_on_n[0] / 2;//A/micron //This value for I_on_p is not really used.</span>
<a name="l01350"></a>01350         nmos_effective_resistance_multiplier = 1.45;
<a name="l01351"></a>01351         n_to_p_eff_curr_drv_ratio[0] = 2; <span class="comment">//Wpmos/Wnmos = 2 in 2007 MASTAR. Look in</span>
<a name="l01352"></a>01352         <span class="comment">//&quot;Dynamic&quot; tab of Device workspace.</span>
<a name="l01353"></a>01353         gmp_to_gmn_multiplier[0] = 1.38; <span class="comment">//Just using the 32nm SOI value.</span>
<a name="l01354"></a>01354         Rnchannelon[0] = nmos_effective_resistance_multiplier * vdd[0] / I_on_n[0];<span class="comment">//ohm-micron</span>
<a name="l01355"></a>01355         Rpchannelon[0] = n_to_p_eff_curr_drv_ratio[0] * Rnchannelon[0];<span class="comment">//ohm-micron</span>
<a name="l01356"></a>01356         long_channel_leakage_reduction[0] = 1/3.274;
<a name="l01357"></a>01357         I_off_n[0][0] = 1.52e-7/1.5*1.2;<span class="comment">//From 22nm, leakage current are directly from ITRS report rather than MASTAR, since MASTAR has serious bugs there.</span>
<a name="l01358"></a>01358         I_off_n[0][10] = 1.55e-7/1.5*1.2;
<a name="l01359"></a>01359         I_off_n[0][20] = 1.59e-7/1.5*1.2;
<a name="l01360"></a>01360         I_off_n[0][30] = 1.68e-7/1.5*1.2;
<a name="l01361"></a>01361         I_off_n[0][40] = 1.90e-7/1.5*1.2;
<a name="l01362"></a>01362         I_off_n[0][50] = 2.69e-7/1.5*1.2;
<a name="l01363"></a>01363         I_off_n[0][60] = 5.32e-7/1.5*1.2;
<a name="l01364"></a>01364         I_off_n[0][70] = 1.02e-6/1.5*1.2;
<a name="l01365"></a>01365         I_off_n[0][80] = 1.62e-6/1.5*1.2;
<a name="l01366"></a>01366         I_off_n[0][90] = 2.73e-6/1.5*1.2;
<a name="l01367"></a>01367         I_off_n[0][100] = 6.1e-6/1.5*1.2;
<a name="l01368"></a>01368         <span class="comment">//for 22nm DG HP</span>
<a name="l01369"></a>01369         I_g_on_n[0][0]  = 1.81e-9;<span class="comment">//A/micron</span>
<a name="l01370"></a>01370         I_g_on_n[0][10] = 1.81e-9;
<a name="l01371"></a>01371         I_g_on_n[0][20] = 1.81e-9;
<a name="l01372"></a>01372         I_g_on_n[0][30] = 1.81e-9;
<a name="l01373"></a>01373         I_g_on_n[0][40] = 1.81e-9;
<a name="l01374"></a>01374         I_g_on_n[0][50] = 1.81e-9;
<a name="l01375"></a>01375         I_g_on_n[0][60] = 1.81e-9;
<a name="l01376"></a>01376         I_g_on_n[0][70] = 1.81e-9;
<a name="l01377"></a>01377         I_g_on_n[0][80] = 1.81e-9;
<a name="l01378"></a>01378         I_g_on_n[0][90] = 1.81e-9;
<a name="l01379"></a>01379         I_g_on_n[0][100] = 1.81e-9;
<a name="l01380"></a>01380 
<a name="l01381"></a>01381         <span class="comment">//22 nm LSTP DG</span>
<a name="l01382"></a>01382         vdd[1] = 0.8;
<a name="l01383"></a>01383         Lphy[1] = 0.014;
<a name="l01384"></a>01384         Lelec[1] = 0.008;<span class="comment">//Lelec is the electrical gate-length.</span>
<a name="l01385"></a>01385         t_ox[1] = 1.1e-3;<span class="comment">//micron</span>
<a name="l01386"></a>01386         v_th[1] = 0.40126;<span class="comment">//V</span>
<a name="l01387"></a>01387         c_ox[1] = 2.30e-14;<span class="comment">//F/micron2</span>
<a name="l01388"></a>01388         mobility_eff[1] =  738.09 * (1e-2 * 1e6 * 1e-2 * 1e6); <span class="comment">//micron2 / Vs</span>
<a name="l01389"></a>01389         Vdsat[1] = 6.64e-2; <span class="comment">//V/micron</span>
<a name="l01390"></a>01390         c_g_ideal[1] = 3.22e-16;<span class="comment">//F/micron</span>
<a name="l01391"></a>01391         c_fringe[1] = 0.08e-15;
<a name="l01392"></a>01392         c_junc[1] = 0;<span class="comment">//F/micron2</span>
<a name="l01393"></a>01393         I_on_n[1] = 727.6e-6;<span class="comment">//A/micron</span>
<a name="l01394"></a>01394         nmos_effective_resistance_multiplier = 1.99;
<a name="l01395"></a>01395         n_to_p_eff_curr_drv_ratio[1] = 2;
<a name="l01396"></a>01396         gmp_to_gmn_multiplier[1] = 0.99;
<a name="l01397"></a>01397         Rnchannelon[1] = nmos_effective_resistance_multiplier * vdd[1] / I_on_n[1];<span class="comment">//ohm-micron</span>
<a name="l01398"></a>01398         Rpchannelon[1] = n_to_p_eff_curr_drv_ratio[1] * Rnchannelon[1];<span class="comment">//ohm-micron</span>
<a name="l01399"></a>01399         long_channel_leakage_reduction[1] = 1/1.89;
<a name="l01400"></a>01400         I_off_n[1][0] = 2.43e-11;
<a name="l01401"></a>01401         I_off_n[1][10] = 4.85e-11;
<a name="l01402"></a>01402         I_off_n[1][20] = 9.68e-11;
<a name="l01403"></a>01403         I_off_n[1][30] = 1.94e-10;
<a name="l01404"></a>01404         I_off_n[1][40] = 3.87e-10;
<a name="l01405"></a>01405         I_off_n[1][50] = 7.73e-10;
<a name="l01406"></a>01406         I_off_n[1][60] = 3.55e-10;
<a name="l01407"></a>01407         I_off_n[1][70] = 3.09e-9;
<a name="l01408"></a>01408         I_off_n[1][80] = 6.19e-9;
<a name="l01409"></a>01409         I_off_n[1][90] = 1.24e-8;
<a name="l01410"></a>01410         I_off_n[1][100]= 2.48e-8;
<a name="l01411"></a>01411 
<a name="l01412"></a>01412         I_g_on_n[1][0]  = 4.51e-10;<span class="comment">//A/micron</span>
<a name="l01413"></a>01413         I_g_on_n[1][10] = 4.51e-10;
<a name="l01414"></a>01414         I_g_on_n[1][20] = 4.51e-10;
<a name="l01415"></a>01415         I_g_on_n[1][30] = 4.51e-10;
<a name="l01416"></a>01416         I_g_on_n[1][40] = 4.51e-10;
<a name="l01417"></a>01417         I_g_on_n[1][50] = 4.51e-10;
<a name="l01418"></a>01418         I_g_on_n[1][60] = 4.51e-10;
<a name="l01419"></a>01419         I_g_on_n[1][70] = 4.51e-10;
<a name="l01420"></a>01420         I_g_on_n[1][80] = 4.51e-10;
<a name="l01421"></a>01421         I_g_on_n[1][90] = 4.51e-10;
<a name="l01422"></a>01422         I_g_on_n[1][100] = 4.51e-10;
<a name="l01423"></a>01423 
<a name="l01424"></a>01424         <span class="comment">//22 nm LOP</span>
<a name="l01425"></a>01425         vdd[2] = 0.6;
<a name="l01426"></a>01426         Lphy[2] = 0.011;
<a name="l01427"></a>01427         Lelec[2] = 0.00604;<span class="comment">//Lelec is the electrical gate-length.</span>
<a name="l01428"></a>01428         t_ox[2] = 0.8e-3;<span class="comment">//micron</span>
<a name="l01429"></a>01429         v_th[2] = 0.2315;<span class="comment">//V</span>
<a name="l01430"></a>01430         c_ox[2] = 2.87e-14;<span class="comment">//F/micron2</span>
<a name="l01431"></a>01431         mobility_eff[2] =  698.37 * (1e-2 * 1e6 * 1e-2 * 1e6); <span class="comment">//micron2 / Vs</span>
<a name="l01432"></a>01432         Vdsat[2] = 1.81e-2; <span class="comment">//V/micron</span>
<a name="l01433"></a>01433         c_g_ideal[2] = 3.16e-16;<span class="comment">//F/micron</span>
<a name="l01434"></a>01434         c_fringe[2] = 0.08e-15;
<a name="l01435"></a>01435         c_junc[2] = 0;<span class="comment">//F/micron2 This is Cj0 not Cjunc in MASTAR results-&gt;Dynamic Tab</span>
<a name="l01436"></a>01436         I_on_n[2] = 916.1e-6;<span class="comment">//A/micron</span>
<a name="l01437"></a>01437         nmos_effective_resistance_multiplier = 1.73;
<a name="l01438"></a>01438         n_to_p_eff_curr_drv_ratio[2] = 2;
<a name="l01439"></a>01439         gmp_to_gmn_multiplier[2] = 1.11;
<a name="l01440"></a>01440         Rnchannelon[2] = nmos_effective_resistance_multiplier * vdd[2] / I_on_n[2];<span class="comment">//ohm-micron</span>
<a name="l01441"></a>01441         Rpchannelon[2] = n_to_p_eff_curr_drv_ratio[2] * Rnchannelon[2];<span class="comment">//ohm-micron</span>
<a name="l01442"></a>01442         long_channel_leakage_reduction[2] = 1/2.38;
<a name="l01443"></a>01443 
<a name="l01444"></a>01444         I_off_n[2][0] = 1.31e-8;
<a name="l01445"></a>01445         I_off_n[2][10] = 2.60e-8;
<a name="l01446"></a>01446         I_off_n[2][20] = 5.14e-8;
<a name="l01447"></a>01447         I_off_n[2][30] = 1.02e-7;
<a name="l01448"></a>01448         I_off_n[2][40] = 2.02e-7;
<a name="l01449"></a>01449         I_off_n[2][50] = 3.99e-7;
<a name="l01450"></a>01450         I_off_n[2][60] = 7.91e-7;
<a name="l01451"></a>01451         I_off_n[2][70] = 1.09e-6;
<a name="l01452"></a>01452         I_off_n[2][80] = 2.09e-6;
<a name="l01453"></a>01453         I_off_n[2][90] = 4.04e-6;
<a name="l01454"></a>01454         I_off_n[2][100]= 4.48e-6;
<a name="l01455"></a>01455 
<a name="l01456"></a>01456         I_g_on_n[2][0]  = 2.74e-9;<span class="comment">//A/micron</span>
<a name="l01457"></a>01457         I_g_on_n[2][10] = 2.74e-9;
<a name="l01458"></a>01458         I_g_on_n[2][20] = 2.74e-9;
<a name="l01459"></a>01459         I_g_on_n[2][30] = 2.74e-9;
<a name="l01460"></a>01460         I_g_on_n[2][40] = 2.74e-9;
<a name="l01461"></a>01461         I_g_on_n[2][50] = 2.74e-9;
<a name="l01462"></a>01462         I_g_on_n[2][60] = 2.74e-9;
<a name="l01463"></a>01463         I_g_on_n[2][70] = 2.74e-9;
<a name="l01464"></a>01464         I_g_on_n[2][80] = 2.74e-9;
<a name="l01465"></a>01465         I_g_on_n[2][90] = 2.74e-9;
<a name="l01466"></a>01466         I_g_on_n[2][100] = 2.74e-9;
<a name="l01467"></a>01467 
<a name="l01468"></a>01468 
<a name="l01469"></a>01469 
<a name="l01470"></a>01470         <span class="keywordflow">if</span> (ram_cell_tech_type == 3)
<a name="l01471"></a>01471               {}
<a name="l01472"></a>01472         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ram_cell_tech_type == 4)
<a name="l01473"></a>01473         {
<a name="l01474"></a>01474         <span class="comment">//22 nm commodity DRAM cell access transistor technology parameters.</span>
<a name="l01475"></a>01475             <span class="comment">//parameters</span>
<a name="l01476"></a>01476             curr_vdd_dram_cell = 0.9;<span class="comment">//0.45;//This value has reduced greatly in 2007 ITRS for all technology nodes. In</span>
<a name="l01477"></a>01477             <span class="comment">//2005 ITRS, the value was about twice the value in 2007 ITRS</span>
<a name="l01478"></a>01478             Lphy[3] = 0.022;<span class="comment">//micron</span>
<a name="l01479"></a>01479             Lelec[3] = 0.0181;<span class="comment">//micron.</span>
<a name="l01480"></a>01480             curr_v_th_dram_access_transistor = 1;<span class="comment">//V</span>
<a name="l01481"></a>01481             width_dram_access_transistor = 0.022;<span class="comment">//micron</span>
<a name="l01482"></a>01482             curr_I_on_dram_cell = 20e-6; <span class="comment">//This is a typical value that I have always</span>
<a name="l01483"></a>01483             <span class="comment">//kept constant. In reality this could perhaps be lower</span>
<a name="l01484"></a>01484             curr_I_off_dram_cell_worst_case_length_temp = 1e-15;<span class="comment">//A</span>
<a name="l01485"></a>01485             curr_Wmemcella_dram = width_dram_access_transistor;
<a name="l01486"></a>01486             curr_Wmemcellpmos_dram = 0;
<a name="l01487"></a>01487             curr_Wmemcellnmos_dram = 0;
<a name="l01488"></a>01488             curr_area_cell_dram = 6*0.022*0.022;<span class="comment">//micron2.</span>
<a name="l01489"></a>01489             curr_asp_ratio_cell_dram = 0.667;
<a name="l01490"></a>01490             curr_c_dram_cell = 30e-15;<span class="comment">//This is a typical value that I have alwaus</span>
<a name="l01491"></a>01491             <span class="comment">//kept constant.</span>
<a name="l01492"></a>01492 
<a name="l01493"></a>01493         <span class="comment">//22 nm commodity DRAM wordline transistor parameters obtained using MASTAR.</span>
<a name="l01494"></a>01494             curr_vpp = 2.3;<span class="comment">//vpp. V</span>
<a name="l01495"></a>01495             t_ox[3] = 3.5e-3;<span class="comment">//micron</span>
<a name="l01496"></a>01496             v_th[3] = 1.0;<span class="comment">//V</span>
<a name="l01497"></a>01497             c_ox[3] = 9.06e-15;<span class="comment">//F/micron2</span>
<a name="l01498"></a>01498             mobility_eff[3] =  367.29 * (1e-2 * 1e6 * 1e-2 * 1e6);<span class="comment">//micron2 / Vs</span>
<a name="l01499"></a>01499             Vdsat[3] = 0.0972; <span class="comment">//V/micron</span>
<a name="l01500"></a>01500             c_g_ideal[3] = 1.99e-16;<span class="comment">//F/micron</span>
<a name="l01501"></a>01501             c_fringe[3] = 0.053e-15;<span class="comment">//F/micron</span>
<a name="l01502"></a>01502             c_junc[3] = 1e-15;<span class="comment">//F/micron2</span>
<a name="l01503"></a>01503             I_on_n[3] = 910.5e-6;<span class="comment">//A/micron</span>
<a name="l01504"></a>01504             nmos_effective_resistance_multiplier = 1.69;<span class="comment">//Using the value from 32nm.</span>
<a name="l01505"></a>01505             <span class="comment">//</span>
<a name="l01506"></a>01506             n_to_p_eff_curr_drv_ratio[3] = 1.95;<span class="comment">//Using the value from 32nm</span>
<a name="l01507"></a>01507             gmp_to_gmn_multiplier[3] = 0.90;
<a name="l01508"></a>01508             Rnchannelon[3] = nmos_effective_resistance_multiplier * curr_vpp  / I_on_n[3];<span class="comment">//ohm-micron</span>
<a name="l01509"></a>01509             Rpchannelon[3] = n_to_p_eff_curr_drv_ratio[3] * Rnchannelon[3];<span class="comment">//ohm-micron</span>
<a name="l01510"></a>01510             long_channel_leakage_reduction[3] = 1;
<a name="l01511"></a>01511             I_off_n[3][0] = 1.1e-13; <span class="comment">//A/micron</span>
<a name="l01512"></a>01512             I_off_n[3][10] = 2.11e-13;
<a name="l01513"></a>01513             I_off_n[3][20] = 3.88e-13;
<a name="l01514"></a>01514             I_off_n[3][30] = 6.9e-13;
<a name="l01515"></a>01515             I_off_n[3][40] = 1.19e-12;
<a name="l01516"></a>01516             I_off_n[3][50] = 1.98e-12;
<a name="l01517"></a>01517             I_off_n[3][60] = 3.22e-12;
<a name="l01518"></a>01518             I_off_n[3][70] = 5.09e-12;
<a name="l01519"></a>01519             I_off_n[3][80] = 7.85e-12;
<a name="l01520"></a>01520             I_off_n[3][90] = 1.18e-11;
<a name="l01521"></a>01521             I_off_n[3][100] = 1.72e-11;
<a name="l01522"></a>01522 
<a name="l01523"></a>01523         }
<a name="l01524"></a>01524         <span class="keywordflow">else</span>
<a name="l01525"></a>01525         {
<a name="l01526"></a>01526           <span class="comment">//some error handler</span>
<a name="l01527"></a>01527         }
<a name="l01528"></a>01528 
<a name="l01529"></a>01529         <span class="comment">//SRAM cell properties</span>
<a name="l01530"></a>01530         curr_Wmemcella_sram    = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01531"></a>01531         curr_Wmemcellpmos_sram = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01532"></a>01532         curr_Wmemcellnmos_sram = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01533"></a>01533         curr_area_cell_sram    = 146 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01534"></a>01534         curr_asp_ratio_cell_sram = 1.46;
<a name="l01535"></a>01535         <span class="comment">//CAM cell properties //TODO: data need to be revisited</span>
<a name="l01536"></a>01536         curr_Wmemcella_cam = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01537"></a>01537         curr_Wmemcellpmos_cam = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01538"></a>01538         curr_Wmemcellnmos_cam = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01539"></a>01539         curr_area_cell_cam = 292 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01540"></a>01540         curr_asp_ratio_cell_cam = 2.92;
<a name="l01541"></a>01541         <span class="comment">//Empirical undifferetiated core/FU coefficient</span>
<a name="l01542"></a>01542         curr_logic_scaling_co_eff = 0.7*0.7*0.7*0.7;
<a name="l01543"></a>01543         curr_core_tx_density      = 1.25/0.7/0.7;
<a name="l01544"></a>01544         curr_sckt_co_eff           = 1.1296;
<a name="l01545"></a>01545         curr_chip_layout_overhead  = 1.2;<span class="comment">//die measurement results based on Niagara 1 and 2</span>
<a name="l01546"></a>01546         curr_macro_layout_overhead = 1.1;<span class="comment">//EDA placement and routing tool rule of thumb</span>
<a name="l01547"></a>01547         }
<a name="l01548"></a>01548 
<a name="l01549"></a>01549     <span class="keywordflow">if</span>(tech == 16){
<a name="l01550"></a>01550         <span class="comment">//For 2019, MPU/ASIC stagger-contacted M1 half-pitch is 16 nm (so this is 16 nm</span>
<a name="l01551"></a>01551         <span class="comment">//technology i.e. FEATURESIZE = 0.016). Using the DG process numbers for HP.</span>
<a name="l01552"></a>01552         <span class="comment">//16 nm HP</span>
<a name="l01553"></a>01553         vdd[0] = 0.7;
<a name="l01554"></a>01554         Lphy[0] = 0.006;<span class="comment">//Lphy is the physical gate-length.</span>
<a name="l01555"></a>01555         Lelec[0] = 0.00315;<span class="comment">//Lelec is the electrical gate-length.</span>
<a name="l01556"></a>01556         t_ox[0] = 0.5e-3;<span class="comment">//micron</span>
<a name="l01557"></a>01557         v_th[0] = 0.1489;<span class="comment">//V</span>
<a name="l01558"></a>01558         c_ox[0] = 3.83e-14;<span class="comment">//F/micron2 Cox_elec in MASTAR</span>
<a name="l01559"></a>01559         mobility_eff[0] = 476.15 * (1e-2 * 1e6 * 1e-2 * 1e6); <span class="comment">//micron2 / Vs</span>
<a name="l01560"></a>01560         Vdsat[0] = 1.42e-2; <span class="comment">//V/micron calculated in spreadsheet</span>
<a name="l01561"></a>01561         c_g_ideal[0] = 2.30e-16;<span class="comment">//F/micron</span>
<a name="l01562"></a>01562         c_fringe[0] = 0.06e-15;<span class="comment">//F/micron MASTAR inputdynamic/3</span>
<a name="l01563"></a>01563         c_junc[0] = 0;<span class="comment">//F/micron2 MASTAR result dynamic</span>
<a name="l01564"></a>01564         I_on_n[0] =  2768.4e-6;<span class="comment">//A/micron</span>
<a name="l01565"></a>01565         nmos_effective_resistance_multiplier = 1.48;<span class="comment">//nmos_effective_resistance_multiplier  is the ratio of Ieff to Idsat where Ieff is the effective NMOS current and Idsat is the saturation current.</span>
<a name="l01566"></a>01566         n_to_p_eff_curr_drv_ratio[0] = 2; <span class="comment">//Wpmos/Wnmos = 2 in 2007 MASTAR. Look in</span>
<a name="l01567"></a>01567         <span class="comment">//&quot;Dynamic&quot; tab of Device workspace.</span>
<a name="l01568"></a>01568         gmp_to_gmn_multiplier[0] = 1.38; <span class="comment">//Just using the 32nm SOI value.</span>
<a name="l01569"></a>01569         Rnchannelon[0] = nmos_effective_resistance_multiplier * vdd[0] / I_on_n[0];<span class="comment">//ohm-micron</span>
<a name="l01570"></a>01570         Rpchannelon[0] = n_to_p_eff_curr_drv_ratio[0] * Rnchannelon[0];<span class="comment">//ohm-micron</span>
<a name="l01571"></a>01571         long_channel_leakage_reduction[0] = 1/2.655;
<a name="l01572"></a>01572         I_off_n[0][0] = 1.52e-7/1.5*1.2*1.07;
<a name="l01573"></a>01573         I_off_n[0][10] = 1.55e-7/1.5*1.2*1.07;
<a name="l01574"></a>01574         I_off_n[0][20] = 1.59e-7/1.5*1.2*1.07;
<a name="l01575"></a>01575         I_off_n[0][30] = 1.68e-7/1.5*1.2*1.07;
<a name="l01576"></a>01576         I_off_n[0][40] = 1.90e-7/1.5*1.2*1.07;
<a name="l01577"></a>01577         I_off_n[0][50] = 2.69e-7/1.5*1.2*1.07;
<a name="l01578"></a>01578         I_off_n[0][60] = 5.32e-7/1.5*1.2*1.07;
<a name="l01579"></a>01579         I_off_n[0][70] = 1.02e-6/1.5*1.2*1.07;
<a name="l01580"></a>01580         I_off_n[0][80] = 1.62e-6/1.5*1.2*1.07;
<a name="l01581"></a>01581         I_off_n[0][90] = 2.73e-6/1.5*1.2*1.07;
<a name="l01582"></a>01582         I_off_n[0][100] = 6.1e-6/1.5*1.2*1.07;
<a name="l01583"></a>01583         <span class="comment">//for 16nm DG HP</span>
<a name="l01584"></a>01584         I_g_on_n[0][0]  = 1.07e-9;<span class="comment">//A/micron</span>
<a name="l01585"></a>01585         I_g_on_n[0][10] = 1.07e-9;
<a name="l01586"></a>01586         I_g_on_n[0][20] = 1.07e-9;
<a name="l01587"></a>01587         I_g_on_n[0][30] = 1.07e-9;
<a name="l01588"></a>01588         I_g_on_n[0][40] = 1.07e-9;
<a name="l01589"></a>01589         I_g_on_n[0][50] = 1.07e-9;
<a name="l01590"></a>01590         I_g_on_n[0][60] = 1.07e-9;
<a name="l01591"></a>01591         I_g_on_n[0][70] = 1.07e-9;
<a name="l01592"></a>01592         I_g_on_n[0][80] = 1.07e-9;
<a name="l01593"></a>01593         I_g_on_n[0][90] = 1.07e-9;
<a name="l01594"></a>01594         I_g_on_n[0][100] = 1.07e-9;
<a name="l01595"></a>01595 
<a name="l01596"></a>01596 <span class="comment">//      //16 nm LSTP DG</span>
<a name="l01597"></a>01597 <span class="comment">//      vdd[1] = 0.8;</span>
<a name="l01598"></a>01598 <span class="comment">//      Lphy[1] = 0.014;</span>
<a name="l01599"></a>01599 <span class="comment">//      Lelec[1] = 0.008;//Lelec is the electrical gate-length.</span>
<a name="l01600"></a>01600 <span class="comment">//      t_ox[1] = 1.1e-3;//micron</span>
<a name="l01601"></a>01601 <span class="comment">//      v_th[1] = 0.40126;//V</span>
<a name="l01602"></a>01602 <span class="comment">//      c_ox[1] = 2.30e-14;//F/micron2</span>
<a name="l01603"></a>01603 <span class="comment">//      mobility_eff[1] =  738.09 * (1e-2 * 1e6 * 1e-2 * 1e6); //micron2 / Vs</span>
<a name="l01604"></a>01604 <span class="comment">//      Vdsat[1] = 6.64e-2; //V/micron</span>
<a name="l01605"></a>01605 <span class="comment">//      c_g_ideal[1] = 3.22e-16;//F/micron</span>
<a name="l01606"></a>01606 <span class="comment">//      c_fringe[1] = 0.008e-15;</span>
<a name="l01607"></a>01607 <span class="comment">//      c_junc[1] = 0;//F/micron2</span>
<a name="l01608"></a>01608 <span class="comment">//      I_on_n[1] = 727.6e-6;//A/micron</span>
<a name="l01609"></a>01609 <span class="comment">//      I_on_p[1] = I_on_n[1] / 2;</span>
<a name="l01610"></a>01610 <span class="comment">//      nmos_effective_resistance_multiplier = 1.99;</span>
<a name="l01611"></a>01611 <span class="comment">//      n_to_p_eff_curr_drv_ratio[1] = 2;</span>
<a name="l01612"></a>01612 <span class="comment">//      gmp_to_gmn_multiplier[1] = 0.99;</span>
<a name="l01613"></a>01613 <span class="comment">//      Rnchannelon[1] = nmos_effective_resistance_multiplier * vdd[1] / I_on_n[1];//ohm-micron</span>
<a name="l01614"></a>01614 <span class="comment">//      Rpchannelon[1] = n_to_p_eff_curr_drv_ratio[1] * Rnchannelon[1];//ohm-micron</span>
<a name="l01615"></a>01615 <span class="comment">//      I_off_n[1][0] = 2.43e-11;</span>
<a name="l01616"></a>01616 <span class="comment">//      I_off_n[1][10] = 4.85e-11;</span>
<a name="l01617"></a>01617 <span class="comment">//      I_off_n[1][20] = 9.68e-11;</span>
<a name="l01618"></a>01618 <span class="comment">//      I_off_n[1][30] = 1.94e-10;</span>
<a name="l01619"></a>01619 <span class="comment">//      I_off_n[1][40] = 3.87e-10;</span>
<a name="l01620"></a>01620 <span class="comment">//      I_off_n[1][50] = 7.73e-10;</span>
<a name="l01621"></a>01621 <span class="comment">//      I_off_n[1][60] = 3.55e-10;</span>
<a name="l01622"></a>01622 <span class="comment">//      I_off_n[1][70] = 3.09e-9;</span>
<a name="l01623"></a>01623 <span class="comment">//      I_off_n[1][80] = 6.19e-9;</span>
<a name="l01624"></a>01624 <span class="comment">//      I_off_n[1][90] = 1.24e-8;</span>
<a name="l01625"></a>01625 <span class="comment">//      I_off_n[1][100]= 2.48e-8;</span>
<a name="l01626"></a>01626 <span class="comment">//</span>
<a name="l01627"></a>01627 <span class="comment">//      //    for 22nm LSTP HP</span>
<a name="l01628"></a>01628 <span class="comment">//      I_g_on_n[1][0]  = 4.51e-10;//A/micron</span>
<a name="l01629"></a>01629 <span class="comment">//      I_g_on_n[1][10] = 4.51e-10;</span>
<a name="l01630"></a>01630 <span class="comment">//      I_g_on_n[1][20] = 4.51e-10;</span>
<a name="l01631"></a>01631 <span class="comment">//      I_g_on_n[1][30] = 4.51e-10;</span>
<a name="l01632"></a>01632 <span class="comment">//      I_g_on_n[1][40] = 4.51e-10;</span>
<a name="l01633"></a>01633 <span class="comment">//      I_g_on_n[1][50] = 4.51e-10;</span>
<a name="l01634"></a>01634 <span class="comment">//      I_g_on_n[1][60] = 4.51e-10;</span>
<a name="l01635"></a>01635 <span class="comment">//      I_g_on_n[1][70] = 4.51e-10;</span>
<a name="l01636"></a>01636 <span class="comment">//      I_g_on_n[1][80] = 4.51e-10;</span>
<a name="l01637"></a>01637 <span class="comment">//      I_g_on_n[1][90] = 4.51e-10;</span>
<a name="l01638"></a>01638 <span class="comment">//      I_g_on_n[1][100] = 4.51e-10;</span>
<a name="l01639"></a>01639 
<a name="l01640"></a>01640 
<a name="l01641"></a>01641         <span class="keywordflow">if</span> (ram_cell_tech_type == 3)
<a name="l01642"></a>01642               {}
<a name="l01643"></a>01643         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ram_cell_tech_type == 4)
<a name="l01644"></a>01644         {
<a name="l01645"></a>01645         <span class="comment">//22 nm commodity DRAM cell access transistor technology parameters.</span>
<a name="l01646"></a>01646             <span class="comment">//parameters</span>
<a name="l01647"></a>01647             curr_vdd_dram_cell = 0.9;<span class="comment">//0.45;//This value has reduced greatly in 2007 ITRS for all technology nodes. In</span>
<a name="l01648"></a>01648             <span class="comment">//2005 ITRS, the value was about twice the value in 2007 ITRS</span>
<a name="l01649"></a>01649             Lphy[3] = 0.022;<span class="comment">//micron</span>
<a name="l01650"></a>01650             Lelec[3] = 0.0181;<span class="comment">//micron.</span>
<a name="l01651"></a>01651             curr_v_th_dram_access_transistor = 1;<span class="comment">//V</span>
<a name="l01652"></a>01652             width_dram_access_transistor = 0.022;<span class="comment">//micron</span>
<a name="l01653"></a>01653             curr_I_on_dram_cell = 20e-6; <span class="comment">//This is a typical value that I have always</span>
<a name="l01654"></a>01654             <span class="comment">//kept constant. In reality this could perhaps be lower</span>
<a name="l01655"></a>01655             curr_I_off_dram_cell_worst_case_length_temp = 1e-15;<span class="comment">//A</span>
<a name="l01656"></a>01656             curr_Wmemcella_dram = width_dram_access_transistor;
<a name="l01657"></a>01657             curr_Wmemcellpmos_dram = 0;
<a name="l01658"></a>01658             curr_Wmemcellnmos_dram = 0;
<a name="l01659"></a>01659             curr_area_cell_dram = 6*0.022*0.022;<span class="comment">//micron2.</span>
<a name="l01660"></a>01660             curr_asp_ratio_cell_dram = 0.667;
<a name="l01661"></a>01661             curr_c_dram_cell = 30e-15;<span class="comment">//This is a typical value that I have alwaus</span>
<a name="l01662"></a>01662             <span class="comment">//kept constant.</span>
<a name="l01663"></a>01663 
<a name="l01664"></a>01664         <span class="comment">//22 nm commodity DRAM wordline transistor parameters obtained using MASTAR.</span>
<a name="l01665"></a>01665             curr_vpp = 2.3;<span class="comment">//vpp. V</span>
<a name="l01666"></a>01666             t_ox[3] = 3.5e-3;<span class="comment">//micron</span>
<a name="l01667"></a>01667             v_th[3] = 1.0;<span class="comment">//V</span>
<a name="l01668"></a>01668             c_ox[3] = 9.06e-15;<span class="comment">//F/micron2</span>
<a name="l01669"></a>01669             mobility_eff[3] =  367.29 * (1e-2 * 1e6 * 1e-2 * 1e6);<span class="comment">//micron2 / Vs</span>
<a name="l01670"></a>01670             Vdsat[3] = 0.0972; <span class="comment">//V/micron</span>
<a name="l01671"></a>01671             c_g_ideal[3] = 1.99e-16;<span class="comment">//F/micron</span>
<a name="l01672"></a>01672             c_fringe[3] = 0.053e-15;<span class="comment">//F/micron</span>
<a name="l01673"></a>01673             c_junc[3] = 1e-15;<span class="comment">//F/micron2</span>
<a name="l01674"></a>01674             I_on_n[3] = 910.5e-6;<span class="comment">//A/micron</span>
<a name="l01675"></a>01675             nmos_effective_resistance_multiplier = 1.69;<span class="comment">//Using the value from 32nm.</span>
<a name="l01676"></a>01676             <span class="comment">//</span>
<a name="l01677"></a>01677             n_to_p_eff_curr_drv_ratio[3] = 1.95;<span class="comment">//Using the value from 32nm</span>
<a name="l01678"></a>01678             gmp_to_gmn_multiplier[3] = 0.90;
<a name="l01679"></a>01679             Rnchannelon[3] = nmos_effective_resistance_multiplier * curr_vpp  / I_on_n[3];<span class="comment">//ohm-micron</span>
<a name="l01680"></a>01680             Rpchannelon[3] = n_to_p_eff_curr_drv_ratio[3] * Rnchannelon[3];<span class="comment">//ohm-micron</span>
<a name="l01681"></a>01681             long_channel_leakage_reduction[3] = 1;
<a name="l01682"></a>01682             I_off_n[3][0] = 1.1e-13; <span class="comment">//A/micron</span>
<a name="l01683"></a>01683             I_off_n[3][10] = 2.11e-13;
<a name="l01684"></a>01684             I_off_n[3][20] = 3.88e-13;
<a name="l01685"></a>01685             I_off_n[3][30] = 6.9e-13;
<a name="l01686"></a>01686             I_off_n[3][40] = 1.19e-12;
<a name="l01687"></a>01687             I_off_n[3][50] = 1.98e-12;
<a name="l01688"></a>01688             I_off_n[3][60] = 3.22e-12;
<a name="l01689"></a>01689             I_off_n[3][70] = 5.09e-12;
<a name="l01690"></a>01690             I_off_n[3][80] = 7.85e-12;
<a name="l01691"></a>01691             I_off_n[3][90] = 1.18e-11;
<a name="l01692"></a>01692             I_off_n[3][100] = 1.72e-11;
<a name="l01693"></a>01693 
<a name="l01694"></a>01694         }
<a name="l01695"></a>01695         <span class="keywordflow">else</span>
<a name="l01696"></a>01696         {
<a name="l01697"></a>01697           <span class="comment">//some error handler</span>
<a name="l01698"></a>01698         }
<a name="l01699"></a>01699 
<a name="l01700"></a>01700         <span class="comment">//SRAM cell properties</span>
<a name="l01701"></a>01701         curr_Wmemcella_sram    = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01702"></a>01702         curr_Wmemcellpmos_sram = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01703"></a>01703         curr_Wmemcellnmos_sram = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01704"></a>01704         curr_area_cell_sram    = 146 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01705"></a>01705         curr_asp_ratio_cell_sram = 1.46;
<a name="l01706"></a>01706         <span class="comment">//CAM cell properties //TODO: data need to be revisited</span>
<a name="l01707"></a>01707         curr_Wmemcella_cam = 1.31 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01708"></a>01708         curr_Wmemcellpmos_cam = 1.23 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01709"></a>01709         curr_Wmemcellnmos_cam = 2.08 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01710"></a>01710         curr_area_cell_cam = 292 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01711"></a>01711         curr_asp_ratio_cell_cam = 2.92;
<a name="l01712"></a>01712         <span class="comment">//Empirical undifferetiated core/FU coefficient</span>
<a name="l01713"></a>01713         curr_logic_scaling_co_eff = 0.7*0.7*0.7*0.7*0.7;
<a name="l01714"></a>01714         curr_core_tx_density      = 1.25/0.7/0.7/0.7;
<a name="l01715"></a>01715         curr_sckt_co_eff           = 1.1296;
<a name="l01716"></a>01716         curr_chip_layout_overhead  = 1.2;<span class="comment">//die measurement results based on Niagara 1 and 2</span>
<a name="l01717"></a>01717         curr_macro_layout_overhead = 1.1;<span class="comment">//EDA placement and routing tool rule of thumb</span>
<a name="l01718"></a>01718         }
<a name="l01719"></a>01719 
<a name="l01720"></a>01720 
<a name="l01721"></a>01721     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.Vdd       += curr_alpha * vdd[peri_global_tech_type];
<a name="l01722"></a>01722     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.t_ox      += curr_alpha * t_ox[peri_global_tech_type];
<a name="l01723"></a>01723     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.Vth       += curr_alpha * v_th[peri_global_tech_type];
<a name="l01724"></a>01724     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.C_ox      += curr_alpha * c_ox[peri_global_tech_type];
<a name="l01725"></a>01725     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.C_g_ideal += curr_alpha * c_g_ideal[peri_global_tech_type];
<a name="l01726"></a>01726     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.C_fringe  += curr_alpha * c_fringe[peri_global_tech_type];
<a name="l01727"></a>01727     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.C_junc    += curr_alpha * c_junc[peri_global_tech_type];
<a name="l01728"></a>01728     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.C_junc_sidewall = 0.25e-15;  <span class="comment">// F/micron</span>
<a name="l01729"></a>01729     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.l_phy     += curr_alpha * Lphy[peri_global_tech_type];
<a name="l01730"></a>01730     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.l_elec    += curr_alpha * Lelec[peri_global_tech_type];
<a name="l01731"></a>01731     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.I_on_n    += curr_alpha * I_on_n[peri_global_tech_type];
<a name="l01732"></a>01732     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.R_nch_on  += curr_alpha * Rnchannelon[peri_global_tech_type];
<a name="l01733"></a>01733     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.R_pch_on  += curr_alpha * Rpchannelon[peri_global_tech_type];
<a name="l01734"></a>01734     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.n_to_p_eff_curr_drv_ratio
<a name="l01735"></a>01735       += curr_alpha * n_to_p_eff_curr_drv_ratio[peri_global_tech_type];
<a name="l01736"></a>01736     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.long_channel_leakage_reduction
<a name="l01737"></a>01737       += curr_alpha * long_channel_leakage_reduction[peri_global_tech_type];
<a name="l01738"></a>01738     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.I_off_n   += curr_alpha * I_off_n[peri_global_tech_type][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01739"></a>01739     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.I_off_p   += curr_alpha * I_off_n[peri_global_tech_type][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01740"></a>01740     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.I_g_on_n   += curr_alpha * I_g_on_n[peri_global_tech_type][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01741"></a>01741     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.I_g_on_p   += curr_alpha * I_g_on_n[peri_global_tech_type][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01742"></a>01742     gmp_to_gmn_multiplier_periph_global += curr_alpha * gmp_to_gmn_multiplier[peri_global_tech_type];
<a name="l01743"></a>01743 
<a name="l01744"></a>01744     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.Vdd       += curr_alpha * vdd[ram_cell_tech_type];
<a name="l01745"></a>01745     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.l_phy     += curr_alpha * Lphy[ram_cell_tech_type];
<a name="l01746"></a>01746     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.l_elec    += curr_alpha * Lelec[ram_cell_tech_type];
<a name="l01747"></a>01747     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.t_ox      += curr_alpha * t_ox[ram_cell_tech_type];
<a name="l01748"></a>01748     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.Vth       += curr_alpha * v_th[ram_cell_tech_type];
<a name="l01749"></a>01749     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.C_g_ideal += curr_alpha * c_g_ideal[ram_cell_tech_type];
<a name="l01750"></a>01750     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.C_fringe  += curr_alpha * c_fringe[ram_cell_tech_type];
<a name="l01751"></a>01751     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.C_junc    += curr_alpha * c_junc[ram_cell_tech_type];
<a name="l01752"></a>01752     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.C_junc_sidewall = 0.25e-15;  <span class="comment">// F/micron</span>
<a name="l01753"></a>01753     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.I_on_n    += curr_alpha * I_on_n[ram_cell_tech_type];
<a name="l01754"></a>01754     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.R_nch_on  += curr_alpha * Rnchannelon[ram_cell_tech_type];
<a name="l01755"></a>01755     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.R_pch_on  += curr_alpha * Rpchannelon[ram_cell_tech_type];
<a name="l01756"></a>01756     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.n_to_p_eff_curr_drv_ratio += curr_alpha * n_to_p_eff_curr_drv_ratio[ram_cell_tech_type];
<a name="l01757"></a>01757     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.long_channel_leakage_reduction += curr_alpha * long_channel_leakage_reduction[ram_cell_tech_type];
<a name="l01758"></a>01758     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.I_off_n   += curr_alpha * I_off_n[ram_cell_tech_type][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01759"></a>01759     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.I_off_p   += curr_alpha * I_off_n[ram_cell_tech_type][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01760"></a>01760     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.I_g_on_n   += curr_alpha * I_g_on_n[ram_cell_tech_type][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01761"></a>01761     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.I_g_on_p   += curr_alpha * I_g_on_n[ram_cell_tech_type][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01762"></a>01762 
<a name="l01763"></a>01763     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a8a7cfbe19e8ae082617a853ca73feb14">dram_cell_Vdd</a>      += curr_alpha * curr_vdd_dram_cell;
<a name="l01764"></a>01764     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a622a6944168183547dd4fd5ee2b6bc58">dram_acc</a>.Vth       += curr_alpha * curr_v_th_dram_access_transistor;
<a name="l01765"></a>01765     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a622a6944168183547dd4fd5ee2b6bc58">dram_acc</a>.l_phy     += curr_alpha * Lphy[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01766"></a>01766     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a622a6944168183547dd4fd5ee2b6bc58">dram_acc</a>.l_elec    += curr_alpha * Lelec[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01767"></a>01767     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a622a6944168183547dd4fd5ee2b6bc58">dram_acc</a>.C_g_ideal += curr_alpha * c_g_ideal[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01768"></a>01768     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a622a6944168183547dd4fd5ee2b6bc58">dram_acc</a>.C_fringe  += curr_alpha * c_fringe[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01769"></a>01769     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a622a6944168183547dd4fd5ee2b6bc58">dram_acc</a>.C_junc    += curr_alpha * c_junc[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01770"></a>01770     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a622a6944168183547dd4fd5ee2b6bc58">dram_acc</a>.C_junc_sidewall = 0.25e-15;  <span class="comment">// F/micron</span>
<a name="l01771"></a>01771     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a8b782c8f13b108f2adef97eb19abe576">dram_cell_I_on</a>     += curr_alpha * curr_I_on_dram_cell;
<a name="l01772"></a>01772     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#af1be5829a643b94f8ff1f356dcaf8f02">dram_cell_I_off_worst_case_len_temp</a> += curr_alpha * curr_I_off_dram_cell_worst_case_length_temp;
<a name="l01773"></a>01773     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a622a6944168183547dd4fd5ee2b6bc58">dram_acc</a>.I_on_n    += curr_alpha * I_on_n[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01774"></a>01774     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a9c845521d8c9aa398f17a7de1da8387a">dram_cell_C</a>        += curr_alpha * curr_c_dram_cell;
<a name="l01775"></a>01775     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a79dd516d4bdeca25719b3950bafcbea8">vpp</a>                += curr_alpha * curr_vpp;
<a name="l01776"></a>01776     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.l_phy      += curr_alpha * Lphy[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01777"></a>01777     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.l_elec     += curr_alpha * Lelec[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01778"></a>01778     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.C_g_ideal  += curr_alpha * c_g_ideal[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01779"></a>01779     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.C_fringe   += curr_alpha * c_fringe[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01780"></a>01780     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.C_junc     += curr_alpha * c_junc[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01781"></a>01781     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.C_junc_sidewall = 0.25e-15;  <span class="comment">// F/micron</span>
<a name="l01782"></a>01782     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.I_on_n     += curr_alpha * I_on_n[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01783"></a>01783     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.R_nch_on   += curr_alpha * Rnchannelon[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01784"></a>01784     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.R_pch_on   += curr_alpha * Rpchannelon[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01785"></a>01785     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.n_to_p_eff_curr_drv_ratio += curr_alpha * n_to_p_eff_curr_drv_ratio[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01786"></a>01786     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.long_channel_leakage_reduction += curr_alpha * long_channel_leakage_reduction[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>];
<a name="l01787"></a>01787     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.I_off_n    += curr_alpha * I_off_n[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01788"></a>01788     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.I_off_p    += curr_alpha * I_off_n[<a class="code" href="const_8h.html#a711f76d94318073705c90ea4c5bd16e3">dram_cell_tech_flavor</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01789"></a>01789 
<a name="l01790"></a>01790     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.Vdd       += curr_alpha * vdd[ram_cell_tech_type];
<a name="l01791"></a>01791     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.l_phy     += curr_alpha * Lphy[ram_cell_tech_type];
<a name="l01792"></a>01792     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.l_elec    += curr_alpha * Lelec[ram_cell_tech_type];
<a name="l01793"></a>01793     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.t_ox      += curr_alpha * t_ox[ram_cell_tech_type];
<a name="l01794"></a>01794     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.Vth       += curr_alpha * v_th[ram_cell_tech_type];
<a name="l01795"></a>01795     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.C_g_ideal += curr_alpha * c_g_ideal[ram_cell_tech_type];
<a name="l01796"></a>01796     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.C_fringe  += curr_alpha * c_fringe[ram_cell_tech_type];
<a name="l01797"></a>01797     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.C_junc    += curr_alpha * c_junc[ram_cell_tech_type];
<a name="l01798"></a>01798     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.C_junc_sidewall = 0.25e-15;  <span class="comment">// F/micron</span>
<a name="l01799"></a>01799     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.I_on_n    += curr_alpha * I_on_n[ram_cell_tech_type];
<a name="l01800"></a>01800     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.R_nch_on  += curr_alpha * Rnchannelon[ram_cell_tech_type];
<a name="l01801"></a>01801     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.R_pch_on  += curr_alpha * Rpchannelon[ram_cell_tech_type];
<a name="l01802"></a>01802     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.n_to_p_eff_curr_drv_ratio += curr_alpha * n_to_p_eff_curr_drv_ratio[ram_cell_tech_type];
<a name="l01803"></a>01803     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.long_channel_leakage_reduction += curr_alpha * long_channel_leakage_reduction[ram_cell_tech_type];
<a name="l01804"></a>01804     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.I_off_n   += curr_alpha * I_off_n[ram_cell_tech_type][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01805"></a>01805     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.I_off_p   += curr_alpha * I_off_n[ram_cell_tech_type][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01806"></a>01806     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.I_g_on_n   += curr_alpha * I_g_on_n[ram_cell_tech_type][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01807"></a>01807     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.I_g_on_p   += curr_alpha * I_g_on_n[ram_cell_tech_type][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">temp</a> - 300];
<a name="l01808"></a>01808 
<a name="l01809"></a>01809     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a71f46f6a31b13831ff01d23ad1bc8c4c">dram</a>.cell_a_w    += curr_alpha * curr_Wmemcella_dram;
<a name="l01810"></a>01810     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a71f46f6a31b13831ff01d23ad1bc8c4c">dram</a>.cell_pmos_w += curr_alpha * curr_Wmemcellpmos_dram;
<a name="l01811"></a>01811     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a71f46f6a31b13831ff01d23ad1bc8c4c">dram</a>.cell_nmos_w += curr_alpha * curr_Wmemcellnmos_dram;
<a name="l01812"></a>01812     area_cell_dram        += curr_alpha * curr_area_cell_dram;
<a name="l01813"></a>01813     asp_ratio_cell_dram   += curr_alpha * curr_asp_ratio_cell_dram;
<a name="l01814"></a>01814 
<a name="l01815"></a>01815     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ab0bb513542880dd975e1650fa0b2ed79">sram</a>.cell_a_w    += curr_alpha * curr_Wmemcella_sram;
<a name="l01816"></a>01816     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ab0bb513542880dd975e1650fa0b2ed79">sram</a>.cell_pmos_w += curr_alpha * curr_Wmemcellpmos_sram;
<a name="l01817"></a>01817     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ab0bb513542880dd975e1650fa0b2ed79">sram</a>.cell_nmos_w += curr_alpha * curr_Wmemcellnmos_sram;
<a name="l01818"></a>01818     area_cell_sram += curr_alpha * curr_area_cell_sram;
<a name="l01819"></a>01819     asp_ratio_cell_sram += curr_alpha * curr_asp_ratio_cell_sram;
<a name="l01820"></a>01820 
<a name="l01821"></a>01821     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a5eaced805c1740e0d552b5dcbb76d8fe">cam</a>.cell_a_w    += curr_alpha * curr_Wmemcella_cam;<span class="comment">//sheng</span>
<a name="l01822"></a>01822     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a5eaced805c1740e0d552b5dcbb76d8fe">cam</a>.cell_pmos_w += curr_alpha * curr_Wmemcellpmos_cam;
<a name="l01823"></a>01823     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a5eaced805c1740e0d552b5dcbb76d8fe">cam</a>.cell_nmos_w += curr_alpha * curr_Wmemcellnmos_cam;
<a name="l01824"></a>01824     area_cell_cam += curr_alpha * curr_area_cell_cam;
<a name="l01825"></a>01825     asp_ratio_cell_cam += curr_alpha * curr_asp_ratio_cell_cam;
<a name="l01826"></a>01826 
<a name="l01827"></a>01827     <span class="comment">//Sense amplifier latch Gm calculation</span>
<a name="l01828"></a>01828     mobility_eff_periph_global += curr_alpha * mobility_eff[peri_global_tech_type];
<a name="l01829"></a>01829     Vdsat_periph_global += curr_alpha * Vdsat[peri_global_tech_type];
<a name="l01830"></a>01830 
<a name="l01831"></a>01831     <span class="comment">//Empirical undifferetiated core/FU coefficient</span>
<a name="l01832"></a>01832     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#adab0dfab9a4c0364f434999f86bf2d4a">scaling_factor</a>.logic_scaling_co_eff += curr_alpha * curr_logic_scaling_co_eff;
<a name="l01833"></a>01833     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#adab0dfab9a4c0364f434999f86bf2d4a">scaling_factor</a>.core_tx_density += curr_alpha * curr_core_tx_density;
<a name="l01834"></a>01834     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ad3a53b0dfda9a6854a6a892b0976b779">chip_layout_overhead</a>  += curr_alpha * curr_chip_layout_overhead;
<a name="l01835"></a>01835     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a09c763141e341466fccb007ee9fdd8f0">macro_layout_overhead</a> += curr_alpha * curr_macro_layout_overhead;
<a name="l01836"></a>01836     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a13ab62ec5dc043f8b21ab211e6b9cb47">sckt_co_eff</a>           += curr_alpha * curr_sckt_co_eff;
<a name="l01837"></a>01837   }
<a name="l01838"></a>01838 
<a name="l01839"></a>01839 
<a name="l01840"></a>01840   <span class="comment">//Currently we are not modeling the resistance/capacitance of poly anywhere.</span>
<a name="l01841"></a>01841   <span class="comment">//Continuous function (or date have been processed) does not need linear interpolation</span>
<a name="l01842"></a>01842   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a234be3152f4415891ad34be4b0887886">w_comp_inv_p1</a> = 12.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//this was 10 micron for the 0.8 micron process</span>
<a name="l01843"></a>01843   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#afaa0b9c6d892c41da2513794969e9ee8">w_comp_inv_n1</a> =  7.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//this was  6 micron for the 0.8 micron process</span>
<a name="l01844"></a>01844   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a6a54420a52a6c087384697b82df923d8">w_comp_inv_p2</a> =   25 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//this was 20 micron for the 0.8 micron process</span>
<a name="l01845"></a>01845   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a57129fcd00de12d86436e7d28b56fa0e">w_comp_inv_n2</a> =   15 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//this was 12 micron for the 0.8 micron process</span>
<a name="l01846"></a>01846   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a0c355778e2dd9cf7540fde567b6952da">w_comp_inv_p3</a> =   50 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//this was 40 micron for the 0.8 micron process</span>
<a name="l01847"></a>01847   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a7b9460f4902c2fa6dd6da516a3f3d812">w_comp_inv_n3</a> =   30 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//this was 24 micron for the 0.8 micron process</span>
<a name="l01848"></a>01848   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a66a99b08864d60deac600f7e7394a6a1">w_eval_inv_p</a>  =  100 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//this was 80 micron for the 0.8 micron process</span>
<a name="l01849"></a>01849   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#adc1d195efe7be617aea5ab0ebc91f542">w_eval_inv_n</a>  =   50 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//this was 40 micron for the 0.8 micron process</span>
<a name="l01850"></a>01850   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a0b4f40669adf326176309fd7701dc0b4">w_comp_n</a>     = 12.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//this was 10 micron for the 0.8 micron process</span>
<a name="l01851"></a>01851   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a3bfd585d241cad2e3c7a29f745d1bf38">w_comp_p</a>     = 37.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//this was 30 micron for the 0.8 micron process</span>
<a name="l01852"></a>01852 
<a name="l01853"></a>01853   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#af52dccf4fc6a1fef3aaad3b1446c2cbe">MIN_GAP_BET_P_AND_N_DIFFS</a> = 5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01854"></a>01854   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a89d36b616253a475dc072e816012bad3">MIN_GAP_BET_SAME_TYPE_DIFFS</a> = 1.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01855"></a>01855   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a289079c95619056f7c260982c263067a">HPOWERRAIL</a> = 2 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01856"></a>01856   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a037b35ba8545df452f1a4120cddb0fbf">cell_h_def</a> = 50 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01857"></a>01857   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a8e46d22f044fa067f16a22bb7f8e5269">w_poly_contact</a> = <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01858"></a>01858   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0c4e0ec059b0f4a5d998a6d9edea139">spacing_poly_to_contact</a> = <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01859"></a>01859   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a82b8866f32308dfdae6a7d4585939cbb">spacing_poly_to_poly</a> = 1.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01860"></a>01860   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a3e4f3a5935434f30aad183994f0b2c29">ram_wl_stitching_overhead_</a> = 7.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01861"></a>01861 
<a name="l01862"></a>01862   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a42d457082a8ba810ad02a7bb310a50af">min_w_nmos_</a> = 3 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a> / 2;
<a name="l01863"></a>01863   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a1ed0ea5d52aced10eefc71eefa0844e1">max_w_nmos_</a> = 100 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01864"></a>01864   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aad61360b8b2c38d23db4730e1f75a936">w_iso</a>       = 12.5*<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//was 10 micron for the 0.8 micron process</span>
<a name="l01865"></a>01865   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a1f04868b7442b6f0f08b64f0d9a0efd6">w_sense_n</a>   = 3.75*<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>; <span class="comment">// sense amplifier N-trans; was 3 micron for the 0.8 micron process</span>
<a name="l01866"></a>01866   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a54075dc6e9d41b660ce0bc6d531f438e">w_sense_p</a>   = 7.5*<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>; <span class="comment">// sense amplifier P-trans; was 6 micron for the 0.8 micron process</span>
<a name="l01867"></a>01867   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aab0de6749aae2e3fedc80a0f99672b30">w_sense_en</a>  = 5*<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>; <span class="comment">// Sense enable transistor of the sense amplifier; was 4 micron for the 0.8 micron process</span>
<a name="l01868"></a>01868   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#af215dc210b41036c2d803baeff72adb6">w_nmos_b_mux</a>  = 6 * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a42d457082a8ba810ad02a7bb310a50af">min_w_nmos_</a>;
<a name="l01869"></a>01869   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a9fe5267169993f3aef1f3808657b24eb">w_nmos_sa_mux</a> = 6 * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a42d457082a8ba810ad02a7bb310a50af">min_w_nmos_</a>;
<a name="l01870"></a>01870 
<a name="l01871"></a>01871   <span class="keywordflow">if</span> (ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)
<a name="l01872"></a>01872   {
<a name="l01873"></a>01873     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae66b581c347d3c2cb50b34502a6841c1">max_w_nmos_dec</a> = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01874"></a>01874     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#afb4cfcdf5bedff6f2a5705e62dd56a0b">h_dec</a>          = 8;  <span class="comment">// in the unit of memory cell height</span>
<a name="l01875"></a>01875   }
<a name="l01876"></a>01876   <span class="keywordflow">else</span>
<a name="l01877"></a>01877   {
<a name="l01878"></a>01878     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae66b581c347d3c2cb50b34502a6841c1">max_w_nmos_dec</a> = <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a1ed0ea5d52aced10eefc71eefa0844e1">max_w_nmos_</a>;
<a name="l01879"></a>01879     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#afb4cfcdf5bedff6f2a5705e62dd56a0b">h_dec</a>          = 4;  <span class="comment">// in the unit of memory cell height</span>
<a name="l01880"></a>01880   }
<a name="l01881"></a>01881 
<a name="l01882"></a>01882   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.C_overlap = 0.2 * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.C_g_ideal;
<a name="l01883"></a>01883   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.C_overlap   = 0.2 * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa3555757f70760b9238624a248f06dc8">sram_cell</a>.C_g_ideal;
<a name="l01884"></a>01884   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.C_overlap    = 0.2 * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">cam_cell</a>.C_g_ideal;
<a name="l01885"></a>01885 
<a name="l01886"></a>01886   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a622a6944168183547dd4fd5ee2b6bc58">dram_acc</a>.C_overlap = 0.2 * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a622a6944168183547dd4fd5ee2b6bc58">dram_acc</a>.C_g_ideal;
<a name="l01887"></a>01887   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a622a6944168183547dd4fd5ee2b6bc58">dram_acc</a>.R_nch_on = <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a8a7cfbe19e8ae082617a853ca73feb14">dram_cell_Vdd</a> / <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a622a6944168183547dd4fd5ee2b6bc58">dram_acc</a>.I_on_n;
<a name="l01888"></a>01888   <span class="comment">//g_tp.dram_acc.R_pch_on = g_tp.dram_cell_Vdd / g_tp.dram_acc.I_on_p;</span>
<a name="l01889"></a>01889 
<a name="l01890"></a>01890   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.C_overlap = 0.2 * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aaf42f033933531b0290cc2e89a7025f7">dram_wl</a>.C_g_ideal;
<a name="l01891"></a>01891 
<a name="l01892"></a>01892   <span class="keywordtype">double</span> gmn_sense_amp_latch = (mobility_eff_periph_global / 2) * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.C_ox * (<a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a1f04868b7442b6f0f08b64f0d9a0efd6">w_sense_n</a> / <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a806839383c23ee93df12e0cbf1b77a02">peri_global</a>.l_elec) * Vdsat_periph_global;
<a name="l01893"></a>01893   <span class="keywordtype">double</span> gmp_sense_amp_latch = gmp_to_gmn_multiplier_periph_global * gmn_sense_amp_latch;
<a name="l01894"></a>01894   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a059635b436595a1802a83944bbeeb69a">gm_sense_amp_latch</a> = gmn_sense_amp_latch + gmp_sense_amp_latch;
<a name="l01895"></a>01895 
<a name="l01896"></a>01896   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a71f46f6a31b13831ff01d23ad1bc8c4c">dram</a>.b_w = sqrt(area_cell_dram / (asp_ratio_cell_dram));
<a name="l01897"></a>01897   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a71f46f6a31b13831ff01d23ad1bc8c4c">dram</a>.b_h = asp_ratio_cell_dram * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a71f46f6a31b13831ff01d23ad1bc8c4c">dram</a>.b_w;
<a name="l01898"></a>01898   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ab0bb513542880dd975e1650fa0b2ed79">sram</a>.b_w = sqrt(area_cell_sram / (asp_ratio_cell_sram));
<a name="l01899"></a>01899   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ab0bb513542880dd975e1650fa0b2ed79">sram</a>.b_h = asp_ratio_cell_sram * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ab0bb513542880dd975e1650fa0b2ed79">sram</a>.b_w;
<a name="l01900"></a>01900   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a5eaced805c1740e0d552b5dcbb76d8fe">cam</a>.b_w =  sqrt(area_cell_cam / (asp_ratio_cell_cam));<span class="comment">//Sheng</span>
<a name="l01901"></a>01901   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a5eaced805c1740e0d552b5dcbb76d8fe">cam</a>.b_h = asp_ratio_cell_cam * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a5eaced805c1740e0d552b5dcbb76d8fe">cam</a>.b_w;
<a name="l01902"></a>01902 
<a name="l01903"></a>01903   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a71f46f6a31b13831ff01d23ad1bc8c4c">dram</a>.Vbitpre = <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a8a7cfbe19e8ae082617a853ca73feb14">dram_cell_Vdd</a>;
<a name="l01904"></a>01904   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ab0bb513542880dd975e1650fa0b2ed79">sram</a>.Vbitpre = vdd[ram_cell_tech_type];
<a name="l01905"></a>01905   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a5eaced805c1740e0d552b5dcbb76d8fe">cam</a>.Vbitpre = vdd[ram_cell_tech_type];<span class="comment">//Sheng</span>
<a name="l01906"></a>01906   pmos_to_nmos_sizing_r = <a class="code" href="basic__circuit_8cc.html#a01068a141f18712986d216f729f62f88">pmos_to_nmos_sz_ratio</a>();
<a name="l01907"></a>01907   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#acb6f965c9dd91d67b4e98e937931ec2e">w_pmos_bl_precharge</a> = 6 * pmos_to_nmos_sizing_r * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a42d457082a8ba810ad02a7bb310a50af">min_w_nmos_</a>;
<a name="l01908"></a>01908   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ad6ba598361465ef3b16dcd459adf2612">w_pmos_bl_eq</a> = pmos_to_nmos_sizing_r * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a42d457082a8ba810ad02a7bb310a50af">min_w_nmos_</a>;
<a name="l01909"></a>01909 
<a name="l01910"></a>01910 
<a name="l01911"></a>01911   <span class="keywordtype">double</span> wire_pitch       [NUMBER_INTERCONNECT_PROJECTION_TYPES][NUMBER_WIRE_TYPES],
<a name="l01912"></a>01912          wire_r_per_micron[NUMBER_INTERCONNECT_PROJECTION_TYPES][NUMBER_WIRE_TYPES],
<a name="l01913"></a>01913          wire_c_per_micron[NUMBER_INTERCONNECT_PROJECTION_TYPES][NUMBER_WIRE_TYPES],
<a name="l01914"></a>01914          horiz_dielectric_constant[NUMBER_INTERCONNECT_PROJECTION_TYPES][NUMBER_WIRE_TYPES],
<a name="l01915"></a>01915          vert_dielectric_constant[NUMBER_INTERCONNECT_PROJECTION_TYPES][NUMBER_WIRE_TYPES],
<a name="l01916"></a>01916          aspect_ratio[NUMBER_INTERCONNECT_PROJECTION_TYPES][NUMBER_WIRE_TYPES],
<a name="l01917"></a>01917          miller_value[NUMBER_INTERCONNECT_PROJECTION_TYPES][NUMBER_WIRE_TYPES],
<a name="l01918"></a>01918          ild_thickness[NUMBER_INTERCONNECT_PROJECTION_TYPES][NUMBER_WIRE_TYPES];
<a name="l01919"></a>01919 
<a name="l01920"></a>01920   <span class="keywordflow">for</span> (iter=0; iter&lt;=1; ++iter)
<a name="l01921"></a>01921   {
<a name="l01922"></a>01922     <span class="comment">// linear interpolation</span>
<a name="l01923"></a>01923     <span class="keywordflow">if</span> (iter == 0)
<a name="l01924"></a>01924     {
<a name="l01925"></a>01925       tech = tech_lo;
<a name="l01926"></a>01926       <span class="keywordflow">if</span> (tech_lo == tech_hi)
<a name="l01927"></a>01927       {
<a name="l01928"></a>01928         curr_alpha = 1;
<a name="l01929"></a>01929       }
<a name="l01930"></a>01930       <span class="keywordflow">else</span>
<a name="l01931"></a>01931       {
<a name="l01932"></a>01932         curr_alpha = (technology - tech_hi)/(tech_lo - tech_hi);
<a name="l01933"></a>01933       }
<a name="l01934"></a>01934     }
<a name="l01935"></a>01935     <span class="keywordflow">else</span>
<a name="l01936"></a>01936     {
<a name="l01937"></a>01937       tech = tech_hi;
<a name="l01938"></a>01938       <span class="keywordflow">if</span> (tech_lo == tech_hi)
<a name="l01939"></a>01939       {
<a name="l01940"></a>01940         <span class="keywordflow">break</span>;
<a name="l01941"></a>01941       }
<a name="l01942"></a>01942       <span class="keywordflow">else</span>
<a name="l01943"></a>01943       {
<a name="l01944"></a>01944         curr_alpha = (tech_lo - technology)/(tech_lo - tech_hi);
<a name="l01945"></a>01945       }
<a name="l01946"></a>01946     }
<a name="l01947"></a>01947 
<a name="l01948"></a>01948     <span class="keywordflow">if</span> (tech == 180)
<a name="l01949"></a>01949     {
<a name="l01950"></a>01950         <span class="comment">//Aggressive projections</span>
<a name="l01951"></a>01951         wire_pitch[0][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//micron</span>
<a name="l01952"></a>01952         aspect_ratio[0][0] = 2.0;
<a name="l01953"></a>01953         wire_width = wire_pitch[0][0] / 2; <span class="comment">//micron</span>
<a name="l01954"></a>01954         wire_thickness = aspect_ratio[0][0] * wire_width;<span class="comment">//micron</span>
<a name="l01955"></a>01955         wire_spacing = wire_pitch[0][0] - wire_width;<span class="comment">//micron</span>
<a name="l01956"></a>01956         barrier_thickness = 0.017;<span class="comment">//micron</span>
<a name="l01957"></a>01957         dishing_thickness = 0;<span class="comment">//micron</span>
<a name="l01958"></a>01958         alpha_scatter = 1;
<a name="l01959"></a>01959         wire_r_per_micron[0][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l01960"></a>01960                 wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);<span class="comment">//ohm/micron</span>
<a name="l01961"></a>01961         ild_thickness[0][0] = 0.75;<span class="comment">//micron</span>
<a name="l01962"></a>01962         miller_value[0][0] = 1.5;
<a name="l01963"></a>01963         horiz_dielectric_constant[0][0] = 2.709;
<a name="l01964"></a>01964         vert_dielectric_constant[0][0] = 3.9;
<a name="l01965"></a>01965         fringe_cap = 0.115e-15; <span class="comment">//F/micron</span>
<a name="l01966"></a>01966         wire_c_per_micron[0][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l01967"></a>01967           ild_thickness[0][0], miller_value[0][0], horiz_dielectric_constant[0][0],
<a name="l01968"></a>01968           vert_dielectric_constant[0][0],
<a name="l01969"></a>01969           fringe_cap);<span class="comment">//F/micron.</span>
<a name="l01970"></a>01970 
<a name="l01971"></a>01971         wire_pitch[0][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01972"></a>01972         wire_width = wire_pitch[0][1] / 2;
<a name="l01973"></a>01973         aspect_ratio[0][1] = 2.4;
<a name="l01974"></a>01974         wire_thickness = aspect_ratio[0][1] * wire_width;
<a name="l01975"></a>01975         wire_spacing = wire_pitch[0][1] - wire_width;
<a name="l01976"></a>01976         wire_r_per_micron[0][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l01977"></a>01977                 wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l01978"></a>01978         ild_thickness[0][1] = 0.75;<span class="comment">//micron</span>
<a name="l01979"></a>01979         miller_value[0][1] = 1.5;
<a name="l01980"></a>01980         horiz_dielectric_constant[0][1] = 2.709;
<a name="l01981"></a>01981         vert_dielectric_constant[0][1] = 3.9;
<a name="l01982"></a>01982         fringe_cap = 0.115e-15; <span class="comment">//F/micron</span>
<a name="l01983"></a>01983         wire_c_per_micron[0][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l01984"></a>01984           ild_thickness[0][1], miller_value[0][1], horiz_dielectric_constant[0][1],
<a name="l01985"></a>01985           vert_dielectric_constant[0][1],
<a name="l01986"></a>01986           fringe_cap);
<a name="l01987"></a>01987 
<a name="l01988"></a>01988         wire_pitch[0][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l01989"></a>01989         aspect_ratio[0][2] = 2.2;
<a name="l01990"></a>01990         wire_width = wire_pitch[0][2] / 2;
<a name="l01991"></a>01991         wire_thickness = aspect_ratio[0][2] * wire_width;
<a name="l01992"></a>01992         wire_spacing = wire_pitch[0][2] - wire_width;
<a name="l01993"></a>01993         wire_r_per_micron[0][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l01994"></a>01994                 wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l01995"></a>01995         ild_thickness[0][2] = 1.5;
<a name="l01996"></a>01996         miller_value[0][2] = 1.5;
<a name="l01997"></a>01997         horiz_dielectric_constant[0][2] = 2.709;
<a name="l01998"></a>01998         vert_dielectric_constant[0][2] = 3.9;
<a name="l01999"></a>01999         wire_c_per_micron[0][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02000"></a>02000           ild_thickness[0][2], miller_value[0][2], horiz_dielectric_constant[0][2], vert_dielectric_constant[0][2],
<a name="l02001"></a>02001           fringe_cap);
<a name="l02002"></a>02002 
<a name="l02003"></a>02003         <span class="comment">//Conservative projections</span>
<a name="l02004"></a>02004         wire_pitch[1][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02005"></a>02005         aspect_ratio[1][0]= 2.0;
<a name="l02006"></a>02006         wire_width = wire_pitch[1][0] / 2;
<a name="l02007"></a>02007         wire_thickness = aspect_ratio[1][0] * wire_width;
<a name="l02008"></a>02008         wire_spacing = wire_pitch[1][0] - wire_width;
<a name="l02009"></a>02009         barrier_thickness = 0.017;
<a name="l02010"></a>02010         dishing_thickness = 0;
<a name="l02011"></a>02011         alpha_scatter = 1;
<a name="l02012"></a>02012         wire_r_per_micron[1][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02013"></a>02013                 wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02014"></a>02014         ild_thickness[1][0] = 0.75;
<a name="l02015"></a>02015         miller_value[1][0] = 1.5;
<a name="l02016"></a>02016         horiz_dielectric_constant[1][0] = 3.038;
<a name="l02017"></a>02017         vert_dielectric_constant[1][0] = 3.9;
<a name="l02018"></a>02018         fringe_cap = 0.115e-15;
<a name="l02019"></a>02019         wire_c_per_micron[1][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02020"></a>02020           ild_thickness[1][0], miller_value[1][0], horiz_dielectric_constant[1][0],
<a name="l02021"></a>02021           vert_dielectric_constant[1][0],
<a name="l02022"></a>02022           fringe_cap);
<a name="l02023"></a>02023 
<a name="l02024"></a>02024         wire_pitch[1][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02025"></a>02025         wire_width = wire_pitch[1][1] / 2;
<a name="l02026"></a>02026         aspect_ratio[1][1] = 2.0;
<a name="l02027"></a>02027         wire_thickness = aspect_ratio[1][1] * wire_width;
<a name="l02028"></a>02028         wire_spacing = wire_pitch[1][1] - wire_width;
<a name="l02029"></a>02029         wire_r_per_micron[1][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02030"></a>02030                 wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02031"></a>02031         ild_thickness[1][1] = 0.75;
<a name="l02032"></a>02032         miller_value[1][1] = 1.5;
<a name="l02033"></a>02033         horiz_dielectric_constant[1][1] = 3.038;
<a name="l02034"></a>02034         vert_dielectric_constant[1][1] = 3.9;
<a name="l02035"></a>02035         wire_c_per_micron[1][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02036"></a>02036           ild_thickness[1][1], miller_value[1][1], horiz_dielectric_constant[1][1],
<a name="l02037"></a>02037           vert_dielectric_constant[1][1],
<a name="l02038"></a>02038           fringe_cap);
<a name="l02039"></a>02039 
<a name="l02040"></a>02040         wire_pitch[1][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02041"></a>02041         aspect_ratio[1][2] = 2.2;
<a name="l02042"></a>02042         wire_width = wire_pitch[1][2] / 2;
<a name="l02043"></a>02043         wire_thickness = aspect_ratio[1][2] * wire_width;
<a name="l02044"></a>02044         wire_spacing = wire_pitch[1][2] - wire_width;
<a name="l02045"></a>02045         dishing_thickness = 0.1 *  wire_thickness;
<a name="l02046"></a>02046         wire_r_per_micron[1][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02047"></a>02047                 wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02048"></a>02048         ild_thickness[1][2]  = 1.98;
<a name="l02049"></a>02049         miller_value[1][2]  = 1.5;
<a name="l02050"></a>02050         horiz_dielectric_constant[1][2]  = 3.038;
<a name="l02051"></a>02051         vert_dielectric_constant[1][2]  = 3.9;
<a name="l02052"></a>02052         wire_c_per_micron[1][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02053"></a>02053           ild_thickness[1][2] , miller_value[1][2], horiz_dielectric_constant[1][2], vert_dielectric_constant[1][2],
<a name="l02054"></a>02054           fringe_cap);
<a name="l02055"></a>02055         <span class="comment">//Nominal projections for commodity DRAM wordline/bitline</span>
<a name="l02056"></a>02056         wire_pitch[1][3] = 2 * 0.18;
<a name="l02057"></a>02057         wire_c_per_micron[1][3] = 60e-15 / (256 * 2 * 0.18);
<a name="l02058"></a>02058         wire_r_per_micron[1][3] = 12 / 0.18;
<a name="l02059"></a>02059     }
<a name="l02060"></a>02060     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tech == 90)
<a name="l02061"></a>02061     {
<a name="l02062"></a>02062       <span class="comment">//Aggressive projections</span>
<a name="l02063"></a>02063       wire_pitch[0][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//micron</span>
<a name="l02064"></a>02064       aspect_ratio[0][0] = 2.4;
<a name="l02065"></a>02065       wire_width = wire_pitch[0][0] / 2; <span class="comment">//micron</span>
<a name="l02066"></a>02066       wire_thickness = aspect_ratio[0][0] * wire_width;<span class="comment">//micron</span>
<a name="l02067"></a>02067       wire_spacing = wire_pitch[0][0] - wire_width;<span class="comment">//micron</span>
<a name="l02068"></a>02068       barrier_thickness = 0.01;<span class="comment">//micron</span>
<a name="l02069"></a>02069       dishing_thickness = 0;<span class="comment">//micron</span>
<a name="l02070"></a>02070       alpha_scatter = 1;
<a name="l02071"></a>02071       wire_r_per_micron[0][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02072"></a>02072           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);<span class="comment">//ohm/micron</span>
<a name="l02073"></a>02073       ild_thickness[0][0] = 0.48;<span class="comment">//micron</span>
<a name="l02074"></a>02074       miller_value[0][0] = 1.5;
<a name="l02075"></a>02075       horiz_dielectric_constant[0][0] = 2.709;
<a name="l02076"></a>02076       vert_dielectric_constant[0][0] = 3.9;
<a name="l02077"></a>02077       fringe_cap = 0.115e-15; <span class="comment">//F/micron</span>
<a name="l02078"></a>02078       wire_c_per_micron[0][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02079"></a>02079           ild_thickness[0][0], miller_value[0][0], horiz_dielectric_constant[0][0],
<a name="l02080"></a>02080           vert_dielectric_constant[0][0],
<a name="l02081"></a>02081           fringe_cap);<span class="comment">//F/micron.</span>
<a name="l02082"></a>02082 
<a name="l02083"></a>02083       wire_pitch[0][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02084"></a>02084       wire_width = wire_pitch[0][1] / 2;
<a name="l02085"></a>02085       aspect_ratio[0][1] = 2.4;
<a name="l02086"></a>02086       wire_thickness = aspect_ratio[0][1] * wire_width;
<a name="l02087"></a>02087       wire_spacing = wire_pitch[0][1] - wire_width;
<a name="l02088"></a>02088       wire_r_per_micron[0][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02089"></a>02089           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02090"></a>02090       ild_thickness[0][1] = 0.48;<span class="comment">//micron</span>
<a name="l02091"></a>02091       miller_value[0][1] = 1.5;
<a name="l02092"></a>02092       horiz_dielectric_constant[0][1] = 2.709;
<a name="l02093"></a>02093       vert_dielectric_constant[0][1] = 3.9;
<a name="l02094"></a>02094       wire_c_per_micron[0][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02095"></a>02095           ild_thickness[0][1], miller_value[0][1], horiz_dielectric_constant[0][1],
<a name="l02096"></a>02096           vert_dielectric_constant[0][1],
<a name="l02097"></a>02097           fringe_cap);
<a name="l02098"></a>02098 
<a name="l02099"></a>02099       wire_pitch[0][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02100"></a>02100       aspect_ratio[0][2] = 2.7;
<a name="l02101"></a>02101       wire_width = wire_pitch[0][2] / 2;
<a name="l02102"></a>02102       wire_thickness = aspect_ratio[0][2] * wire_width;
<a name="l02103"></a>02103       wire_spacing = wire_pitch[0][2] - wire_width;
<a name="l02104"></a>02104       wire_r_per_micron[0][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02105"></a>02105           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02106"></a>02106       ild_thickness[0][2] = 0.96;
<a name="l02107"></a>02107       miller_value[0][2] = 1.5;
<a name="l02108"></a>02108       horiz_dielectric_constant[0][2] = 2.709;
<a name="l02109"></a>02109       vert_dielectric_constant[0][2] = 3.9;
<a name="l02110"></a>02110       wire_c_per_micron[0][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02111"></a>02111           ild_thickness[0][2], miller_value[0][2], horiz_dielectric_constant[0][2], vert_dielectric_constant[0][2],
<a name="l02112"></a>02112           fringe_cap);
<a name="l02113"></a>02113 
<a name="l02114"></a>02114       <span class="comment">//Conservative projections</span>
<a name="l02115"></a>02115       wire_pitch[1][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02116"></a>02116       aspect_ratio[1][0]  = 2.0;
<a name="l02117"></a>02117       wire_width = wire_pitch[1][0] / 2;
<a name="l02118"></a>02118       wire_thickness = aspect_ratio[1][0] * wire_width;
<a name="l02119"></a>02119       wire_spacing = wire_pitch[1][0] - wire_width;
<a name="l02120"></a>02120       barrier_thickness = 0.008;
<a name="l02121"></a>02121       dishing_thickness = 0;
<a name="l02122"></a>02122       alpha_scatter = 1;
<a name="l02123"></a>02123       wire_r_per_micron[1][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02124"></a>02124           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02125"></a>02125       ild_thickness[1][0]  = 0.48;
<a name="l02126"></a>02126       miller_value[1][0]  = 1.5;
<a name="l02127"></a>02127       horiz_dielectric_constant[1][0]  = 3.038;
<a name="l02128"></a>02128       vert_dielectric_constant[1][0]  = 3.9;
<a name="l02129"></a>02129       fringe_cap = 0.115e-15;
<a name="l02130"></a>02130       wire_c_per_micron[1][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02131"></a>02131           ild_thickness[1][0], miller_value[1][0], horiz_dielectric_constant[1][0],
<a name="l02132"></a>02132           vert_dielectric_constant[1][0],
<a name="l02133"></a>02133           fringe_cap);
<a name="l02134"></a>02134 
<a name="l02135"></a>02135       wire_pitch[1][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02136"></a>02136       wire_width = wire_pitch[1][1] / 2;
<a name="l02137"></a>02137       aspect_ratio[1][1] = 2.0;
<a name="l02138"></a>02138       wire_thickness = aspect_ratio[1][1] * wire_width;
<a name="l02139"></a>02139       wire_spacing = wire_pitch[1][1] - wire_width;
<a name="l02140"></a>02140       wire_r_per_micron[1][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02141"></a>02141           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02142"></a>02142       ild_thickness[1][1]  = 0.48;
<a name="l02143"></a>02143       miller_value[1][1]  = 1.5;
<a name="l02144"></a>02144       horiz_dielectric_constant[1][1]  = 3.038;
<a name="l02145"></a>02145       vert_dielectric_constant[1][1]  = 3.9;
<a name="l02146"></a>02146       wire_c_per_micron[1][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02147"></a>02147           ild_thickness[1][1], miller_value[1][1], horiz_dielectric_constant[1][1],
<a name="l02148"></a>02148           vert_dielectric_constant[1][1],
<a name="l02149"></a>02149           fringe_cap);
<a name="l02150"></a>02150 
<a name="l02151"></a>02151       wire_pitch[1][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02152"></a>02152       aspect_ratio[1][2]  = 2.2;
<a name="l02153"></a>02153       wire_width = wire_pitch[1][2] / 2;
<a name="l02154"></a>02154       wire_thickness = aspect_ratio[1][2] * wire_width;
<a name="l02155"></a>02155       wire_spacing = wire_pitch[1][2] - wire_width;
<a name="l02156"></a>02156       dishing_thickness = 0.1 *  wire_thickness;
<a name="l02157"></a>02157       wire_r_per_micron[1][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02158"></a>02158           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02159"></a>02159       ild_thickness[1][2]  = 1.1;
<a name="l02160"></a>02160       miller_value[1][2]  = 1.5;
<a name="l02161"></a>02161       horiz_dielectric_constant[1][2]  = 3.038;
<a name="l02162"></a>02162       vert_dielectric_constant[1][2]  = 3.9;
<a name="l02163"></a>02163       wire_c_per_micron[1][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02164"></a>02164           ild_thickness[1][2] , miller_value[1][2], horiz_dielectric_constant[1][2], vert_dielectric_constant[1][2],
<a name="l02165"></a>02165           fringe_cap);
<a name="l02166"></a>02166       <span class="comment">//Nominal projections for commodity DRAM wordline/bitline</span>
<a name="l02167"></a>02167       wire_pitch[1][3] = 2 * 0.09;
<a name="l02168"></a>02168       wire_c_per_micron[1][3] = 60e-15 / (256 * 2 * 0.09);
<a name="l02169"></a>02169       wire_r_per_micron[1][3] = 12 / 0.09;
<a name="l02170"></a>02170     }
<a name="l02171"></a>02171     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tech == 65)
<a name="l02172"></a>02172     {
<a name="l02173"></a>02173       <span class="comment">//Aggressive projections</span>
<a name="l02174"></a>02174       wire_pitch[0][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02175"></a>02175       aspect_ratio[0][0]  = 2.7;
<a name="l02176"></a>02176       wire_width = wire_pitch[0][0] / 2;
<a name="l02177"></a>02177       wire_thickness = aspect_ratio[0][0]  * wire_width;
<a name="l02178"></a>02178       wire_spacing = wire_pitch[0][0] - wire_width;
<a name="l02179"></a>02179       barrier_thickness = 0;
<a name="l02180"></a>02180       dishing_thickness = 0;
<a name="l02181"></a>02181       alpha_scatter = 1;
<a name="l02182"></a>02182       wire_r_per_micron[0][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02183"></a>02183           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02184"></a>02184       ild_thickness[0][0]  = 0.405;
<a name="l02185"></a>02185       miller_value[0][0]   = 1.5;
<a name="l02186"></a>02186       horiz_dielectric_constant[0][0]  = 2.303;
<a name="l02187"></a>02187       vert_dielectric_constant[0][0]   = 3.9;
<a name="l02188"></a>02188       fringe_cap = 0.115e-15;
<a name="l02189"></a>02189       wire_c_per_micron[0][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02190"></a>02190           ild_thickness[0][0] , miller_value[0][0] , horiz_dielectric_constant[0][0] , vert_dielectric_constant[0][0] ,
<a name="l02191"></a>02191           fringe_cap);
<a name="l02192"></a>02192 
<a name="l02193"></a>02193       wire_pitch[0][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02194"></a>02194       wire_width = wire_pitch[0][1] / 2;
<a name="l02195"></a>02195       aspect_ratio[0][1]  = 2.7;
<a name="l02196"></a>02196       wire_thickness = aspect_ratio[0][1]  * wire_width;
<a name="l02197"></a>02197       wire_spacing = wire_pitch[0][1] - wire_width;
<a name="l02198"></a>02198       wire_r_per_micron[0][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02199"></a>02199           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02200"></a>02200       ild_thickness[0][1]  = 0.405;
<a name="l02201"></a>02201       miller_value[0][1]   = 1.5;
<a name="l02202"></a>02202       horiz_dielectric_constant[0][1]  = 2.303;
<a name="l02203"></a>02203       vert_dielectric_constant[0][1]   = 3.9;
<a name="l02204"></a>02204       wire_c_per_micron[0][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02205"></a>02205           ild_thickness[0][1], miller_value[0][1], horiz_dielectric_constant[0][1],
<a name="l02206"></a>02206           vert_dielectric_constant[0][1],
<a name="l02207"></a>02207           fringe_cap);
<a name="l02208"></a>02208 
<a name="l02209"></a>02209       wire_pitch[0][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02210"></a>02210       aspect_ratio[0][2] = 2.8;
<a name="l02211"></a>02211       wire_width = wire_pitch[0][2] / 2;
<a name="l02212"></a>02212       wire_thickness = aspect_ratio[0][2] * wire_width;
<a name="l02213"></a>02213       wire_spacing = wire_pitch[0][2] - wire_width;
<a name="l02214"></a>02214       wire_r_per_micron[0][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02215"></a>02215           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02216"></a>02216       ild_thickness[0][2] = 0.81;
<a name="l02217"></a>02217       miller_value[0][2]   = 1.5;
<a name="l02218"></a>02218       horiz_dielectric_constant[0][2]  = 2.303;
<a name="l02219"></a>02219       vert_dielectric_constant[0][2]   = 3.9;
<a name="l02220"></a>02220       wire_c_per_micron[0][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02221"></a>02221           ild_thickness[0][2], miller_value[0][2], horiz_dielectric_constant[0][2], vert_dielectric_constant[0][2],
<a name="l02222"></a>02222           fringe_cap);
<a name="l02223"></a>02223 
<a name="l02224"></a>02224       <span class="comment">//Conservative projections</span>
<a name="l02225"></a>02225       wire_pitch[1][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02226"></a>02226       aspect_ratio[1][0] = 2.0;
<a name="l02227"></a>02227       wire_width = wire_pitch[1][0] / 2;
<a name="l02228"></a>02228       wire_thickness = aspect_ratio[1][0] * wire_width;
<a name="l02229"></a>02229       wire_spacing = wire_pitch[1][0] - wire_width;
<a name="l02230"></a>02230       barrier_thickness = 0.006;
<a name="l02231"></a>02231       dishing_thickness = 0;
<a name="l02232"></a>02232       alpha_scatter = 1;
<a name="l02233"></a>02233       wire_r_per_micron[1][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02234"></a>02234           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02235"></a>02235       ild_thickness[1][0] = 0.405;
<a name="l02236"></a>02236       miller_value[1][0] = 1.5;
<a name="l02237"></a>02237       horiz_dielectric_constant[1][0] = 2.734;
<a name="l02238"></a>02238       vert_dielectric_constant[1][0] = 3.9;
<a name="l02239"></a>02239       fringe_cap = 0.115e-15;
<a name="l02240"></a>02240       wire_c_per_micron[1][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02241"></a>02241           ild_thickness[1][0], miller_value[1][0], horiz_dielectric_constant[1][0], vert_dielectric_constant[1][0],
<a name="l02242"></a>02242           fringe_cap);
<a name="l02243"></a>02243 
<a name="l02244"></a>02244       wire_pitch[1][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02245"></a>02245       wire_width = wire_pitch[1][1] / 2;
<a name="l02246"></a>02246       aspect_ratio[1][1] = 2.0;
<a name="l02247"></a>02247       wire_thickness = aspect_ratio[1][1] * wire_width;
<a name="l02248"></a>02248       wire_spacing = wire_pitch[1][1] - wire_width;
<a name="l02249"></a>02249       wire_r_per_micron[1][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02250"></a>02250           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02251"></a>02251       ild_thickness[1][1] = 0.405;
<a name="l02252"></a>02252       miller_value[1][1] = 1.5;
<a name="l02253"></a>02253       horiz_dielectric_constant[1][1] = 2.734;
<a name="l02254"></a>02254       vert_dielectric_constant[1][1] = 3.9;
<a name="l02255"></a>02255       wire_c_per_micron[1][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02256"></a>02256           ild_thickness[1][1], miller_value[1][1], horiz_dielectric_constant[1][1], vert_dielectric_constant[1][1],
<a name="l02257"></a>02257           fringe_cap);
<a name="l02258"></a>02258 
<a name="l02259"></a>02259       wire_pitch[1][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02260"></a>02260       aspect_ratio[1][2] = 2.2;
<a name="l02261"></a>02261       wire_width = wire_pitch[1][2] / 2;
<a name="l02262"></a>02262       wire_thickness = aspect_ratio[1][2] * wire_width;
<a name="l02263"></a>02263       wire_spacing = wire_pitch[1][2] - wire_width;
<a name="l02264"></a>02264       dishing_thickness = 0.1 *  wire_thickness;
<a name="l02265"></a>02265       wire_r_per_micron[1][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02266"></a>02266           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02267"></a>02267       ild_thickness[1][2] = 0.77;
<a name="l02268"></a>02268       miller_value[1][2] = 1.5;
<a name="l02269"></a>02269       horiz_dielectric_constant[1][2] = 2.734;
<a name="l02270"></a>02270       vert_dielectric_constant[1][2] = 3.9;
<a name="l02271"></a>02271       wire_c_per_micron[1][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02272"></a>02272           ild_thickness[1][2], miller_value[1][2], horiz_dielectric_constant[1][2], vert_dielectric_constant[1][2],
<a name="l02273"></a>02273           fringe_cap);
<a name="l02274"></a>02274       <span class="comment">//Nominal projections for commodity DRAM wordline/bitline</span>
<a name="l02275"></a>02275       wire_pitch[1][3] = 2 * 0.065;
<a name="l02276"></a>02276       wire_c_per_micron[1][3] = 52.5e-15 / (256 * 2 * 0.065);
<a name="l02277"></a>02277       wire_r_per_micron[1][3] = 12 / 0.065;
<a name="l02278"></a>02278     }
<a name="l02279"></a>02279     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tech == 45)
<a name="l02280"></a>02280     {
<a name="l02281"></a>02281       <span class="comment">//Aggressive projections.</span>
<a name="l02282"></a>02282       wire_pitch[0][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02283"></a>02283       aspect_ratio[0][0]  = 3.0;
<a name="l02284"></a>02284       wire_width = wire_pitch[0][0] / 2;
<a name="l02285"></a>02285       wire_thickness = aspect_ratio[0][0]  * wire_width;
<a name="l02286"></a>02286       wire_spacing = wire_pitch[0][0] - wire_width;
<a name="l02287"></a>02287       barrier_thickness = 0;
<a name="l02288"></a>02288       dishing_thickness = 0;
<a name="l02289"></a>02289       alpha_scatter = 1;
<a name="l02290"></a>02290       wire_r_per_micron[0][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02291"></a>02291           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02292"></a>02292       ild_thickness[0][0]  = 0.315;
<a name="l02293"></a>02293       miller_value[0][0]  = 1.5;
<a name="l02294"></a>02294       horiz_dielectric_constant[0][0]  = 1.958;
<a name="l02295"></a>02295       vert_dielectric_constant[0][0]  = 3.9;
<a name="l02296"></a>02296       fringe_cap = 0.115e-15;
<a name="l02297"></a>02297       wire_c_per_micron[0][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02298"></a>02298           ild_thickness[0][0] , miller_value[0][0] , horiz_dielectric_constant[0][0] , vert_dielectric_constant[0][0] ,
<a name="l02299"></a>02299           fringe_cap);
<a name="l02300"></a>02300 
<a name="l02301"></a>02301       wire_pitch[0][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02302"></a>02302       wire_width = wire_pitch[0][1] / 2;
<a name="l02303"></a>02303       aspect_ratio[0][1]  = 3.0;
<a name="l02304"></a>02304       wire_thickness = aspect_ratio[0][1] * wire_width;
<a name="l02305"></a>02305       wire_spacing = wire_pitch[0][1] - wire_width;
<a name="l02306"></a>02306       wire_r_per_micron[0][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02307"></a>02307           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02308"></a>02308       ild_thickness[0][1]  = 0.315;
<a name="l02309"></a>02309       miller_value[0][1]  = 1.5;
<a name="l02310"></a>02310       horiz_dielectric_constant[0][1]  = 1.958;
<a name="l02311"></a>02311       vert_dielectric_constant[0][1]  = 3.9;
<a name="l02312"></a>02312       wire_c_per_micron[0][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02313"></a>02313           ild_thickness[0][1], miller_value[0][1], horiz_dielectric_constant[0][1], vert_dielectric_constant[0][1],
<a name="l02314"></a>02314           fringe_cap);
<a name="l02315"></a>02315 
<a name="l02316"></a>02316       wire_pitch[0][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02317"></a>02317       aspect_ratio[0][2] = 3.0;
<a name="l02318"></a>02318       wire_width = wire_pitch[0][2] / 2;
<a name="l02319"></a>02319       wire_thickness = aspect_ratio[0][2] * wire_width;
<a name="l02320"></a>02320       wire_spacing = wire_pitch[0][2] - wire_width;
<a name="l02321"></a>02321       wire_r_per_micron[0][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02322"></a>02322           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02323"></a>02323       ild_thickness[0][2] = 0.63;
<a name="l02324"></a>02324       miller_value[0][2]  = 1.5;
<a name="l02325"></a>02325       horiz_dielectric_constant[0][2]  = 1.958;
<a name="l02326"></a>02326       vert_dielectric_constant[0][2]  = 3.9;
<a name="l02327"></a>02327       wire_c_per_micron[0][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02328"></a>02328           ild_thickness[0][2], miller_value[0][2], horiz_dielectric_constant[0][2], vert_dielectric_constant[0][2],
<a name="l02329"></a>02329           fringe_cap);
<a name="l02330"></a>02330 
<a name="l02331"></a>02331       <span class="comment">//Conservative projections</span>
<a name="l02332"></a>02332       wire_pitch[1][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02333"></a>02333       aspect_ratio[1][0] = 2.0;
<a name="l02334"></a>02334       wire_width = wire_pitch[1][0] / 2;
<a name="l02335"></a>02335       wire_thickness = aspect_ratio[1][0] * wire_width;
<a name="l02336"></a>02336       wire_spacing = wire_pitch[1][0] - wire_width;
<a name="l02337"></a>02337       barrier_thickness = 0.004;
<a name="l02338"></a>02338       dishing_thickness = 0;
<a name="l02339"></a>02339       alpha_scatter = 1;
<a name="l02340"></a>02340       wire_r_per_micron[1][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02341"></a>02341           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02342"></a>02342       ild_thickness[1][0] = 0.315;
<a name="l02343"></a>02343       miller_value[1][0] = 1.5;
<a name="l02344"></a>02344       horiz_dielectric_constant[1][0] = 2.46;
<a name="l02345"></a>02345       vert_dielectric_constant[1][0] = 3.9;
<a name="l02346"></a>02346       fringe_cap = 0.115e-15;
<a name="l02347"></a>02347       wire_c_per_micron[1][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02348"></a>02348           ild_thickness[1][0], miller_value[1][0], horiz_dielectric_constant[1][0], vert_dielectric_constant[1][0],
<a name="l02349"></a>02349           fringe_cap);
<a name="l02350"></a>02350 
<a name="l02351"></a>02351       wire_pitch[1][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02352"></a>02352       wire_width = wire_pitch[1][1] / 2;
<a name="l02353"></a>02353       aspect_ratio[1][1] = 2.0;
<a name="l02354"></a>02354       wire_thickness = aspect_ratio[1][1] * wire_width;
<a name="l02355"></a>02355       wire_spacing = wire_pitch[1][1] - wire_width;
<a name="l02356"></a>02356       wire_r_per_micron[1][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02357"></a>02357           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02358"></a>02358       ild_thickness[1][1] = 0.315;
<a name="l02359"></a>02359       miller_value[1][1] = 1.5;
<a name="l02360"></a>02360       horiz_dielectric_constant[1][1] = 2.46;
<a name="l02361"></a>02361       vert_dielectric_constant[1][1] = 3.9;
<a name="l02362"></a>02362       fringe_cap = 0.115e-15;
<a name="l02363"></a>02363       wire_c_per_micron[1][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02364"></a>02364           ild_thickness[1][1], miller_value[1][1], horiz_dielectric_constant[1][1], vert_dielectric_constant[1][1],
<a name="l02365"></a>02365           fringe_cap);
<a name="l02366"></a>02366 
<a name="l02367"></a>02367       wire_pitch[1][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02368"></a>02368       aspect_ratio[1][2] = 2.2;
<a name="l02369"></a>02369       wire_width = wire_pitch[1][2] / 2;
<a name="l02370"></a>02370       wire_thickness = aspect_ratio[1][2] * wire_width;
<a name="l02371"></a>02371       wire_spacing = wire_pitch[1][2] - wire_width;
<a name="l02372"></a>02372       dishing_thickness = 0.1 * wire_thickness;
<a name="l02373"></a>02373       wire_r_per_micron[1][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02374"></a>02374           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02375"></a>02375       ild_thickness[1][2] = 0.55;
<a name="l02376"></a>02376       miller_value[1][2] = 1.5;
<a name="l02377"></a>02377       horiz_dielectric_constant[1][2] = 2.46;
<a name="l02378"></a>02378       vert_dielectric_constant[1][2] = 3.9;
<a name="l02379"></a>02379       wire_c_per_micron[1][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02380"></a>02380           ild_thickness[1][2], miller_value[1][2], horiz_dielectric_constant[1][2], vert_dielectric_constant[1][2],
<a name="l02381"></a>02381           fringe_cap);
<a name="l02382"></a>02382       <span class="comment">//Nominal projections for commodity DRAM wordline/bitline</span>
<a name="l02383"></a>02383       wire_pitch[1][3] = 2 * 0.045;
<a name="l02384"></a>02384       wire_c_per_micron[1][3] = 37.5e-15 / (256 * 2 * 0.045);
<a name="l02385"></a>02385       wire_r_per_micron[1][3] = 12 / 0.045;
<a name="l02386"></a>02386     }
<a name="l02387"></a>02387     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tech == 32)
<a name="l02388"></a>02388     {
<a name="l02389"></a>02389       <span class="comment">//Aggressive projections.</span>
<a name="l02390"></a>02390       wire_pitch[0][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02391"></a>02391       aspect_ratio[0][0] = 3.0;
<a name="l02392"></a>02392       wire_width = wire_pitch[0][0] / 2;
<a name="l02393"></a>02393       wire_thickness = aspect_ratio[0][0] * wire_width;
<a name="l02394"></a>02394       wire_spacing = wire_pitch[0][0] - wire_width;
<a name="l02395"></a>02395       barrier_thickness = 0;
<a name="l02396"></a>02396       dishing_thickness = 0;
<a name="l02397"></a>02397       alpha_scatter = 1;
<a name="l02398"></a>02398       wire_r_per_micron[0][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02399"></a>02399           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02400"></a>02400       ild_thickness[0][0] = 0.21;
<a name="l02401"></a>02401       miller_value[0][0] = 1.5;
<a name="l02402"></a>02402       horiz_dielectric_constant[0][0] = 1.664;
<a name="l02403"></a>02403       vert_dielectric_constant[0][0] = 3.9;
<a name="l02404"></a>02404       fringe_cap = 0.115e-15;
<a name="l02405"></a>02405       wire_c_per_micron[0][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02406"></a>02406           ild_thickness[0][0], miller_value[0][0], horiz_dielectric_constant[0][0], vert_dielectric_constant[0][0],
<a name="l02407"></a>02407           fringe_cap);
<a name="l02408"></a>02408 
<a name="l02409"></a>02409       wire_pitch[0][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02410"></a>02410       wire_width = wire_pitch[0][1] / 2;
<a name="l02411"></a>02411       aspect_ratio[0][1] = 3.0;
<a name="l02412"></a>02412       wire_thickness = aspect_ratio[0][1] * wire_width;
<a name="l02413"></a>02413       wire_spacing = wire_pitch[0][1] - wire_width;
<a name="l02414"></a>02414       wire_r_per_micron[0][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02415"></a>02415           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02416"></a>02416       ild_thickness[0][1] = 0.21;
<a name="l02417"></a>02417       miller_value[0][1] = 1.5;
<a name="l02418"></a>02418       horiz_dielectric_constant[0][1] = 1.664;
<a name="l02419"></a>02419       vert_dielectric_constant[0][1] = 3.9;
<a name="l02420"></a>02420       wire_c_per_micron[0][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02421"></a>02421           ild_thickness[0][1], miller_value[0][1], horiz_dielectric_constant[0][1], vert_dielectric_constant[0][1],
<a name="l02422"></a>02422           fringe_cap);
<a name="l02423"></a>02423 
<a name="l02424"></a>02424       wire_pitch[0][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02425"></a>02425       aspect_ratio[0][2] = 3.0;
<a name="l02426"></a>02426       wire_width = wire_pitch[0][2] / 2;
<a name="l02427"></a>02427       wire_thickness = aspect_ratio[0][2] * wire_width;
<a name="l02428"></a>02428       wire_spacing = wire_pitch[0][2] - wire_width;
<a name="l02429"></a>02429       wire_r_per_micron[0][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02430"></a>02430           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02431"></a>02431       ild_thickness[0][2] = 0.42;
<a name="l02432"></a>02432       miller_value[0][2] = 1.5;
<a name="l02433"></a>02433       horiz_dielectric_constant[0][2] = 1.664;
<a name="l02434"></a>02434       vert_dielectric_constant[0][2] = 3.9;
<a name="l02435"></a>02435       wire_c_per_micron[0][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02436"></a>02436           ild_thickness[0][2], miller_value[0][2], horiz_dielectric_constant[0][2], vert_dielectric_constant[0][2],
<a name="l02437"></a>02437           fringe_cap);
<a name="l02438"></a>02438 
<a name="l02439"></a>02439       <span class="comment">//Conservative projections</span>
<a name="l02440"></a>02440       wire_pitch[1][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02441"></a>02441       aspect_ratio[1][0] = 2.0;
<a name="l02442"></a>02442       wire_width = wire_pitch[1][0] / 2;
<a name="l02443"></a>02443       wire_thickness = aspect_ratio[1][0] * wire_width;
<a name="l02444"></a>02444       wire_spacing = wire_pitch[1][0] - wire_width;
<a name="l02445"></a>02445       barrier_thickness = 0.003;
<a name="l02446"></a>02446       dishing_thickness = 0;
<a name="l02447"></a>02447       alpha_scatter = 1;
<a name="l02448"></a>02448       wire_r_per_micron[1][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02449"></a>02449           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02450"></a>02450       ild_thickness[1][0] = 0.21;
<a name="l02451"></a>02451       miller_value[1][0] = 1.5;
<a name="l02452"></a>02452       horiz_dielectric_constant[1][0] = 2.214;
<a name="l02453"></a>02453       vert_dielectric_constant[1][0] = 3.9;
<a name="l02454"></a>02454       fringe_cap = 0.115e-15;
<a name="l02455"></a>02455       wire_c_per_micron[1][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02456"></a>02456           ild_thickness[1][0], miller_value[1][0], horiz_dielectric_constant[1][0], vert_dielectric_constant[1][0],
<a name="l02457"></a>02457           fringe_cap);
<a name="l02458"></a>02458 
<a name="l02459"></a>02459       wire_pitch[1][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02460"></a>02460       aspect_ratio[1][1] = 2.0;
<a name="l02461"></a>02461       wire_width = wire_pitch[1][1] / 2;
<a name="l02462"></a>02462       wire_thickness = aspect_ratio[1][1] * wire_width;
<a name="l02463"></a>02463       wire_spacing = wire_pitch[1][1] - wire_width;
<a name="l02464"></a>02464       wire_r_per_micron[1][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02465"></a>02465           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02466"></a>02466       ild_thickness[1][1] = 0.21;
<a name="l02467"></a>02467       miller_value[1][1] = 1.5;
<a name="l02468"></a>02468       horiz_dielectric_constant[1][1] = 2.214;
<a name="l02469"></a>02469       vert_dielectric_constant[1][1] = 3.9;
<a name="l02470"></a>02470       wire_c_per_micron[1][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02471"></a>02471           ild_thickness[1][1], miller_value[1][1], horiz_dielectric_constant[1][1], vert_dielectric_constant[1][1],
<a name="l02472"></a>02472           fringe_cap);
<a name="l02473"></a>02473 
<a name="l02474"></a>02474       wire_pitch[1][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02475"></a>02475       aspect_ratio[1][2] = 2.2;
<a name="l02476"></a>02476       wire_width = wire_pitch[1][2] / 2;
<a name="l02477"></a>02477       wire_thickness = aspect_ratio[1][2] * wire_width;
<a name="l02478"></a>02478       wire_spacing = wire_pitch[1][2] - wire_width;
<a name="l02479"></a>02479       dishing_thickness = 0.1 *  wire_thickness;
<a name="l02480"></a>02480       wire_r_per_micron[1][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02481"></a>02481           wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02482"></a>02482       ild_thickness[1][2] = 0.385;
<a name="l02483"></a>02483       miller_value[1][2] = 1.5;
<a name="l02484"></a>02484       horiz_dielectric_constant[1][2] = 2.214;
<a name="l02485"></a>02485       vert_dielectric_constant[1][2] = 3.9;
<a name="l02486"></a>02486       wire_c_per_micron[1][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02487"></a>02487           ild_thickness[1][2], miller_value[1][2], horiz_dielectric_constant[1][2], vert_dielectric_constant[1][2],
<a name="l02488"></a>02488           fringe_cap);
<a name="l02489"></a>02489       <span class="comment">//Nominal projections for commodity DRAM wordline/bitline</span>
<a name="l02490"></a>02490       wire_pitch[1][3] = 2 * 0.032;<span class="comment">//micron</span>
<a name="l02491"></a>02491       wire_c_per_micron[1][3] = 31e-15 / (256 * 2 * 0.032);<span class="comment">//F/micron</span>
<a name="l02492"></a>02492       wire_r_per_micron[1][3] = 12 / 0.032;<span class="comment">//ohm/micron</span>
<a name="l02493"></a>02493     }
<a name="l02494"></a>02494     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tech == 22)
<a name="l02495"></a>02495         {
<a name="l02496"></a>02496           <span class="comment">//Aggressive projections.</span>
<a name="l02497"></a>02497           wire_pitch[0][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//local</span>
<a name="l02498"></a>02498           aspect_ratio[0][0] = 3.0;
<a name="l02499"></a>02499           wire_width = wire_pitch[0][0] / 2;
<a name="l02500"></a>02500           wire_thickness = aspect_ratio[0][0] * wire_width;
<a name="l02501"></a>02501           wire_spacing = wire_pitch[0][0] - wire_width;
<a name="l02502"></a>02502           barrier_thickness = 0;
<a name="l02503"></a>02503           dishing_thickness = 0;
<a name="l02504"></a>02504           alpha_scatter = 1;
<a name="l02505"></a>02505           wire_r_per_micron[0][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02506"></a>02506             wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02507"></a>02507           ild_thickness[0][0] = 0.15;
<a name="l02508"></a>02508           miller_value[0][0] = 1.5;
<a name="l02509"></a>02509           horiz_dielectric_constant[0][0] = 1.414;
<a name="l02510"></a>02510           vert_dielectric_constant[0][0] = 3.9;
<a name="l02511"></a>02511           fringe_cap = 0.115e-15;
<a name="l02512"></a>02512           wire_c_per_micron[0][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02513"></a>02513             ild_thickness[0][0], miller_value[0][0], horiz_dielectric_constant[0][0], vert_dielectric_constant[0][0],
<a name="l02514"></a>02514             fringe_cap);
<a name="l02515"></a>02515 
<a name="l02516"></a>02516           wire_pitch[0][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//semi-global</span>
<a name="l02517"></a>02517           wire_width = wire_pitch[0][1] / 2;
<a name="l02518"></a>02518           aspect_ratio[0][1] = 3.0;
<a name="l02519"></a>02519           wire_thickness = aspect_ratio[0][1] * wire_width;
<a name="l02520"></a>02520           wire_spacing = wire_pitch[0][1] - wire_width;
<a name="l02521"></a>02521           wire_r_per_micron[0][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02522"></a>02522             wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02523"></a>02523           ild_thickness[0][1] = 0.15;
<a name="l02524"></a>02524           miller_value[0][1] = 1.5;
<a name="l02525"></a>02525           horiz_dielectric_constant[0][1] = 1.414;
<a name="l02526"></a>02526           vert_dielectric_constant[0][1] = 3.9;
<a name="l02527"></a>02527           wire_c_per_micron[0][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02528"></a>02528             ild_thickness[0][1], miller_value[0][1], horiz_dielectric_constant[0][1], vert_dielectric_constant[0][1],
<a name="l02529"></a>02529             fringe_cap);
<a name="l02530"></a>02530 
<a name="l02531"></a>02531           wire_pitch[0][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//global</span>
<a name="l02532"></a>02532           aspect_ratio[0][2] = 3.0;
<a name="l02533"></a>02533           wire_width = wire_pitch[0][2] / 2;
<a name="l02534"></a>02534           wire_thickness = aspect_ratio[0][2] * wire_width;
<a name="l02535"></a>02535           wire_spacing = wire_pitch[0][2] - wire_width;
<a name="l02536"></a>02536           wire_r_per_micron[0][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02537"></a>02537                   wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02538"></a>02538           ild_thickness[0][2] = 0.3;
<a name="l02539"></a>02539           miller_value[0][2] = 1.5;
<a name="l02540"></a>02540           horiz_dielectric_constant[0][2] = 1.414;
<a name="l02541"></a>02541           vert_dielectric_constant[0][2] = 3.9;
<a name="l02542"></a>02542           wire_c_per_micron[0][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02543"></a>02543                   ild_thickness[0][2], miller_value[0][2], horiz_dielectric_constant[0][2], vert_dielectric_constant[0][2],
<a name="l02544"></a>02544                   fringe_cap);
<a name="l02545"></a>02545 
<a name="l02546"></a>02546 <span class="comment">//          //*************************</span>
<a name="l02547"></a>02547 <span class="comment">//          wire_pitch[0][4] = 16 * g_ip.F_sz_um;//global</span>
<a name="l02548"></a>02548 <span class="comment">//          aspect_ratio = 3.0;</span>
<a name="l02549"></a>02549 <span class="comment">//          wire_width = wire_pitch[0][4] / 2;</span>
<a name="l02550"></a>02550 <span class="comment">//          wire_thickness = aspect_ratio * wire_width;</span>
<a name="l02551"></a>02551 <span class="comment">//          wire_spacing = wire_pitch[0][4] - wire_width;</span>
<a name="l02552"></a>02552 <span class="comment">//          wire_r_per_micron[0][4] = wire_resistance(BULK_CU_RESISTIVITY, wire_width,</span>
<a name="l02553"></a>02553 <span class="comment">//                wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);</span>
<a name="l02554"></a>02554 <span class="comment">//          ild_thickness = 0.3;</span>
<a name="l02555"></a>02555 <span class="comment">//          wire_c_per_micron[0][4] = wire_capacitance(wire_width, wire_thickness, wire_spacing,</span>
<a name="l02556"></a>02556 <span class="comment">//                ild_thickness, miller_value, horiz_dielectric_constant, vert_dielectric_constant,</span>
<a name="l02557"></a>02557 <span class="comment">//                fringe_cap);</span>
<a name="l02558"></a>02558 <span class="comment">//</span>
<a name="l02559"></a>02559 <span class="comment">//          wire_pitch[0][5] = 24 * g_ip.F_sz_um;//global</span>
<a name="l02560"></a>02560 <span class="comment">//          aspect_ratio = 3.0;</span>
<a name="l02561"></a>02561 <span class="comment">//          wire_width = wire_pitch[0][5] / 2;</span>
<a name="l02562"></a>02562 <span class="comment">//          wire_thickness = aspect_ratio * wire_width;</span>
<a name="l02563"></a>02563 <span class="comment">//          wire_spacing = wire_pitch[0][5] - wire_width;</span>
<a name="l02564"></a>02564 <span class="comment">//          wire_r_per_micron[0][5] = wire_resistance(BULK_CU_RESISTIVITY, wire_width,</span>
<a name="l02565"></a>02565 <span class="comment">//                wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);</span>
<a name="l02566"></a>02566 <span class="comment">//          ild_thickness = 0.3;</span>
<a name="l02567"></a>02567 <span class="comment">//          wire_c_per_micron[0][5] = wire_capacitance(wire_width, wire_thickness, wire_spacing,</span>
<a name="l02568"></a>02568 <span class="comment">//                ild_thickness, miller_value, horiz_dielectric_constant, vert_dielectric_constant,</span>
<a name="l02569"></a>02569 <span class="comment">//                fringe_cap);</span>
<a name="l02570"></a>02570 <span class="comment">//</span>
<a name="l02571"></a>02571 <span class="comment">//          wire_pitch[0][6] = 32 * g_ip.F_sz_um;//global</span>
<a name="l02572"></a>02572 <span class="comment">//          aspect_ratio = 3.0;</span>
<a name="l02573"></a>02573 <span class="comment">//          wire_width = wire_pitch[0][6] / 2;</span>
<a name="l02574"></a>02574 <span class="comment">//          wire_thickness = aspect_ratio * wire_width;</span>
<a name="l02575"></a>02575 <span class="comment">//          wire_spacing = wire_pitch[0][6] - wire_width;</span>
<a name="l02576"></a>02576 <span class="comment">//          wire_r_per_micron[0][6] = wire_resistance(BULK_CU_RESISTIVITY, wire_width,</span>
<a name="l02577"></a>02577 <span class="comment">//                wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);</span>
<a name="l02578"></a>02578 <span class="comment">//          ild_thickness = 0.3;</span>
<a name="l02579"></a>02579 <span class="comment">//          wire_c_per_micron[0][6] = wire_capacitance(wire_width, wire_thickness, wire_spacing,</span>
<a name="l02580"></a>02580 <span class="comment">//                ild_thickness, miller_value, horiz_dielectric_constant, vert_dielectric_constant,</span>
<a name="l02581"></a>02581 <span class="comment">//                fringe_cap);</span>
<a name="l02582"></a>02582           <span class="comment">//*************************</span>
<a name="l02583"></a>02583 
<a name="l02584"></a>02584           <span class="comment">//Conservative projections</span>
<a name="l02585"></a>02585           wire_pitch[1][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02586"></a>02586           aspect_ratio[1][0] = 2.0;
<a name="l02587"></a>02587           wire_width = wire_pitch[1][0] / 2;
<a name="l02588"></a>02588           wire_thickness = aspect_ratio[1][0] * wire_width;
<a name="l02589"></a>02589           wire_spacing = wire_pitch[1][0] - wire_width;
<a name="l02590"></a>02590           barrier_thickness = 0.003;
<a name="l02591"></a>02591           dishing_thickness = 0;
<a name="l02592"></a>02592           alpha_scatter = 1.05;
<a name="l02593"></a>02593           wire_r_per_micron[1][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02594"></a>02594             wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02595"></a>02595           ild_thickness[1][0] = 0.15;
<a name="l02596"></a>02596           miller_value[1][0] = 1.5;
<a name="l02597"></a>02597           horiz_dielectric_constant[1][0] = 2.104;
<a name="l02598"></a>02598           vert_dielectric_constant[1][0] = 3.9;
<a name="l02599"></a>02599           fringe_cap = 0.115e-15;
<a name="l02600"></a>02600           wire_c_per_micron[1][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02601"></a>02601             ild_thickness[1][0], miller_value[1][0], horiz_dielectric_constant[1][0], vert_dielectric_constant[1][0],
<a name="l02602"></a>02602             fringe_cap);
<a name="l02603"></a>02603 
<a name="l02604"></a>02604           wire_pitch[1][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02605"></a>02605           wire_width = wire_pitch[1][1] / 2;
<a name="l02606"></a>02606           aspect_ratio[1][1] = 2.0;
<a name="l02607"></a>02607           wire_thickness = aspect_ratio[1][1] * wire_width;
<a name="l02608"></a>02608           wire_spacing = wire_pitch[1][1] - wire_width;
<a name="l02609"></a>02609           wire_r_per_micron[1][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02610"></a>02610             wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02611"></a>02611           ild_thickness[1][1] = 0.15;
<a name="l02612"></a>02612           miller_value[1][1] = 1.5;
<a name="l02613"></a>02613           horiz_dielectric_constant[1][1] = 2.104;
<a name="l02614"></a>02614           vert_dielectric_constant[1][1] = 3.9;
<a name="l02615"></a>02615           wire_c_per_micron[1][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02616"></a>02616             ild_thickness[1][1], miller_value[1][1], horiz_dielectric_constant[1][1], vert_dielectric_constant[1][1],
<a name="l02617"></a>02617             fringe_cap);
<a name="l02618"></a>02618 
<a name="l02619"></a>02619             wire_pitch[1][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02620"></a>02620             aspect_ratio[1][2] = 2.2;
<a name="l02621"></a>02621             wire_width = wire_pitch[1][2] / 2;
<a name="l02622"></a>02622             wire_thickness = aspect_ratio[1][2] * wire_width;
<a name="l02623"></a>02623             wire_spacing = wire_pitch[1][2] - wire_width;
<a name="l02624"></a>02624             dishing_thickness = 0.1 *  wire_thickness;
<a name="l02625"></a>02625             wire_r_per_micron[1][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02626"></a>02626                     wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02627"></a>02627             ild_thickness[1][2] = 0.275;
<a name="l02628"></a>02628             miller_value[1][2] = 1.5;
<a name="l02629"></a>02629             horiz_dielectric_constant[1][2] = 2.104;
<a name="l02630"></a>02630             vert_dielectric_constant[1][2] = 3.9;
<a name="l02631"></a>02631             wire_c_per_micron[1][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02632"></a>02632                     ild_thickness[1][2], miller_value[1][2], horiz_dielectric_constant[1][2], vert_dielectric_constant[1][2],
<a name="l02633"></a>02633                     fringe_cap);
<a name="l02634"></a>02634             <span class="comment">//Nominal projections for commodity DRAM wordline/bitline</span>
<a name="l02635"></a>02635             wire_pitch[1][3] = 2 * 0.022;<span class="comment">//micron</span>
<a name="l02636"></a>02636             wire_c_per_micron[1][3] = 31e-15 / (256 * 2 * 0.022);<span class="comment">//F/micron</span>
<a name="l02637"></a>02637             wire_r_per_micron[1][3] = 12 / 0.022;<span class="comment">//ohm/micron</span>
<a name="l02638"></a>02638 
<a name="l02639"></a>02639             <span class="comment">//******************</span>
<a name="l02640"></a>02640 <span class="comment">//            wire_pitch[1][4] = 16 * g_ip.F_sz_um;</span>
<a name="l02641"></a>02641 <span class="comment">//            aspect_ratio = 2.2;</span>
<a name="l02642"></a>02642 <span class="comment">//            wire_width = wire_pitch[1][4] / 2;</span>
<a name="l02643"></a>02643 <span class="comment">//            wire_thickness = aspect_ratio * wire_width;</span>
<a name="l02644"></a>02644 <span class="comment">//            wire_spacing = wire_pitch[1][4] - wire_width;</span>
<a name="l02645"></a>02645 <span class="comment">//            dishing_thickness = 0.1 *  wire_thickness;</span>
<a name="l02646"></a>02646 <span class="comment">//            wire_r_per_micron[1][4] = wire_resistance(CU_RESISTIVITY, wire_width,</span>
<a name="l02647"></a>02647 <span class="comment">//                  wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);</span>
<a name="l02648"></a>02648 <span class="comment">//            ild_thickness = 0.275;</span>
<a name="l02649"></a>02649 <span class="comment">//            wire_c_per_micron[1][4] = wire_capacitance(wire_width, wire_thickness, wire_spacing,</span>
<a name="l02650"></a>02650 <span class="comment">//                  ild_thickness, miller_value, horiz_dielectric_constant, vert_dielectric_constant,</span>
<a name="l02651"></a>02651 <span class="comment">//                  fringe_cap);</span>
<a name="l02652"></a>02652 <span class="comment">//</span>
<a name="l02653"></a>02653 <span class="comment">//            wire_pitch[1][5] = 24 * g_ip.F_sz_um;</span>
<a name="l02654"></a>02654 <span class="comment">//            aspect_ratio = 2.2;</span>
<a name="l02655"></a>02655 <span class="comment">//            wire_width = wire_pitch[1][5] / 2;</span>
<a name="l02656"></a>02656 <span class="comment">//            wire_thickness = aspect_ratio * wire_width;</span>
<a name="l02657"></a>02657 <span class="comment">//            wire_spacing = wire_pitch[1][5] - wire_width;</span>
<a name="l02658"></a>02658 <span class="comment">//            dishing_thickness = 0.1 *  wire_thickness;</span>
<a name="l02659"></a>02659 <span class="comment">//            wire_r_per_micron[1][5] = wire_resistance(CU_RESISTIVITY, wire_width,</span>
<a name="l02660"></a>02660 <span class="comment">//                  wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);</span>
<a name="l02661"></a>02661 <span class="comment">//            ild_thickness = 0.275;</span>
<a name="l02662"></a>02662 <span class="comment">//            wire_c_per_micron[1][5] = wire_capacitance(wire_width, wire_thickness, wire_spacing,</span>
<a name="l02663"></a>02663 <span class="comment">//                  ild_thickness, miller_value, horiz_dielectric_constant, vert_dielectric_constant,</span>
<a name="l02664"></a>02664 <span class="comment">//                  fringe_cap);</span>
<a name="l02665"></a>02665 <span class="comment">//</span>
<a name="l02666"></a>02666 <span class="comment">//            wire_pitch[1][6] = 32 * g_ip.F_sz_um;</span>
<a name="l02667"></a>02667 <span class="comment">//            aspect_ratio = 2.2;</span>
<a name="l02668"></a>02668 <span class="comment">//            wire_width = wire_pitch[1][6] / 2;</span>
<a name="l02669"></a>02669 <span class="comment">//            wire_thickness = aspect_ratio * wire_width;</span>
<a name="l02670"></a>02670 <span class="comment">//            wire_spacing = wire_pitch[1][6] - wire_width;</span>
<a name="l02671"></a>02671 <span class="comment">//            dishing_thickness = 0.1 *  wire_thickness;</span>
<a name="l02672"></a>02672 <span class="comment">//            wire_r_per_micron[1][6] = wire_resistance(CU_RESISTIVITY, wire_width,</span>
<a name="l02673"></a>02673 <span class="comment">//                  wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);</span>
<a name="l02674"></a>02674 <span class="comment">//            ild_thickness = 0.275;</span>
<a name="l02675"></a>02675 <span class="comment">//            wire_c_per_micron[1][6] = wire_capacitance(wire_width, wire_thickness, wire_spacing,</span>
<a name="l02676"></a>02676 <span class="comment">//                  ild_thickness, miller_value, horiz_dielectric_constant, vert_dielectric_constant,</span>
<a name="l02677"></a>02677 <span class="comment">//                  fringe_cap);</span>
<a name="l02678"></a>02678         }
<a name="l02679"></a>02679 
<a name="l02680"></a>02680     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tech == 16)
<a name="l02681"></a>02681         {
<a name="l02682"></a>02682           <span class="comment">//Aggressive projections.</span>
<a name="l02683"></a>02683           wire_pitch[0][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//local</span>
<a name="l02684"></a>02684           aspect_ratio[0][0] = 3.0;
<a name="l02685"></a>02685           wire_width = wire_pitch[0][0] / 2;
<a name="l02686"></a>02686           wire_thickness = aspect_ratio[0][0] * wire_width;
<a name="l02687"></a>02687           wire_spacing = wire_pitch[0][0] - wire_width;
<a name="l02688"></a>02688           barrier_thickness = 0;
<a name="l02689"></a>02689           dishing_thickness = 0;
<a name="l02690"></a>02690           alpha_scatter = 1;
<a name="l02691"></a>02691           wire_r_per_micron[0][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02692"></a>02692             wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02693"></a>02693           ild_thickness[0][0] = 0.108;
<a name="l02694"></a>02694           miller_value[0][0] = 1.5;
<a name="l02695"></a>02695           horiz_dielectric_constant[0][0] = 1.202;
<a name="l02696"></a>02696           vert_dielectric_constant[0][0] = 3.9;
<a name="l02697"></a>02697           fringe_cap = 0.115e-15;
<a name="l02698"></a>02698           wire_c_per_micron[0][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02699"></a>02699             ild_thickness[0][0], miller_value[0][0], horiz_dielectric_constant[0][0], vert_dielectric_constant[0][0],
<a name="l02700"></a>02700             fringe_cap);
<a name="l02701"></a>02701 
<a name="l02702"></a>02702           wire_pitch[0][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//semi-global</span>
<a name="l02703"></a>02703           aspect_ratio[0][1] = 3.0;
<a name="l02704"></a>02704           wire_width = wire_pitch[0][1] / 2;
<a name="l02705"></a>02705           wire_thickness = aspect_ratio[0][1] * wire_width;
<a name="l02706"></a>02706           wire_spacing = wire_pitch[0][1] - wire_width;
<a name="l02707"></a>02707           wire_r_per_micron[0][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02708"></a>02708             wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02709"></a>02709           ild_thickness[0][1] = 0.108;
<a name="l02710"></a>02710           miller_value[0][1] = 1.5;
<a name="l02711"></a>02711           horiz_dielectric_constant[0][1] = 1.202;
<a name="l02712"></a>02712           vert_dielectric_constant[0][1] = 3.9;
<a name="l02713"></a>02713           wire_c_per_micron[0][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02714"></a>02714             ild_thickness[0][1], miller_value[0][1], horiz_dielectric_constant[0][1], vert_dielectric_constant[0][1],
<a name="l02715"></a>02715             fringe_cap);
<a name="l02716"></a>02716 
<a name="l02717"></a>02717           wire_pitch[0][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;<span class="comment">//global</span>
<a name="l02718"></a>02718           aspect_ratio[0][2] = 3.0;
<a name="l02719"></a>02719           wire_width = wire_pitch[0][2] / 2;
<a name="l02720"></a>02720           wire_thickness = aspect_ratio[0][2] * wire_width;
<a name="l02721"></a>02721           wire_spacing = wire_pitch[0][2] - wire_width;
<a name="l02722"></a>02722           wire_r_per_micron[0][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#a4eefc70c411022d9999e856ae27bd7b8">BULK_CU_RESISTIVITY</a>, wire_width,
<a name="l02723"></a>02723                   wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02724"></a>02724           ild_thickness[0][2] = 0.216;
<a name="l02725"></a>02725           miller_value[0][2] = 1.5;
<a name="l02726"></a>02726           horiz_dielectric_constant[0][2] = 1.202;
<a name="l02727"></a>02727           vert_dielectric_constant[0][2] = 3.9;
<a name="l02728"></a>02728           wire_c_per_micron[0][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02729"></a>02729                   ild_thickness[0][2], miller_value[0][2], horiz_dielectric_constant[0][2], vert_dielectric_constant[0][2],
<a name="l02730"></a>02730                   fringe_cap);
<a name="l02731"></a>02731 
<a name="l02732"></a>02732 <span class="comment">//          //*************************</span>
<a name="l02733"></a>02733 <span class="comment">//          wire_pitch[0][4] = 16 * g_ip.F_sz_um;//global</span>
<a name="l02734"></a>02734 <span class="comment">//          aspect_ratio = 3.0;</span>
<a name="l02735"></a>02735 <span class="comment">//          wire_width = wire_pitch[0][4] / 2;</span>
<a name="l02736"></a>02736 <span class="comment">//          wire_thickness = aspect_ratio * wire_width;</span>
<a name="l02737"></a>02737 <span class="comment">//          wire_spacing = wire_pitch[0][4] - wire_width;</span>
<a name="l02738"></a>02738 <span class="comment">//          wire_r_per_micron[0][4] = wire_resistance(BULK_CU_RESISTIVITY, wire_width,</span>
<a name="l02739"></a>02739 <span class="comment">//                wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);</span>
<a name="l02740"></a>02740 <span class="comment">//          ild_thickness = 0.3;</span>
<a name="l02741"></a>02741 <span class="comment">//          wire_c_per_micron[0][4] = wire_capacitance(wire_width, wire_thickness, wire_spacing,</span>
<a name="l02742"></a>02742 <span class="comment">//                ild_thickness, miller_value, horiz_dielectric_constant, vert_dielectric_constant,</span>
<a name="l02743"></a>02743 <span class="comment">//                fringe_cap);</span>
<a name="l02744"></a>02744 <span class="comment">//</span>
<a name="l02745"></a>02745 <span class="comment">//          wire_pitch[0][5] = 24 * g_ip.F_sz_um;//global</span>
<a name="l02746"></a>02746 <span class="comment">//          aspect_ratio = 3.0;</span>
<a name="l02747"></a>02747 <span class="comment">//          wire_width = wire_pitch[0][5] / 2;</span>
<a name="l02748"></a>02748 <span class="comment">//          wire_thickness = aspect_ratio * wire_width;</span>
<a name="l02749"></a>02749 <span class="comment">//          wire_spacing = wire_pitch[0][5] - wire_width;</span>
<a name="l02750"></a>02750 <span class="comment">//          wire_r_per_micron[0][5] = wire_resistance(BULK_CU_RESISTIVITY, wire_width,</span>
<a name="l02751"></a>02751 <span class="comment">//                wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);</span>
<a name="l02752"></a>02752 <span class="comment">//          ild_thickness = 0.3;</span>
<a name="l02753"></a>02753 <span class="comment">//          wire_c_per_micron[0][5] = wire_capacitance(wire_width, wire_thickness, wire_spacing,</span>
<a name="l02754"></a>02754 <span class="comment">//                ild_thickness, miller_value, horiz_dielectric_constant, vert_dielectric_constant,</span>
<a name="l02755"></a>02755 <span class="comment">//                fringe_cap);</span>
<a name="l02756"></a>02756 <span class="comment">//</span>
<a name="l02757"></a>02757 <span class="comment">//          wire_pitch[0][6] = 32 * g_ip.F_sz_um;//global</span>
<a name="l02758"></a>02758 <span class="comment">//          aspect_ratio = 3.0;</span>
<a name="l02759"></a>02759 <span class="comment">//          wire_width = wire_pitch[0][6] / 2;</span>
<a name="l02760"></a>02760 <span class="comment">//          wire_thickness = aspect_ratio * wire_width;</span>
<a name="l02761"></a>02761 <span class="comment">//          wire_spacing = wire_pitch[0][6] - wire_width;</span>
<a name="l02762"></a>02762 <span class="comment">//          wire_r_per_micron[0][6] = wire_resistance(BULK_CU_RESISTIVITY, wire_width,</span>
<a name="l02763"></a>02763 <span class="comment">//                wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);</span>
<a name="l02764"></a>02764 <span class="comment">//          ild_thickness = 0.3;</span>
<a name="l02765"></a>02765 <span class="comment">//          wire_c_per_micron[0][6] = wire_capacitance(wire_width, wire_thickness, wire_spacing,</span>
<a name="l02766"></a>02766 <span class="comment">//                ild_thickness, miller_value, horiz_dielectric_constant, vert_dielectric_constant,</span>
<a name="l02767"></a>02767 <span class="comment">//                fringe_cap);</span>
<a name="l02768"></a>02768           <span class="comment">//*************************</span>
<a name="l02769"></a>02769 
<a name="l02770"></a>02770           <span class="comment">//Conservative projections</span>
<a name="l02771"></a>02771           wire_pitch[1][0] = 2.5 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02772"></a>02772           aspect_ratio[1][0] = 2.0;
<a name="l02773"></a>02773           wire_width = wire_pitch[1][0] / 2;
<a name="l02774"></a>02774           wire_thickness = aspect_ratio[1][0] * wire_width;
<a name="l02775"></a>02775           wire_spacing = wire_pitch[1][0] - wire_width;
<a name="l02776"></a>02776           barrier_thickness = 0.002;
<a name="l02777"></a>02777           dishing_thickness = 0;
<a name="l02778"></a>02778           alpha_scatter = 1.05;
<a name="l02779"></a>02779           wire_r_per_micron[1][0] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02780"></a>02780             wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02781"></a>02781           ild_thickness[1][0] = 0.108;
<a name="l02782"></a>02782           miller_value[1][0] = 1.5;
<a name="l02783"></a>02783           horiz_dielectric_constant[1][0] = 1.998;
<a name="l02784"></a>02784           vert_dielectric_constant[1][0] = 3.9;
<a name="l02785"></a>02785           fringe_cap = 0.115e-15;
<a name="l02786"></a>02786           wire_c_per_micron[1][0] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02787"></a>02787             ild_thickness[1][0], miller_value[1][0], horiz_dielectric_constant[1][0], vert_dielectric_constant[1][0],
<a name="l02788"></a>02788             fringe_cap);
<a name="l02789"></a>02789 
<a name="l02790"></a>02790           wire_pitch[1][1] = 4 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02791"></a>02791           wire_width = wire_pitch[1][1] / 2;
<a name="l02792"></a>02792           aspect_ratio[1][1] = 2.0;
<a name="l02793"></a>02793           wire_thickness = aspect_ratio[1][1] * wire_width;
<a name="l02794"></a>02794           wire_spacing = wire_pitch[1][1] - wire_width;
<a name="l02795"></a>02795           wire_r_per_micron[1][1] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02796"></a>02796             wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02797"></a>02797           ild_thickness[1][1] = 0.108;
<a name="l02798"></a>02798           miller_value[1][1] = 1.5;
<a name="l02799"></a>02799           horiz_dielectric_constant[1][1] = 1.998;
<a name="l02800"></a>02800           vert_dielectric_constant[1][1] = 3.9;
<a name="l02801"></a>02801             wire_c_per_micron[1][1] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02802"></a>02802             ild_thickness[1][1], miller_value[1][1], horiz_dielectric_constant[1][1], vert_dielectric_constant[1][1],
<a name="l02803"></a>02803             fringe_cap);
<a name="l02804"></a>02804 
<a name="l02805"></a>02805             wire_pitch[1][2] = 8 * <a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#af87b2dbf0f18e228e0a54655f40dbe24">F_sz_um</a>;
<a name="l02806"></a>02806             aspect_ratio[1][2] = 2.2;
<a name="l02807"></a>02807             wire_width = wire_pitch[1][2] / 2;
<a name="l02808"></a>02808             wire_thickness = aspect_ratio[1][2] * wire_width;
<a name="l02809"></a>02809             wire_spacing = wire_pitch[1][2] - wire_width;
<a name="l02810"></a>02810             dishing_thickness = 0.1 *  wire_thickness;
<a name="l02811"></a>02811             wire_r_per_micron[1][2] = <a class="code" href="technology_8cc.html#a32b4f7599eefba949a0ffce615e88e10">wire_resistance</a>(<a class="code" href="const_8h.html#af73d37ccb2aa08475f44bf481c10f879">CU_RESISTIVITY</a>, wire_width,
<a name="l02812"></a>02812                     wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);
<a name="l02813"></a>02813             ild_thickness[1][2] = 0.198;
<a name="l02814"></a>02814             miller_value[1][2] = 1.5;
<a name="l02815"></a>02815             horiz_dielectric_constant[1][2] = 1.998;
<a name="l02816"></a>02816             vert_dielectric_constant[1][2] = 3.9;
<a name="l02817"></a>02817             wire_c_per_micron[1][2] = <a class="code" href="technology_8cc.html#ab0915b265f95909ff85d856b0b0e4037">wire_capacitance</a>(wire_width, wire_thickness, wire_spacing,
<a name="l02818"></a>02818                     ild_thickness[1][2], miller_value[1][2], horiz_dielectric_constant[1][2], vert_dielectric_constant[1][2],
<a name="l02819"></a>02819                     fringe_cap);
<a name="l02820"></a>02820             <span class="comment">//Nominal projections for commodity DRAM wordline/bitline</span>
<a name="l02821"></a>02821             wire_pitch[1][3] = 2 * 0.016;<span class="comment">//micron</span>
<a name="l02822"></a>02822             wire_c_per_micron[1][3] = 31e-15 / (256 * 2 * 0.016);<span class="comment">//F/micron</span>
<a name="l02823"></a>02823             wire_r_per_micron[1][3] = 12 / 0.016;<span class="comment">//ohm/micron</span>
<a name="l02824"></a>02824 
<a name="l02825"></a>02825             <span class="comment">//******************</span>
<a name="l02826"></a>02826 <span class="comment">//            wire_pitch[1][4] = 16 * g_ip.F_sz_um;</span>
<a name="l02827"></a>02827 <span class="comment">//            aspect_ratio = 2.2;</span>
<a name="l02828"></a>02828 <span class="comment">//            wire_width = wire_pitch[1][4] / 2;</span>
<a name="l02829"></a>02829 <span class="comment">//            wire_thickness = aspect_ratio * wire_width;</span>
<a name="l02830"></a>02830 <span class="comment">//            wire_spacing = wire_pitch[1][4] - wire_width;</span>
<a name="l02831"></a>02831 <span class="comment">//            dishing_thickness = 0.1 *  wire_thickness;</span>
<a name="l02832"></a>02832 <span class="comment">//            wire_r_per_micron[1][4] = wire_resistance(CU_RESISTIVITY, wire_width,</span>
<a name="l02833"></a>02833 <span class="comment">//                  wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);</span>
<a name="l02834"></a>02834 <span class="comment">//            ild_thickness = 0.275;</span>
<a name="l02835"></a>02835 <span class="comment">//            wire_c_per_micron[1][4] = wire_capacitance(wire_width, wire_thickness, wire_spacing,</span>
<a name="l02836"></a>02836 <span class="comment">//                  ild_thickness, miller_value, horiz_dielectric_constant, vert_dielectric_constant,</span>
<a name="l02837"></a>02837 <span class="comment">//                  fringe_cap);</span>
<a name="l02838"></a>02838 <span class="comment">//</span>
<a name="l02839"></a>02839 <span class="comment">//            wire_pitch[1][5] = 24 * g_ip.F_sz_um;</span>
<a name="l02840"></a>02840 <span class="comment">//            aspect_ratio = 2.2;</span>
<a name="l02841"></a>02841 <span class="comment">//            wire_width = wire_pitch[1][5] / 2;</span>
<a name="l02842"></a>02842 <span class="comment">//            wire_thickness = aspect_ratio * wire_width;</span>
<a name="l02843"></a>02843 <span class="comment">//            wire_spacing = wire_pitch[1][5] - wire_width;</span>
<a name="l02844"></a>02844 <span class="comment">//            dishing_thickness = 0.1 *  wire_thickness;</span>
<a name="l02845"></a>02845 <span class="comment">//            wire_r_per_micron[1][5] = wire_resistance(CU_RESISTIVITY, wire_width,</span>
<a name="l02846"></a>02846 <span class="comment">//                  wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);</span>
<a name="l02847"></a>02847 <span class="comment">//            ild_thickness = 0.275;</span>
<a name="l02848"></a>02848 <span class="comment">//            wire_c_per_micron[1][5] = wire_capacitance(wire_width, wire_thickness, wire_spacing,</span>
<a name="l02849"></a>02849 <span class="comment">//                  ild_thickness, miller_value, horiz_dielectric_constant, vert_dielectric_constant,</span>
<a name="l02850"></a>02850 <span class="comment">//                  fringe_cap);</span>
<a name="l02851"></a>02851 <span class="comment">//</span>
<a name="l02852"></a>02852 <span class="comment">//            wire_pitch[1][6] = 32 * g_ip.F_sz_um;</span>
<a name="l02853"></a>02853 <span class="comment">//            aspect_ratio = 2.2;</span>
<a name="l02854"></a>02854 <span class="comment">//            wire_width = wire_pitch[1][6] / 2;</span>
<a name="l02855"></a>02855 <span class="comment">//            wire_thickness = aspect_ratio * wire_width;</span>
<a name="l02856"></a>02856 <span class="comment">//            wire_spacing = wire_pitch[1][6] - wire_width;</span>
<a name="l02857"></a>02857 <span class="comment">//            dishing_thickness = 0.1 *  wire_thickness;</span>
<a name="l02858"></a>02858 <span class="comment">//            wire_r_per_micron[1][6] = wire_resistance(CU_RESISTIVITY, wire_width,</span>
<a name="l02859"></a>02859 <span class="comment">//                  wire_thickness, barrier_thickness, dishing_thickness, alpha_scatter);</span>
<a name="l02860"></a>02860 <span class="comment">//            ild_thickness = 0.275;</span>
<a name="l02861"></a>02861 <span class="comment">//            wire_c_per_micron[1][6] = wire_capacitance(wire_width, wire_thickness, wire_spacing,</span>
<a name="l02862"></a>02862 <span class="comment">//                  ild_thickness, miller_value, horiz_dielectric_constant, vert_dielectric_constant,</span>
<a name="l02863"></a>02863 <span class="comment">//                  fringe_cap);</span>
<a name="l02864"></a>02864         }
<a name="l02865"></a>02865     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a010f3b760c4208a344887f5b4ff09c0a">wire_local</a>.pitch    += curr_alpha * wire_pitch[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][(ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)?3:0];
<a name="l02866"></a>02866     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a010f3b760c4208a344887f5b4ff09c0a">wire_local</a>.R_per_um += curr_alpha * wire_r_per_micron[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][(ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)?3:0];
<a name="l02867"></a>02867     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a010f3b760c4208a344887f5b4ff09c0a">wire_local</a>.C_per_um += curr_alpha * wire_c_per_micron[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][(ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)?3:0];
<a name="l02868"></a>02868     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a010f3b760c4208a344887f5b4ff09c0a">wire_local</a>.aspect_ratio  += curr_alpha * aspect_ratio[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][(ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)?3:0];
<a name="l02869"></a>02869     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a010f3b760c4208a344887f5b4ff09c0a">wire_local</a>.ild_thickness += curr_alpha * ild_thickness[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][(ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)?3:0];
<a name="l02870"></a>02870     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a010f3b760c4208a344887f5b4ff09c0a">wire_local</a>.miller_value   += curr_alpha * miller_value[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][(ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)?3:0];
<a name="l02871"></a>02871     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a010f3b760c4208a344887f5b4ff09c0a">wire_local</a>.horiz_dielectric_constant += curr_alpha* horiz_dielectric_constant[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][(ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)?3:0];
<a name="l02872"></a>02872     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a010f3b760c4208a344887f5b4ff09c0a">wire_local</a>.vert_dielectric_constant  += curr_alpha* vert_dielectric_constant [<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][(ram_cell_tech_type == <a class="code" href="const_8h.html#adf71f55b89284ecf859d33ec9235d9caad22fffb48d55975e77db16349cc6f7df">comm_dram</a>)?3:0];
<a name="l02873"></a>02873 
<a name="l02874"></a>02874     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a01aebad30aec47d9d6f24e0b69f7de71">wire_inside_mat</a>.pitch     += curr_alpha * wire_pitch[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a6ee0aebf500a2e45a64d714885757ee9">wire_is_mat_type</a>];
<a name="l02875"></a>02875     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a01aebad30aec47d9d6f24e0b69f7de71">wire_inside_mat</a>.R_per_um  += curr_alpha* wire_r_per_micron[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a6ee0aebf500a2e45a64d714885757ee9">wire_is_mat_type</a>];
<a name="l02876"></a>02876     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a01aebad30aec47d9d6f24e0b69f7de71">wire_inside_mat</a>.C_per_um  += curr_alpha* wire_c_per_micron[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a6ee0aebf500a2e45a64d714885757ee9">wire_is_mat_type</a>];
<a name="l02877"></a>02877     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a01aebad30aec47d9d6f24e0b69f7de71">wire_inside_mat</a>.aspect_ratio  += curr_alpha * aspect_ratio[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a6ee0aebf500a2e45a64d714885757ee9">wire_is_mat_type</a>];
<a name="l02878"></a>02878     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a01aebad30aec47d9d6f24e0b69f7de71">wire_inside_mat</a>.ild_thickness += curr_alpha * ild_thickness[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a6ee0aebf500a2e45a64d714885757ee9">wire_is_mat_type</a>];
<a name="l02879"></a>02879     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a01aebad30aec47d9d6f24e0b69f7de71">wire_inside_mat</a>.miller_value   += curr_alpha * miller_value[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a6ee0aebf500a2e45a64d714885757ee9">wire_is_mat_type</a>];
<a name="l02880"></a>02880     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a01aebad30aec47d9d6f24e0b69f7de71">wire_inside_mat</a>.horiz_dielectric_constant += curr_alpha* horiz_dielectric_constant[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a6ee0aebf500a2e45a64d714885757ee9">wire_is_mat_type</a>];
<a name="l02881"></a>02881     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a01aebad30aec47d9d6f24e0b69f7de71">wire_inside_mat</a>.vert_dielectric_constant  += curr_alpha* vert_dielectric_constant [<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a6ee0aebf500a2e45a64d714885757ee9">wire_is_mat_type</a>];
<a name="l02882"></a>02882 
<a name="l02883"></a>02883     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a67b3264e75b1550ca41ef6695df2f900">wire_outside_mat</a>.pitch    += curr_alpha * wire_pitch[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a0ee946c395e870801a3972b67aedca80">wire_os_mat_type</a>];
<a name="l02884"></a>02884     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a67b3264e75b1550ca41ef6695df2f900">wire_outside_mat</a>.R_per_um += curr_alpha*wire_r_per_micron[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a0ee946c395e870801a3972b67aedca80">wire_os_mat_type</a>];
<a name="l02885"></a>02885     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a67b3264e75b1550ca41ef6695df2f900">wire_outside_mat</a>.C_per_um += curr_alpha*wire_c_per_micron[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a0ee946c395e870801a3972b67aedca80">wire_os_mat_type</a>];
<a name="l02886"></a>02886     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a67b3264e75b1550ca41ef6695df2f900">wire_outside_mat</a>.aspect_ratio  += curr_alpha * aspect_ratio[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a0ee946c395e870801a3972b67aedca80">wire_os_mat_type</a>];
<a name="l02887"></a>02887     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a67b3264e75b1550ca41ef6695df2f900">wire_outside_mat</a>.ild_thickness += curr_alpha * ild_thickness[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a0ee946c395e870801a3972b67aedca80">wire_os_mat_type</a>];
<a name="l02888"></a>02888     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a67b3264e75b1550ca41ef6695df2f900">wire_outside_mat</a>.miller_value   += curr_alpha * miller_value[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a0ee946c395e870801a3972b67aedca80">wire_os_mat_type</a>];
<a name="l02889"></a>02889     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a67b3264e75b1550ca41ef6695df2f900">wire_outside_mat</a>.horiz_dielectric_constant += curr_alpha* horiz_dielectric_constant[<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a0ee946c395e870801a3972b67aedca80">wire_os_mat_type</a>];
<a name="l02890"></a>02890     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a67b3264e75b1550ca41ef6695df2f900">wire_outside_mat</a>.vert_dielectric_constant  += curr_alpha* vert_dielectric_constant [<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a01a3a25292e1da3ff187fc6c3f39415f">ic_proj_type</a>][<a class="code" href="parameter_8cc.html#a38c4d3d6fc09617ac7e49c136406a7a6">g_ip</a>-&gt;<a class="code" href="classInputParameter.html#a0ee946c395e870801a3972b67aedca80">wire_os_mat_type</a>];
<a name="l02891"></a>02891 
<a name="l02892"></a>02892     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#aa395159f891225fd1e64f12ab9b1a83f">unit_len_wire_del</a> = <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a01aebad30aec47d9d6f24e0b69f7de71">wire_inside_mat</a>.R_per_um * <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a01aebad30aec47d9d6f24e0b69f7de71">wire_inside_mat</a>.C_per_um / 2;
<a name="l02893"></a>02893 
<a name="l02894"></a>02894     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a3496a0c15e4ef7b3719495a023e6ab5e">sense_delay</a>               += curr_alpha *SENSE_AMP_D;
<a name="l02895"></a>02895     <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a2551fd18261da9649bb66be27f0a3ecb">sense_dy_power</a>            += curr_alpha *SENSE_AMP_P;
<a name="l02896"></a>02896 <span class="comment">//    g_tp.horiz_dielectric_constant += horiz_dielectric_constant;</span>
<a name="l02897"></a>02897 <span class="comment">//    g_tp.vert_dielectric_constant  += vert_dielectric_constant;</span>
<a name="l02898"></a>02898 <span class="comment">//    g_tp.aspect_ratio              += aspect_ratio;</span>
<a name="l02899"></a>02899 <span class="comment">//    g_tp.miller_value              += miller_value;</span>
<a name="l02900"></a>02900 <span class="comment">//    g_tp.ild_thickness             += ild_thickness;</span>
<a name="l02901"></a>02901 
<a name="l02902"></a>02902   }
<a name="l02903"></a>02903   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ae36df2389d2c173de2c607aa5da60afc">fringe_cap</a> = fringe_cap;
<a name="l02904"></a>02904 
<a name="l02905"></a>02905   <span class="keywordtype">double</span> rd = <a class="code" href="basic__circuit_8cc.html#abb76177a50f13633ac95be9d451369d7">tr_R_on</a>(<a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a42d457082a8ba810ad02a7bb310a50af">min_w_nmos_</a>, NCH, 1);
<a name="l02906"></a>02906   <span class="keywordtype">double</span> p_to_n_sizing_r = <a class="code" href="basic__circuit_8cc.html#a01068a141f18712986d216f729f62f88">pmos_to_nmos_sz_ratio</a>();
<a name="l02907"></a>02907   <span class="keywordtype">double</span> c_load = <a class="code" href="basic__circuit_8cc.html#a97cac6926a676557b361e9dbd63c369f">gate_C</a>(<a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a42d457082a8ba810ad02a7bb310a50af">min_w_nmos_</a> * (1 + p_to_n_sizing_r), 0.0);
<a name="l02908"></a>02908   <span class="keywordtype">double</span> tf = rd * c_load;
<a name="l02909"></a>02909   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#ad6a8b26518ec7d9a164f714e0e7cf1aa">kinv</a> = <a class="code" href="basic__circuit_8cc.html#ab80cc6a2dad719bb3926cf8a562ca747">horowitz</a>(0, tf, 0.5, 0.5, RISE);
<a name="l02910"></a>02910   <span class="keywordtype">double</span> KLOAD = 1;
<a name="l02911"></a>02911   c_load = KLOAD * (<a class="code" href="basic__circuit_8cc.html#ab621f3140919a99e539f1ce684ddeb6b">drain_C_</a>(<a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a42d457082a8ba810ad02a7bb310a50af">min_w_nmos_</a>, NCH, 1, 1, <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a037b35ba8545df452f1a4120cddb0fbf">cell_h_def</a>) +
<a name="l02912"></a>02912                     <a class="code" href="basic__circuit_8cc.html#ab621f3140919a99e539f1ce684ddeb6b">drain_C_</a>(<a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a42d457082a8ba810ad02a7bb310a50af">min_w_nmos_</a> * p_to_n_sizing_r, PCH, 1, 1, <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a037b35ba8545df452f1a4120cddb0fbf">cell_h_def</a>) +
<a name="l02913"></a>02913                     <a class="code" href="basic__circuit_8cc.html#a97cac6926a676557b361e9dbd63c369f">gate_C</a>(<a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#a42d457082a8ba810ad02a7bb310a50af">min_w_nmos_</a> * 4 * (1 + p_to_n_sizing_r), 0.0));
<a name="l02914"></a>02914   tf = rd * c_load;
<a name="l02915"></a>02915   <a class="code" href="parameter_8cc.html#a68cc17910d7f6b81503127badecd0133">g_tp</a>.<a class="code" href="classTechnologyParameter.html#abb0af0d1679d88f68d8cadc510c38700">FO4</a> = <a class="code" href="basic__circuit_8cc.html#ab80cc6a2dad719bb3926cf8a562ca747">horowitz</a>(0, tf, 0.5, 0.5, RISE);
<a name="l02916"></a>02916 }
<a name="l02917"></a>02917 
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"/><address style="text-align: right;"><small>Generated on 13 May 2014 for GPGPU-Sim by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
