# ğŸ” Intrusion Detection System on FPGA using Neural Networks

This project presents a hardware-efficient **Intrusion Detection System (IDS)** implemented on an **FPGA** using a fully connected neural network (FCNN) trained on preprocessed network traffic features. The model is quantized to **fixed-point int32** and deployed using **Vivado HLS**, making it suitable for **real-time, resource-constrained environments** such as edge devices.

---

## ğŸ›¡ï¸ What is an Intrusion Detection System (IDS)?

An **IDS** is a cybersecurity mechanism that monitors and analyzes network traffic to detect suspicious activities or policy violations. Its primary goal is to identify signs of:

- ğŸš« Unauthorized access  
- ğŸ› Cyberattacks  
- ğŸ“‰ Abnormal network behavior  

This project uses machine learning to automatically detect and classify these threats.

---

## ğŸ§  Neural Network Overview

- **Input Features**: 46 numerical features extracted from network packets (e.g., bytes sent, protocol type).
- **Output**: One of **35 classes**, including:
  - âœ… Normal traffic
  - ğŸ’¥ DoS (Denial of Service)
  - ğŸ•µï¸ Probe (Scanning)
  - ğŸ“© R2L (Remote-to-Local)
  - ğŸ§‘â€ğŸ’» U2R (User-to-Root)
  - ğŸ”» Specific attacks like smurf, teardrop, neptune, etc.

---

## ğŸ“Š Workflow

### 1ï¸âƒ£ Model Training

#### ğŸ“Œ Feature Preparation
- Normalized 46 features to the range [-1, 1].
- Encoded labels into integers representing different traffic types.

#### âœ‚ï¸ Dataset Splitting
- Training set for learning parameters.
- Validation set for measuring performance.

#### ğŸ§± Network Architecture

| Layer           | Neurons | Activation |
|-----------------|---------|------------|
| Input           | 46      | â€”          |
| Hidden Layer 1  | 128     | ReLU       |
| Hidden Layer 2  | 64      | ReLU       |
| Hidden Layer 3  | 32      | ReLU       |
| Output          | 35      | Argmax     |

---

### 2ï¸âƒ£ Quantization

To make the model hardware-efficient:

- Trained model weights and biases in `float32` were **quantized to int32** using a scale factor (e.g., `1e6`).
- Used **bit shifts** (e.g., `>> 20`) to simulate rescaling during inference.
- Exported as C header files (`W1.h`, `b1.h`, etc.)

---

### 3ï¸âƒ£ Vivado HLS Implementation

#### ğŸ§¾ C++ Implementation
- Implemented each layer as a function using `int32_t` and `int64_t` (for accumulation).
- ReLU and argmax functions included.
- Used HLS pragmas:
  - `#pragma HLS PIPELINE`
  - `#pragma HLS UNROLL`
  - `#pragma HLS ARRAY_PARTITION`

#### ğŸ§ª C Simulation (csim)
- Verified model output using fixed-point test samples (`test_sample.h`).

#### ğŸ”„ RTL Synthesis (csynth)
- Converted C++ to synthesizable Verilog/VHDL.
- Analyzed area, latency, and performance.

#### ğŸ”Œ AXI Interface
- Configured `AXI4-Stream` interfaces for:
  - Input: `X[46]`
  - Output: `predicted_class`

#### ğŸ“¦ IP Export
- Exported as a Vivado IP block for integration with:
  - Zynq Processing System
  - AXI Interconnect
 

---

## âœ… Outcome

A real-time, FPGA-deployable neural network for intrusion detection using fixed-point arithmetic, optimized for edge hardware using Vivado HLS.

---

