$date
	Tue Dec 16 23:20:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 1 ! zero_flag $end
$var wire 1 " sign_flag $end
$var wire 8 # res [7:0] $end
$var wire 1 $ overflow_flag $end
$var wire 1 % carry_flag $end
$var reg 8 & a [7:0] $end
$var reg 8 ' b [7:0] $end
$var reg 3 ( opcode [2:0] $end
$scope module dut $end
$var wire 8 ) a [7:0] $end
$var wire 8 * b [7:0] $end
$var wire 3 + opcode [2:0] $end
$var parameter 32 , WIDTH $end
$var reg 1 % carry_flag $end
$var reg 1 $ overflow_flag $end
$var reg 8 - res [7:0] $end
$var reg 1 " sign_flag $end
$var reg 1 ! zero_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 ,
$end
#0
$dumpvars
b10000 -
b0 +
b1 *
b1111 )
b0 (
b1 '
b1111 &
0%
0$
b10000 #
0"
0!
$end
#10000
1"
1$
b10000000 #
b10000000 -
b1111111 &
b1111111 )
#20000
0"
1!
1%
b0 #
b0 -
0$
b11111111 &
b11111111 )
#30000
1"
b10001000 #
b10001000 -
0!
0%
b10101010 '
b10101010 *
b11001100 &
b11001100 )
b1 (
b1 +
#40000
b11110000 #
b11110000 -
b0 '
b0 *
b1111 &
b1111 )
b10 (
b10 +
#50000
