A51 MACRO ASSEMBLER  OPTIONS_SN8F5703                                                     05/24/2022 18:18:57 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
OBJECT MODULE PLACED IN .\Objects\OPTIONS_SN8F5703.obj
ASSEMBLER INVOKED BY: D:\Keil_v5\C51\BIN\A51.EXE Core\OPTIONS_SN8F5703.A51 SET(SMALL) DEBUG PRINT(.\Listings\OPTIONS_SN8
                      F5703.lst) OBJECT(.\Objects\OPTIONS_SN8F5703.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     $nomod51 
                       2     ;------------------------------------------------------------------------------
                       3     ;
                       4     ;  Copyright (c) 2015 SONiX Technology Co., Ltd.
                       5     ;  Version 2.0 - SN8F5703, SN8F57031, SN8F57032
                       6     ;  Version 2.1 - Add code option address for MP5
                       7     ;  Version 2.2 - Remove LVD option
                       8     ;  Version 2.3 - Repair an error, omission, etc.
                       9     ;  *** <<< Use Configuration Wizard in Context Menu >>> ***
                      10     ;------------------------------------------------------------------------------
                      11     ;
                      12     ;  This preference, such as watchdog, external reset pin, and clock source, is preloaded 
                      13     ;  during the microcontroller's power-on. It is strongly recommanded to use configuration 
                      14     ;  wizard to set these parameters up appropriately.
                      15     ;
                      16     ;------------------------------------------------------------------------------
  2000                17     ROM_SIZE                EQU             0x2000
                      18     ;
                      19     ;   <o> Program Memory Security <0x01=> Disable <0x00=> Enable
  0001                20         SECURITY_SET    EQU     0x01                ;       {0x1FFF}
                      21     ;   <i> The debug interface cannot read program memory if this security option is enable.
                      22     ;   <i> Erase Full Chip can be proformmed to erase original code/data and unlock security.
                      23     ;
                      24     ;   <o.1..3> CPU Clock Source <0x07=> IHRC 32 MHz <0x03=> IHRC 32 MHz with RTC <0x01=> X'ta
                             l 12 MHz <0x00=> X'tal 4 MHz <0x02=> External Clock
  000E                25         CLOCKSRC_SET    EQU     0x0E                ;       {0x1FFF}
                      26     ;   <i> IHRC 32 MHz: on-chip internal clock with or without Timer 0 real time clock.
                      27     ;   <i> X'tal 12 MHz: off-chip crystal between 4 MHz and 16 MHz.
                      28     ;   <i> X'tal 4 MHz: off-chip crystal between 1 MHz and 4 MHz.
                      29     ;   <i> External Clock: external clock input from XIN pin.
                      30     ;
                      31     ;   <o> Noise Filter <0x01=> Disable <0x00=> Enable
  0001                32         NOISEFILT_SET   EQU     0x01                ;       {0x1FFC}
                      33     ;
                      34     ;   <h> Reset Sources
                      35     ;       <o.4..5> External Reset / GPIO Shared Pin <0x00=> Reset with De-bounce <0x02=> Rese
                             t without De-bounce <0x03=> GPIO
  0030                36             RESETPIN_SET    EQU     0x30    ;       {0x1FFC}
                      37     ;       <i> Reset with De-bounce: Triggers reset if this pin is pulled low over 4 ms.
                      38     ;       <i> Reset without De-bounce: Triggers reset immediately if this pin is pulled low.
                      39     ;       <i> GPIO: The shared pin is reserved for general purpose input/output.
                      40     ;       <i> The de-bounce period is based on Internal Low R-C Clock which has a gentle inac
                             curacy.
                      41     ;
                      42     ;       <o.4..7> Watchdog Reset <0x00=> Always <0x05=> Enable <0x0A=> Disable
  00A0                43             WATCHDOG_SET    EQU     0xA0    ;       {0x1FFF}
                      44     ;       <i> Always: Trun on watchdog function including Normal, IDLE, and SLEEP mode.
                      45     ;       <i> Enable: Turn on watchdog function only in Normal mode.
                      46     ;       <i> Disable: Turn off watchdog function.
                      47     ;
                      48     ;       <o.6..7> Watchdog Overflow Period <0x00=> 64 ms <0x01=> 128 ms <0x02=> 256 ms <0x03
                             => 512 ms
  00C0                49             WATCHCLK_SET    EQU     0xC0    ;       {0x1FFC}
                      50     ;       <i> The watchdog overflow period is based on Internal Low R-C Clock which has a gen
                             tle inaccuracy.
                      51     ;   </h>
                      52     
A51 MACRO ASSEMBLER  OPTIONS_SN8F5703                                                     05/24/2022 18:18:57 PAGE     2

                      53     
----                  54         CSEG    AT      0x1FF6
1FF6 FF               55         DB      0xFF
1FF7 FF               56         DB      0xFF
1FF8 FF               57         DB      0xFF
1FF9 FF               58         DB      0xFF
1FFA FF               59         DB      0xFF
1FFB FF               60         DB      0xFF
1FFC F7               61         DB      WATCHCLK_SET + RESETPIN_SET + 0x06 + NOISEFILT_SET
1FFD 5A               62         DB      0x5A
1FFE A5               63         DB      0xA5
1FFF AF               64         DB      WATCHDOG_SET + CLOCKSRC_SET + SECURITY_SET
                      65         END
A51 MACRO ASSEMBLER  OPTIONS_SN8F5703                                                     05/24/2022 18:18:57 PAGE     3

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

CLOCKSRC_SET . . .  N NUMB   000EH   A   
NOISEFILT_SET. . .  N NUMB   0001H   A   
RESETPIN_SET . . .  N NUMB   0030H   A   
ROM_SIZE . . . . .  N NUMB   2000H   A   
SECURITY_SET . . .  N NUMB   0001H   A   
WATCHCLK_SET . . .  N NUMB   00C0H   A   
WATCHDOG_SET . . .  N NUMB   00A0H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
