[05/03 14:46:26      0s] 
[05/03 14:46:26      0s] Cadence Innovus(TM) Implementation System.
[05/03 14:46:26      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/03 14:46:26      0s] 
[05/03 14:46:26      0s] Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
[05/03 14:46:26      0s] Options:	-stylus 
[05/03 14:46:26      0s] Date:		Sat May  3 14:46:26 2025
[05/03 14:46:26      0s] Host:		engnx04a.utdallas.edu (x86_64 w/Linux 4.18.0-553.46.1.el8_10.x86_64) (8cores*32cpus*AMD EPYC 7F32 8-Core Processor 512KB)
[05/03 14:46:26      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[05/03 14:46:26      0s] 
[05/03 14:46:26      0s] License:
[05/03 14:46:26      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[05/03 14:46:26      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[05/03 14:46:31      4s] 
[05/03 14:46:31      4s] 
[05/03 14:46:38      8s] @(#)CDS: Innovus v19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/03 14:46:38      8s] @(#)CDS: NanoRoute 19.11-s128_1 NR190815-2055/19_11-UB (database version 18.20, 469.7.1) {superthreading v1.51}
[05/03 14:46:38      8s] @(#)CDS: AAE 19.11-s034 (64bit) 08/20/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/03 14:46:38      8s] @(#)CDS: CTE 19.11-s040_1 () Aug  1 2019 08:53:57 ( )
[05/03 14:46:38      8s] @(#)CDS: SYNTECH 19.11-e010_1 () Jul 15 2019 20:31:02 ( )
[05/03 14:46:38      8s] @(#)CDS: CPE v19.11-s006
[05/03 14:46:38      8s] @(#)CDS: IQuantus/TQuantus 19.1.2-s245 (64bit) Thu Aug 1 10:22:01 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/03 14:46:38      8s] @(#)CDS: OA 22.60-p020 Mon May 13 19:21:36 2019
[05/03 14:46:38      8s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[05/03 14:46:38      8s] @(#)CDS: RCDB 11.14.18
[05/03 14:46:38      8s] @(#)CDS: STYLUS 19.10-s008_1 (06/27/2019 02:55 PDT)
[05/03 14:46:38      8s] Create and set the environment variable TMPDIR to /usr/tmp/innovus_temp_951737_engnx04a.utdallas.edu_oma190007_I2FPds.

[05/03 14:46:38      8s] Create and set the environment variable TMPDIR to /usr/tmp/innovus_temp_951737_engnx04a.utdallas.edu_oma190007_I2FPds.
[05/03 14:46:38      8s] 
[05/03 14:46:38      8s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[05/03 14:46:39      9s] 
[05/03 14:46:39      9s] **INFO:  MMMC transition support version v31-84 
[05/03 14:46:39      9s] 
[05/03 14:46:40      9s] @innovus 1> ls
[05/03 14:46:57     10s] @innovus 2> source par.tcl
#@ Begin verbose source par.tcl (pre)
[05/03 14:47:02     11s] @file 1: #Start up Innovus with "innovus -stylus"
[05/03 14:47:02     11s] @file 2: # 1. Set root attributes
[05/03 14:47:02     11s] @file 3: set_db design_process_node 7
[05/03 14:47:02     11s] ##  Process: 7             (User Set)               
[05/03 14:47:02     11s] ##     Node: (not set)                           
[05/03 14:47:02     11s] 
[05/03 14:47:02     11s] ##  Check design process and node:  
[05/03 14:47:02     11s] ##  Design tech node is not set.
[05/03 14:47:02     11s] 
[05/03 14:47:02     11s] Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/03 14:47:02     11s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/03 14:47:02     11s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[05/03 14:47:02     11s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[05/03 14:47:02     11s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/03 14:47:02     11s] @file 4: #set_multi_cpu_usage -local_cpu 8
[05/03 14:47:02     11s] @file 5: set_db timing_analysis_cppr both
[05/03 14:47:02     11s] @file 6: set_db timing_analysis_type ocv
[05/03 14:47:02     11s] @file 7: set_library_unit -time 1ps
[05/03 14:47:02     11s] @file 8:
[05/03 14:47:02     11s] @file 9: # 2. Read libraries and SRAM macros
[05/03 14:47:02     11s] @file 10: read_physical -lef { \
[05/03 14:47:02     11s] /proj/cad/library/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef \
[05/03 14:47:02     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef \
[05/03 14:47:02     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef \
[05/03 14:47:02     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef \
[05/03 14:47:02     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef \
[05/03 14:47:02     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW128x12_x4.lef \
[05/03 14:47:02     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW256x8_x4.lef \
[05/03 14:47:02     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM2RW16x8_x4.lef }
[05/03 14:47:02     11s] 
[05/03 14:47:02     11s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef ...
[05/03 14:47:02     11s] 
[05/03 14:47:02     11s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef ...
[05/03 14:47:02     11s] Set DBUPerIGU to M1 pitch 576.
[05/03 14:47:02     11s] 
[05/03 14:47:02     11s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef ...
[05/03 14:47:03     11s] 
[05/03 14:47:03     11s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef ...
[05/03 14:47:03     11s] 
[05/03 14:47:03     11s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef ...
[05/03 14:47:03     11s] 
[05/03 14:47:03     11s] Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW128x12_x4.lef ...
[05/03 14:47:03     11s] 
[05/03 14:47:03     11s] Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW256x8_x4.lef ...
[05/03 14:47:03     11s] 
[05/03 14:47:03     11s] Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM2RW16x8_x4.lef ...
[05/03 14:47:03     11s] 
[05/03 14:47:03     11s] viaInitial starts at Sat May  3 14:47:03 2025
[05/03 14:47:03     11s] viaInitial ends at Sat May  3 14:47:03 2025
[05/03 14:47:03     11s] 
[05/03 14:47:03     11s] ##  Check design process and node:  
[05/03 14:47:03     11s] ##  Design tech node is not set.
[05/03 14:47:03     11s] 
[05/03 14:47:03     11s] @file 19:
[05/03 14:47:03     11s] @file 20: # 3. Define corners
[05/03 14:47:03     11s] @file 21: read_mmmc mmmc.tcl
[05/03 14:47:03     11s] #@ Begin verbose source mmmc.tcl (pre)
[05/03 14:47:03     11s] @file 1: create_constraint_mode -name my_constraint_mode -sdc_files [list ../Syn/clock_constraints_fragment.sdc ../Syn/pin_constraints_fragment.sdc ../Syn/MSDAP_mapped.sdc]
[05/03 14:47:03     11s] @file 2:
[05/03 14:47:03     11s] @file 3: create_library_set -name PVT_0P63V_100C.setup_set -timing [list \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib \
[05/03 14:47:03     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib \
[05/03 14:47:03     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib \
[05/03 14:47:03     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib]
[05/03 14:47:03     11s] @file 27:
[05/03 14:47:03     11s] @file 28: create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]
[05/03 14:47:03     11s] @file 29: create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 14:47:03     11s] @file 30: create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
[05/03 14:47:03     11s] @file 31: create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
[05/03 14:47:03     11s] @file 32:
[05/03 14:47:03     11s] @file 33: create_library_set -name PVT_0P77V_0C.hold_set -timing [list \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib \
[05/03 14:47:03     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib \
[05/03 14:47:03     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib \
[05/03 14:47:03     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib]
[05/03 14:47:03     11s] @file 57:
[05/03 14:47:03     11s] @file 58: create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]
[05/03 14:47:03     11s] @file 59: create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 14:47:03     11s] @file 60: create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
[05/03 14:47:03     11s] @file 61: create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
[05/03 14:47:03     11s] @file 62: set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view  }
[05/03 14:47:03     11s] #@ End verbose source mmmc.tcl
[05/03 14:47:03     11s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib' ...
[05/03 14:47:03     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 11365)
[05/03 14:47:03     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 14263)
[05/03 14:47:03     11s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020' 
[05/03 14:47:03     11s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib' ...
[05/03 14:47:03     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 11365)
[05/03 14:47:03     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 14263)
[05/03 14:47:03     11s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020' 
[05/03 14:47:03     11s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib' ...
[05/03 14:47:03     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib, Line 11365)
[05/03 14:47:03     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib, Line 14263)
[05/03 14:47:03     11s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020' 
[05/03 14:47:03     11s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib' ...
[05/03 14:47:03     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib, Line 11365)
[05/03 14:47:03     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib, Line 14263)
[05/03 14:47:03     11s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020' 
[05/03 14:47:03     11s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib' ...
[05/03 14:47:04     12s] Read 42 cells in library 'asap7sc7p5t_AO_RVT_SS_nldm_201020' 
[05/03 14:47:04     12s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib' ...
[05/03 14:47:05     13s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_SS_nldm_201020' 
[05/03 14:47:05     13s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib' ...
[05/03 14:47:05     14s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_SS_nldm_201020' 
[05/03 14:47:05     14s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib' ...
[05/03 14:47:06     14s] Read 42 cells in library 'asap7sc7p5t_AO_SRAM_SS_nldm_201020' 
[05/03 14:47:06     14s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib' ...
[05/03 14:47:07     15s] Read 34 cells in library 'asap7sc7p5t_OA_RVT_SS_nldm_201020' 
[05/03 14:47:07     15s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib' ...
[05/03 14:47:08     16s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_SS_nldm_201020' 
[05/03 14:47:08     16s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib' ...
[05/03 14:47:08     17s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_SS_nldm_201020' 
[05/03 14:47:08     17s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib' ...
[05/03 14:47:09     17s] Read 34 cells in library 'asap7sc7p5t_OA_SRAM_SS_nldm_201020' 
[05/03 14:47:09     17s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib' ...
[05/03 14:47:09     17s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
[05/03 14:47:09     17s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
[05/03 14:47:09     17s] Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_SS_nldm_201020' 
[05/03 14:47:09     17s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib' ...
[05/03 14:47:09     17s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
[05/03 14:47:09     17s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
[05/03 14:47:09     17s] Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_SS_nldm_201020' 
[05/03 14:47:09     17s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib' ...
[05/03 14:47:09     17s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
[05/03 14:47:09     17s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
[05/03 14:47:09     18s] Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_SS_nldm_201020' 
[05/03 14:47:09     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib' ...
[05/03 14:47:09     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
[05/03 14:47:09     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
[05/03 14:47:09     18s] Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_SS_nldm_201020' 
[05/03 14:47:09     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib' ...
[05/03 14:47:09     18s] Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_SS_nldm_201020' 
[05/03 14:47:09     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib' ...
[05/03 14:47:09     18s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_SS_nldm_201020' 
[05/03 14:47:09     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib' ...
[05/03 14:47:09     18s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020' 
[05/03 14:47:09     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib' ...
[05/03 14:47:09     18s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020' 
[05/03 14:47:09     18s] Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib' ...
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] Read 1 cells in library 'SRAM1RW128x12_PVT_0P63V_100C' 
[05/03 14:47:09     18s] Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib' ...
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] Read 1 cells in library 'SRAM1RW256x8_PVT_0P63V_100C' 
[05/03 14:47:09     18s] Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib' ...
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
[05/03 14:47:09     18s] Message <TECHLIB-9108> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/03 14:47:09     18s] Read 1 cells in library 'SRAM2RW16x8_PVT_0P63V_100C' 
[05/03 14:47:09     18s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib' ...
[05/03 14:47:09     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib, Line 11387)
[05/03 14:47:09     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib, Line 14287)
[05/03 14:47:10     18s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' 
[05/03 14:47:10     18s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib' ...
[05/03 14:47:10     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib, Line 11365)
[05/03 14:47:10     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib, Line 14263)
[05/03 14:47:10     18s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020' 
[05/03 14:47:10     18s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib' ...
[05/03 14:47:10     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib, Line 11365)
[05/03 14:47:10     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib, Line 14263)
[05/03 14:47:10     18s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020' 
[05/03 14:47:10     18s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib' ...
[05/03 14:47:10     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib, Line 11365)
[05/03 14:47:10     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib, Line 14263)
[05/03 14:47:10     18s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020' 
[05/03 14:47:10     18s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib' ...
[05/03 14:47:11     19s] Read 42 cells in library 'asap7sc7p5t_AO_RVT_FF_nldm_201020' 
[05/03 14:47:11     19s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib' ...
[05/03 14:47:11     20s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_FF_nldm_201020' 
[05/03 14:47:11     20s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib' ...
[05/03 14:47:12     21s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_FF_nldm_201020' 
[05/03 14:47:12     21s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib' ...
[05/03 14:47:13     21s] Read 42 cells in library 'asap7sc7p5t_AO_SRAM_FF_nldm_201020' 
[05/03 14:47:13     21s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib' ...
[05/03 14:47:14     22s] Read 34 cells in library 'asap7sc7p5t_OA_RVT_FF_nldm_201020' 
[05/03 14:47:14     22s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib' ...
[05/03 14:47:15     23s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_FF_nldm_201020' 
[05/03 14:47:15     23s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib' ...
[05/03 14:47:15     24s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_FF_nldm_201020' 
[05/03 14:47:15     24s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib' ...
[05/03 14:47:16     25s] Read 34 cells in library 'asap7sc7p5t_OA_SRAM_FF_nldm_201020' 
[05/03 14:47:16     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib' ...
[05/03 14:47:16     25s] Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_FF_nldm_201020' 
[05/03 14:47:16     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib' ...
[05/03 14:47:16     25s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib)
[05/03 14:47:16     25s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib)
[05/03 14:47:16     25s] Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_FF_nldm_201020' 
[05/03 14:47:16     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib' ...
[05/03 14:47:16     25s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib)
[05/03 14:47:16     25s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib)
[05/03 14:47:16     25s] Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_FF_nldm_201020' 
[05/03 14:47:16     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib' ...
[05/03 14:47:16     25s] Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_FF_nldm_201020' 
[05/03 14:47:16     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib' ...
[05/03 14:47:16     25s] Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_FF_nldm_201020' 
[05/03 14:47:16     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib' ...
[05/03 14:47:16     25s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_FF_nldm_201020' 
[05/03 14:47:16     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib' ...
[05/03 14:47:16     25s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020' 
[05/03 14:47:16     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib' ...
[05/03 14:47:16     25s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020' 
[05/03 14:47:16     25s] Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib' ...
[05/03 14:47:16     25s] Read 1 cells in library 'SRAM1RW128x12_PVT_0P77V_0C' 
[05/03 14:47:16     25s] Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib' ...
[05/03 14:47:16     25s] Read 1 cells in library 'SRAM1RW256x8_PVT_0P77V_0C' 
[05/03 14:47:16     25s] Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib' ...
[05/03 14:47:17     25s] Read 1 cells in library 'SRAM2RW16x8_PVT_0P77V_0C' 
[05/03 14:47:17     25s] @file 22:
[05/03 14:47:17     25s] @file 23: # 4. Read netlist
[05/03 14:47:17     25s] @file 24: read_netlist { /home/013/o/om/oma190007/cad/msdap_new/Scripts/Syn/MSDAP_mapped.v } -top MSDAP
[05/03 14:47:17     25s] #% Begin Load netlist data ... (date=05/03 14:47:17, mem=671.7M)
[05/03 14:47:17     25s] *** Begin netlist parsing (mem=877.2M) ***
[05/03 14:47:17     25s] Created 811 new cells from 46 timing libraries.
[05/03 14:47:17     25s] Reading netlist ...
[05/03 14:47:17     25s] Backslashed names will retain backslash and a trailing blank character.
[05/03 14:47:17     25s] Reading verilog netlist '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Syn/MSDAP_mapped.v'
[05/03 14:47:17     25s] 
[05/03 14:47:17     25s] *** Memory Usage v#1 (Current mem = 877.230M, initial mem = 270.188M) ***
[05/03 14:47:17     25s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=877.2M) ***
[05/03 14:47:17     25s] #% End Load netlist data ... (date=05/03 14:47:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=755.9M, current mem=755.9M)
[05/03 14:47:17     25s] Set top cell to MSDAP.
[05/03 14:47:18     27s] Hooked 1622 DB cells to tlib cells.
[05/03 14:47:18     27s] Starting recursive module instantiation check.
[05/03 14:47:18     27s] No recursion found.
[05/03 14:47:18     27s] Building hierarchical netlist for Cell MSDAP ...
[05/03 14:47:18     27s] *** Netlist is unique.
[05/03 14:47:18     27s] Set DBUPerIGU to techSite asap7sc7p5t width 864.
[05/03 14:47:18     27s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[05/03 14:47:18     27s] ** info: there are 1678 modules.
[05/03 14:47:18     27s] ** info: there are 2109 stdCell insts.
[05/03 14:47:18     27s] ** info: there are 14 macros.
[05/03 14:47:18     27s] 
[05/03 14:47:18     27s] *** Memory Usage v#1 (Current mem = 1000.645M, initial mem = 270.188M) ***
[05/03 14:47:18     27s] @file 25: init_design
[05/03 14:47:18     27s] Set Default Net Delay as 1000 ps.
[05/03 14:47:18     27s] Set Default Net Load as 0.5 pF. 
[05/03 14:47:18     27s] Set Default Input Pin Transition as 0.1 ps.
[05/03 14:47:18     27s] Extraction setup Started 
[05/03 14:47:18     27s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/03 14:47:18     27s] Process node set using 'set_design_mode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/03 14:47:19     27s] Generating auto layer map file.
[05/03 14:47:19     27s] Restore PreRoute Pattern Extraction data failed.
[05/03 14:47:19     27s] Importing multi-corner technology file(s) for preRoute extraction...
[05/03 14:47:19     27s] /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/03 14:47:19     28s] Generating auto layer map file.
[05/03 14:47:21     29s] Completed (cpu: 0:00:02.5 real: 0:00:03.0)
[05/03 14:47:21     29s] Set Shrink Factor to 1.00000
[05/03 14:47:21     29s] Summary of Active RC-Corners : 
[05/03 14:47:21     29s]  
[05/03 14:47:21     29s]  Analysis View: PVT_0P63V_100C.setup_view
[05/03 14:47:21     29s]     RC-Corner Name        : PVT_0P63V_100C.setup_rc
[05/03 14:47:21     29s]     RC-Corner Index       : 0
[05/03 14:47:21     29s]     RC-Corner Temperature : 100 Celsius
[05/03 14:47:21     29s]     RC-Corner Cap Table   : ''
[05/03 14:47:21     29s]     RC-Corner PreRoute Res Factor         : 1
[05/03 14:47:21     29s]     RC-Corner PreRoute Cap Factor         : 1
[05/03 14:47:21     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/03 14:47:21     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/03 14:47:21     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/03 14:47:21     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/03 14:47:21     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/03 14:47:21     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/03 14:47:21     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/03 14:47:21     29s]     RC-Corner Technology file: '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
[05/03 14:47:21     29s]  
[05/03 14:47:21     29s]  Analysis View: PVT_0P77V_0C.hold_view
[05/03 14:47:21     29s]     RC-Corner Name        : PVT_0P77V_0C.hold_rc
[05/03 14:47:21     29s]     RC-Corner Index       : 1
[05/03 14:47:21     29s]     RC-Corner Temperature : 0 Celsius
[05/03 14:47:21     29s]     RC-Corner Cap Table   : ''
[05/03 14:47:21     29s]     RC-Corner PreRoute Res Factor         : 1
[05/03 14:47:21     29s]     RC-Corner PreRoute Cap Factor         : 1
[05/03 14:47:21     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/03 14:47:21     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/03 14:47:21     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/03 14:47:21     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/03 14:47:21     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/03 14:47:21     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} [05/03 14:47:21     29s] Technology file '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06' associated with first view 'PVT_0P63V_100C.setup_view' will be used as the primary corner for the multi-corner extraction.
	[Derived from postRoute_cap (effortLevel low)]
[05/03 14:47:21     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/03 14:47:21     29s]     RC-Corner Technology file: '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
[05/03 14:47:21     29s] LayerId::1 widthSet size::1
[05/03 14:47:21     29s] LayerId::2 widthSet size::1
[05/03 14:47:21     29s] LayerId::3 widthSet size::1
[05/03 14:47:21     29s] LayerId::4 widthSet size::1
[05/03 14:47:21     29s] LayerId::5 widthSet size::1
[05/03 14:47:21     29s] LayerId::6 widthSet size::1
[05/03 14:47:21     29s] LayerId::7 widthSet size::1
[05/03 14:47:21     29s] LayerId::8 widthSet size::1
[05/03 14:47:21     29s] LayerId::9 widthSet size::1
[05/03 14:47:21     29s] LayerId::10 widthSet size::1
[05/03 14:47:21     29s] Updating RC grid for preRoute extraction ...
[05/03 14:47:21     29s] Initializing multi-corner resistance tables ...
[05/03 14:47:21     29s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[05/03 14:47:21     29s] *Info: initialize multi-corner CTS.
[05/03 14:47:21     30s] Reading timing constraints file '../Syn/clock_constraints_fragment.sdc' ...
[05/03 14:47:21     30s] Current (total cpu=0:00:30.0, real=0:00:55.0, peak res=1116.5M, current mem=1103.2M)
[05/03 14:47:21     30s] **ERROR: (TCLNL-312):	create_clock: Invalid list of pins: 'DCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 2).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **ERROR: (TCLNL-312):	create_clock: Invalid list of pins: 'SCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 3).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 5).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'DCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 5).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File ../Syn/clock_constraints_fragment.sdc, Line 5).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 6).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'SCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 6).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File ../Syn/clock_constraints_fragment.sdc, Line 6).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 7).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'DCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 7).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 7).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'DCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 7).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 8).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'SCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 8).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 8).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'SCLK' (File ../Syn/clock_constraints_fragment.sdc, Line 8).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] INFO (CTE): Reading of timing constraints file ../Syn/clock_constraints_fragment.sdc completed, with 6 Warnings and 10 Errors.
[05/03 14:47:21     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1106.0M, current mem=1106.0M)
[05/03 14:47:21     30s] Current (total cpu=0:00:30.1, real=0:00:55.0, peak res=1116.5M, current mem=1106.0M)
[05/03 14:47:21     30s] Reading timing constraints file '../Syn/pin_constraints_fragment.sdc' ...
[05/03 14:47:21     30s] Current (total cpu=0:00:30.1, real=0:00:55.0, peak res=1116.5M, current mem=1106.1M)
[05/03 14:47:21     30s] INFO (CTE): Constraints read successfully.
[05/03 14:47:21     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1112.7M, current mem=1112.7M)
[05/03 14:47:21     30s] Current (total cpu=0:00:30.2, real=0:00:55.0, peak res=1116.5M, current mem=1112.7M)
[05/03 14:47:21     30s] Reading timing constraints file '../Syn/MSDAP_mapped.sdc' ...
[05/03 14:47:21     30s] Current (total cpu=0:00:30.2, real=0:00:55.0, peak res=1116.5M, current mem=1112.8M)
[05/03 14:47:21     30s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Syn/MSDAP_mapped.sdc, Line 9).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Syn/MSDAP_mapped.sdc, Line 10).
[05/03 14:47:21     30s] 
[05/03 14:47:21     30s] MSDAP
[05/03 14:47:21     30s] INFO (CTE): Reading of timing constraints file ../Syn/MSDAP_mapped.sdc completed, with 2 WARNING
[05/03 14:47:21     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1113.2M, current mem=1113.2M)
[05/03 14:47:21     30s] Current (total cpu=0:00:30.3, real=0:00:55.0, peak res=1116.5M, current mem=1113.2M)
[05/03 14:47:21     30s] Creating Cell Server ...(0, 1, 1, 1)
[05/03 14:47:21     30s] Summary for sequential cells identification: 
[05/03 14:47:21     30s]   Identified SBFF number: 68
[05/03 14:47:21     30s]   Identified MBFF number: 0
[05/03 14:47:21     30s]   Identified SB Latch number: 0
[05/03 14:47:21     30s]   Identified MB Latch number: 0
[05/03 14:47:21     30s]   Not identified SBFF number: 0
[05/03 14:47:21     30s]   Not identified MBFF number: 0
[05/03 14:47:21     30s]   Not identified SB Latch number: 0
[05/03 14:47:21     30s]   Not identified MB Latch number: 0
[05/03 14:47:21     30s]   Number of sequential cells which are not FFs: 64
[05/03 14:47:21     30s] Total number of combinational cells: 676
[05/03 14:47:21     30s] Total number of sequential cells: 132
[05/03 14:47:21     30s] Total number of tristate cells: 0
[05/03 14:47:21     30s] Total number of level shifter cells: 0
[05/03 14:47:21     30s] Total number of power gating cells: 0
[05/03 14:47:21     30s] Total number of isolation cells: 0
[05/03 14:47:21     30s] Total number of power switch cells: 0
[05/03 14:47:21     30s] Total number of pulse generator cells: 0
[05/03 14:47:21     30s] Total number of always on buffers: 0
[05/03 14:47:21     30s] Total number of retention cells: 0
[05/03 14:47:21     30s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/03 14:47:21     30s] Total number of usable buffers: 53
[05/03 14:47:21     30s] List of unusable buffers:
[05/03 14:47:21     30s] Total number of unusable buffers: 0
[05/03 14:47:21     30s] List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/03 14:47:21     30s] Total number of usable inverters: 84
[05/03 14:47:21     30s] List of unusable inverters:
[05/03 14:47:21     30s] Total number of unusable inverters: 0
[05/03 14:47:21     30s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/03 14:47:21     30s] Total number of identified usable delay cells: 11
[05/03 14:47:21     30s] List of identified unusable delay cells:[05/03 14:47:21     30s] Creating Cell Server, finished. 
[05/03 14:47:21     30s] 

[05/03 14:47:21     30s] Total number of identified unusable delay cells: 0
[05/03 14:47:21     30s] Deleting Cell Server ...
[05/03 14:47:21     30s] @file 26:
[05/03 14:47:21     30s] @file 27: # 5. Setup power intent
[05/03 14:47:21     30s] @file 28: read_power_intent -cpf power_spec.cpf
[05/03 14:47:21     30s] Loading CPF file power_spec.cpf ...
[05/03 14:47:21     30s] INFO: processed 12 CPF commands in 12 lines from file power_spec.cpf, with 0 errors
[05/03 14:47:21     30s] Checking CPF file ...
[05/03 14:47:21     30s] INFO: The CPF has only one domain defined.
[05/03 14:47:21     30s] Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
[05/03 14:47:21     30s] @file 29: commit_power_intent
[05/03 14:47:22     30s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.07 real=0:00:01.00
[05/03 14:47:22     30s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] **WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
[05/03 14:47:22     30s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.03 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.02 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] Current (total cpu=0:00:30.5, real=0:00:56.0, peak res=1208.7M, current mem=1206.9M)
[05/03 14:47:22     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1209.2M, current mem=1209.2M)
[05/03 14:47:22     30s] Current (total cpu=0:00:30.6, real=0:00:56.0, peak res=1209.2M, current mem=1209.2M)
[05/03 14:47:22     30s] Current (total cpu=0:00:30.6, real=0:00:56.0, peak res=1209.2M, current mem=1209.2M)
[05/03 14:47:22     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1209.7M, current mem=1209.7M)
[05/03 14:47:22     30s] Current (total cpu=0:00:30.7, real=0:00:56.0, peak res=1209.7M, current mem=1209.7M)
[05/03 14:47:22     30s] Current (total cpu=0:00:30.7, real=0:00:56.0, peak res=1209.7M, current mem=1209.7M)
[05/03 14:47:22     30s] MSDAP
[05/03 14:47:22     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1210.0M, current mem=1210.0M)
[05/03 14:47:22     30s] Current (total cpu=0:00:30.8, real=0:00:56.0, peak res=1210.0M, current mem=1210.0M)
[05/03 14:47:22     30s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.32 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
[05/03 14:47:22     30s] Creating Cell Server ...(0, 1, 1, 1)
[05/03 14:47:22     30s] Summary for sequential cells identification: 
[05/03 14:47:22     30s]   Identified SBFF number: 68
[05/03 14:47:22     30s]   Identified MBFF number: 0
[05/03 14:47:22     30s]   Identified SB Latch number: 0
[05/03 14:47:22     30s]   Identified MB Latch number: 0
[05/03 14:47:22     30s]   Not identified SBFF number: 0
[05/03 14:47:22     30s]   Not identified MBFF number: 0
[05/03 14:47:22     30s]   Not identified SB Latch number: 0
[05/03 14:47:22     30s]   Not identified MB Latch number: 0
[05/03 14:47:22     30s]   Number of sequential cells which are not FFs: 64
[05/03 14:47:22     30s] Total number of combinational cells: 676
[05/03 14:47:22     30s] Total number of sequential cells: 132
[05/03 14:47:22     30s] Total number of tristate cells: 0
[05/03 14:47:22     30s] Total number of level shifter cells: 0
[05/03 14:47:22     30s] Total number of power gating cells: 0
[05/03 14:47:22     30s] Total number of isolation cells: 0
[05/03 14:47:22     30s] Total number of power switch cells: 0
[05/03 14:47:22     30s] Total number of pulse generator cells: 0
[05/03 14:47:22     30s] Total number of always on buffers: 0
[05/03 14:47:22     30s] Total number of retention cells: 0
[05/03 14:47:22     30s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/03 14:47:22     30s] Total number of usable buffers: 53
[05/03 14:47:22     30s] List of unusable buffers:
[05/03 14:47:22     30s] Total number of unusable buffers: 0
[05/03 14:47:22     30s] List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/03 14:47:22     30s] Total number of usable inverters: 84
[05/03 14:47:22     30s] List of unusable inverters:
[05/03 14:47:22     30s] Total number of unusable inverters: 0
[05/03 14:47:22     30s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/03 14:47:22     30s] Total number of identified usable delay cells: [05/03 14:47:22     30s] Creating Cell Server, finished. 
[05/03 14:47:22     30s] 
11
[05/03 14:47:22     30s] List of identified unusable delay cells:
[05/03 14:47:22     30s] Total number of identified unusable delay cells: 0
[05/03 14:47:22     30s] Deleting Cell Server ...
[05/03 14:47:22     30s] -noImplicitRules false                     # bool, default=false, private
[05/03 14:47:22     30s] No isolation cell in libraries.
[05/03 14:47:22     30s] No level shifter cell in libraries.
[05/03 14:47:22     30s] @file 30:
[05/03 14:47:22     30s] @file 31: # 6. Exclude standard cells that may cause error
[05/03 14:47:22     30s] #@ Begin verbose source set_dont_use.tcl (pre)
[05/03 14:47:22     30s] @file 1: # Exclude standard cells that may cause error
[05/03 14:47:22     30s] @file 2: if { [get_db lib_cells */ICGx*DC*] ne "" } {
[05/03 14:47:22     30s] @file 3: set_dont_use [get_db lib_cells */ICGx*DC*]
[05/03 14:47:22     30s] @file 4: }
[05/03 14:47:22     30s] @file 7:
[05/03 14:47:22     30s] @file 8: if { [get_db lib_cells */AND4x1*] ne "" } {
[05/03 14:47:22     30s] @file 9: set_dont_use [get_db lib_cells */AND4x1*]
[05/03 14:47:22     30s] @file 10: }
[05/03 14:47:22     30s] @file 13:
[05/03 14:47:22     30s] @file 14: if { [get_db lib_cells */SDFLx2*] ne "" } {
[05/03 14:47:22     30s] @file 15: set_dont_use [get_db lib_cells */SDFLx2*]
[05/03 14:47:22     30s] @file 16: }
[05/03 14:47:22     30s] @file 19:
[05/03 14:47:22     30s] @file 20: if { [get_db lib_cells */AO21x1*] ne "" } {
[05/03 14:47:22     30s] @file 21: set_dont_use [get_db lib_cells */AO21x1*]
[05/03 14:47:22     30s] @file 22: }
[05/03 14:47:22     30s] @file 25:
[05/03 14:47:22     30s] @file 26: if { [get_db lib_cells */XOR2x2*] ne "" } {
[05/03 14:47:22     30s] @file 27: set_dont_use [get_db lib_cells */XOR2x2*]
[05/03 14:47:22     30s] @file 28: }
[05/03 14:47:22     30s] @file 31:
[05/03 14:47:22     30s] @file 32: if { [get_db lib_cells */OAI31xp33*] ne "" } {
[05/03 14:47:22     30s] @file 33: set_dont_use [get_db lib_cells */OAI31xp33*]
[05/03 14:47:22     30s] @file 34: }
[05/03 14:47:22     30s] @file 37:
[05/03 14:47:22     30s] @file 38: if { [get_db lib_cells */OAI221xp5*] ne "" } {
[05/03 14:47:22     30s] @file 39: set_dont_use [get_db lib_cells */OAI221xp5*]
[05/03 14:47:22     30s] @file 40: }
[05/03 14:47:22     30s] @file 43:
[05/03 14:47:22     30s] @file 44: if { [get_db lib_cells */SDFLx3*] ne "" } {
[05/03 14:47:22     30s] @file 45: set_dont_use [get_db lib_cells */SDFLx3*]
[05/03 14:47:22     30s] @file 46: }
[05/03 14:47:22     30s] @file 49:
[05/03 14:47:22     30s] @file 50: if { [get_db lib_cells */SDFLx1*] ne "" } {
[05/03 14:47:22     30s] @file 51: set_dont_use [get_db lib_cells */SDFLx1*]
[05/03 14:47:22     30s] @file 52: }
[05/03 14:47:22     30s] @file 55:
[05/03 14:47:22     30s] @file 56: if { [get_db lib_cells */AOI211xp5*] ne "" } {
[05/03 14:47:22     30s] @file 57: set_dont_use [get_db lib_cells */AOI211xp5*]
[05/03 14:47:22     30s] @file 58: }
[05/03 14:47:22     30s] @file 61:
[05/03 14:47:22     30s] @file 62: if { [get_db lib_cells */OAI322xp33*] ne "" } {
[05/03 14:47:22     30s] @file 63: set_dont_use [get_db lib_cells */OAI322xp33*]
[05/03 14:47:22     30s] @file 64: }
[05/03 14:47:22     30s] @file 67:
[05/03 14:47:22     30s] @file 68: if { [get_db lib_cells */OR2x6*] ne "" } {
[05/03 14:47:22     30s] @file 69: set_dont_use [get_db lib_cells */OR2x6*]
[05/03 14:47:22     30s] @file 70: }
[05/03 14:47:22     30s] @file 73:
[05/03 14:47:22     30s] @file 74: if { [get_db lib_cells */A2O1A1O1Ixp25*] ne "" } {
[05/03 14:47:22     30s] @file 75: set_dont_use [get_db lib_cells */A2O1A1O1Ixp25*]
[05/03 14:47:22     30s] @file 76: }
[05/03 14:47:22     30s] @file 79:
[05/03 14:47:22     30s] @file 80: if { [get_db lib_cells */XNOR2x1*] ne "" } {
[05/03 14:47:22     30s] @file 81: set_dont_use [get_db lib_cells */XNOR2x1*]
[05/03 14:47:22     30s] @file 82: }
[05/03 14:47:22     30s] @file 85:
[05/03 14:47:22     30s] @file 86: if { [get_db lib_cells */OAI32xp33*] ne "" } {
[05/03 14:47:22     30s] @file 87: set_dont_use [get_db lib_cells */OAI32xp33*]
[05/03 14:47:22     30s] @file 88: }
[05/03 14:47:22     30s] @file 91:
[05/03 14:47:22     30s] @file 92: if { [get_db lib_cells */FAx1*] ne "" } {
[05/03 14:47:22     30s] @file 93: set_dont_use [get_db lib_cells */FAx1*]
[05/03 14:47:22     30s] @file 94: }
[05/03 14:47:22     30s] @file 97:
[05/03 14:47:22     30s] @file 98:
[05/03 14:47:22     30s] @file 99: if { [get_db lib_cells */OAI21x1*] ne "" } {
[05/03 14:47:22     30s] @file 100: set_dont_use [get_db lib_cells */OAI21x1*]
[05/03 14:47:22     30s] @file 101: }
[05/03 14:47:22     30s] @file 104:
[05/03 14:47:22     30s] @file 105: if { [get_db lib_cells */OAI31xp67*] ne "" } {
[05/03 14:47:22     30s] @file 106: set_dont_use [get_db lib_cells */OAI31xp67*]
[05/03 14:47:22     30s] @file 107: }
[05/03 14:47:22     30s] @file 110:
[05/03 14:47:22     30s] @file 111: if { [get_db lib_cells */OAI33xp33*] ne "" } {
[05/03 14:47:22     30s] @file 112: set_dont_use [get_db lib_cells */OAI33xp33*]
[05/03 14:47:22     30s] @file 113: }
[05/03 14:47:22     30s] @file 116:
[05/03 14:47:22     30s] @file 117: if { [get_db lib_cells */AO21x2*] ne "" } {
[05/03 14:47:22     30s] @file 118: set_dont_use [get_db lib_cells */AO21x2*]
[05/03 14:47:22     30s] @file 119: }
[05/03 14:47:22     30s] @file 122:
[05/03 14:47:22     30s] @file 123: if { [get_db lib_cells */AOI32xp33*] ne "" } {
[05/03 14:47:22     30s] @file 124: set_dont_use [get_db lib_cells */AOI32xp33*]
[05/03 14:47:22     30s] @file 125: }
[05/03 14:47:22     30s] @file 128:
[05/03 14:47:22     30s] @file 129:
[05/03 14:47:22     30s] #@ End verbose source set_dont_use.tcl
[05/03 14:47:22     30s] @file 33:
[05/03 14:47:22     30s] @file 34: # 7. Set other attributes
[05/03 14:47:22     30s] @file 35: set_db design_flow_effort standard
[05/03 14:47:22     30s] @file 36: set_db route_design_bottom_routing_layer 2
[05/03 14:47:22     30s] @file 37: set_db route_design_top_routing_layer 7
[05/03 14:47:22     30s] @file 38: #Ignore 1e+31 removal arcs for ASYNC DFF cells
[05/03 14:47:22     30s] @file 39: set_db timing_analysis_async_checks no_async
[05/03 14:47:22     30s] @file 40: #Via preferences for stripes
[05/03 14:47:22     30s] @file 41: set_db generate_special_via_rule_preference { M7_M6widePWR1p152 M6_M5widePWR1p152 M5_M4widePWR0p864 M4_M3widePWR0p864 M3_M2widePWR0p936 }
[05/03 14:47:22     30s] @file 42: #Prevent extending M1 pins in cells
[05/03 14:47:22     30s] @file 43: set_db route_design_with_via_in_pin true
[05/03 14:47:22     30s] @file 44:
[05/03 14:47:22     30s] @file 45: # 8. Read floorplan
[05/03 14:47:22     30s] #@ Begin verbose source floorplan.tcl (pre)
[05/03 14:47:22     30s] @file 1: create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site asap7sc7p5t -die_size { 236.864 180.328 0 0 0 0 }
[05/03 14:47:22     30s] Adjusting die size togrid(PlacementGrid): width :236.88 height : 180.288
[05/03 14:47:22     30s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/03 14:47:22     30s] @file 2:
[05/03 14:47:22     30s] @file 3: place_inst R_mem_L/mem_0_0 44.768 60.384 my
[05/03 14:47:22     30s] @file 4: create_place_halo -insts R_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     30s] @file 5: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst R_mem_L/mem_0_0
[05/03 14:47:22     30s] @file 6:
[05/03 14:47:22     30s] @file 7: place_inst R_mem_R/mem_0_0 180.288 60.384 my
[05/03 14:47:22     30s] @file 8: create_place_halo -insts R_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     30s] @file 9: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst R_mem_R/mem_0_0
[05/03 14:47:22     30s] @file 10:
[05/03 14:47:22     30s] @file 11: place_inst Co_mem_L/mem_0_0 1.92 121.824 my
[05/03 14:47:22     30s] @file 12: create_place_halo -insts Co_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     30s] @file 13: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_0
[05/03 14:47:22     30s] @file 14:
[05/03 14:47:22     30s] @file 15: place_inst Co_mem_L/mem_0_1 30.688 121.824 my
[05/03 14:47:22     30s] @file 16: create_place_halo -insts Co_mem_L/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     30s] @file 17: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_1
[05/03 14:47:22     30s] @file 18:
[05/03 14:47:22     30s] @file 19: place_inst Co_mem_L/mem_0_2 59.456 121.824 my
[05/03 14:47:22     30s] @file 20: create_place_halo -insts Co_mem_L/mem_0_2 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     30s] @file 21: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_2
[05/03 14:47:22     30s] @file 22:
[05/03 14:47:22     30s] @file 23: place_inst Co_mem_L/mem_0_3 88.224 121.824 my
[05/03 14:47:22     30s] @file 24: create_place_halo -insts Co_mem_L/mem_0_3 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     30s] @file 25: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_3
[05/03 14:47:22     30s] @file 26:
[05/03 14:47:22     30s] @file 27: place_inst Co_mem_R/mem_0_0 209.056 121.824 r0
[05/03 14:47:22     30s] @file 28: create_place_halo -insts Co_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     30s] @file 29: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_0
[05/03 14:47:22     30s] @file 30:
[05/03 14:47:22     30s] @file 31: place_inst Co_mem_R/mem_0_1 180.288 121.824 r0
[05/03 14:47:22     30s] @file 32: create_place_halo -insts Co_mem_R/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     31s] @file 33: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_1
[05/03 14:47:22     31s] @file 34:
[05/03 14:47:22     31s] @file 35: place_inst Co_mem_R/mem_0_2 151.52 121.824 r0
[05/03 14:47:22     31s] @file 36: create_place_halo -insts Co_mem_R/mem_0_2 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     31s] @file 37: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_2
[05/03 14:47:22     31s] @file 38:
[05/03 14:47:22     31s] @file 39: place_inst Co_mem_R/mem_0_3 122.752 121.824 r0
[05/03 14:47:22     31s] @file 40: create_place_halo -insts Co_mem_R/mem_0_3 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     31s] @file 41: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_3
[05/03 14:47:22     31s] @file 42:
[05/03 14:47:22     31s] @file 43: place_inst Data_mem_L/mem_0_0 1.92 1.824 my
[05/03 14:47:22     31s] @file 44: create_place_halo -insts Data_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     31s] @file 45: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_L/mem_0_0
[05/03 14:47:22     31s] @file 46:
[05/03 14:47:22     31s] @file 47: place_inst Data_mem_L/mem_0_1 1.92 60.384 my
[05/03 14:47:22     31s] @file 48: create_place_halo -insts Data_mem_L/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     31s] @file 49: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_L/mem_0_1
[05/03 14:47:22     31s] @file 50:
[05/03 14:47:22     31s] @file 51: place_inst Data_mem_R/mem_0_0 202.016 1.824 r0
[05/03 14:47:22     31s] @file 52: create_place_halo -insts Data_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     31s] @file 53: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_R/mem_0_0
[05/03 14:47:22     31s] @file 54:
[05/03 14:47:22     31s] @file 55: place_inst Data_mem_R/mem_0_1 202.016 60.384 r0
[05/03 14:47:22     31s] @file 56: create_place_halo -insts Data_mem_R/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/03 14:47:22     31s] @file 57: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_R/mem_0_1
[05/03 14:47:22     31s] @file 58:
[05/03 14:47:22     31s] #@ End verbose source floorplan.tcl
[05/03 14:47:22     31s] @file 47:
[05/03 14:47:22     31s] @file 48: # 9. Create routing tracks
[05/03 14:47:22     31s] @file 49: add_tracks -honor_pitch -offsets { M4 horiz 0.048 M5 vert 0.048 M6 horiz 0.064 M7 vert 0.064 }
[05/03 14:47:22     31s] @file 50:
[05/03 14:47:22     31s] @file 51: # 10. Create place blockage on top & bottom row (fixes wiring issue + power vias for DRC/LVS)
[05/03 14:47:22     31s] @file 52: set core_lly [get_db current_design .core_bbox.ll.y]
[05/03 14:47:22     31s] @file 53: set core_ury [expr [get_db current_design .core_bbox.ur.y] - 1.08]
[05/03 14:47:22     31s] @file 54: set botrow [get_db rows -if {.rect.ll.y == $core_lly}]
[05/03 14:47:22     31s] @file 55: set toprow [get_db rows -if {.rect.ur.y > $core_ury}]
[05/03 14:47:22     31s] @file 56: create_place_blockage -area [get_db $botrow .rect] -name ROW_BLOCK_BOT
[05/03 14:47:22     31s] @file 57: create_place_blockage -area [get_db $toprow .rect] -name ROW_BLOCK_TOP
[05/03 14:47:22     31s] @file 58:
[05/03 14:47:22     31s] @file 59: # 11. Add well-tap cells
[05/03 14:47:22     31s] @file 60: set_db add_well_taps_cell TAPCELL_ASAP7_75t_L
[05/03 14:47:22     31s] @file 61: add_well_taps -cell_interval 50 -in_row_offset 10.564
[05/03 14:47:22     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1283.7M
[05/03 14:47:22     31s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:47:22     31s] OPERPROF:   Starting FgcInit at level 2, MEM:1283.7M
[05/03 14:47:22     31s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[05/03 14:47:22     31s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[05/03 14:47:22     31s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[05/03 14:47:22     31s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/03 14:47:22     31s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/03 14:47:23     31s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[05/03 14:47:23     31s] OPERPROF:   Finished FgcInit at level 2, CPU:0.313, REAL:0.295, MEM:1279.7M
[05/03 14:47:23     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1285.7M
[05/03 14:47:23     31s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1285.7M
[05/03 14:47:23     31s] Core basic site is asap7sc7p5t
[05/03 14:47:23     31s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:47:23     31s] Use non-trimmed site array because memory saving is not enough.
[05/03 14:47:23     31s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:47:23     31s] SiteArray: use 851,968 bytes
[05/03 14:47:23     31s] SiteArray: current memory after site array memory allocation 1287.5M
[05/03 14:47:23     31s] SiteArray: FP blocked sites are writable
[05/03 14:47:23     31s] Estimated cell power/ground rail width = 0.135 um
[05/03 14:47:23     31s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:47:23     31s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1287.5M
[05/03 14:47:23     31s] Process 0 wires and vias for routing blockage and capacity analysis
[05/03 14:47:23     31s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1287.5M
[05/03 14:47:23     31s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.058, REAL:0.060, MEM:1290.5M
[05/03 14:47:23     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.061, MEM:1290.5M
[05/03 14:47:23     31s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1290.5MB).
[05/03 14:47:23     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.396, REAL:0.380, MEM:1290.5M
[05/03 14:47:23     31s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'asap7sc7p5t' width of 0.216 microns
[05/03 14:47:23     31s] Type 'man IMPSP-5134' for more detail.
[05/03 14:47:23     31s] **WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'asap7sc7p5t' width of 0.216 microns
[05/03 14:47:23     31s] Type 'man IMPSP-5134' for more detail.
[05/03 14:47:23     31s] For 1090 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/03 14:47:23     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1291.8M
[05/03 14:47:23     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1291.0M
[05/03 14:47:23     31s] OPERPROF: Starting FgcCleanup at level 1, MEM:1291.0M
[05/03 14:47:23     31s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1291.0M
[05/03 14:47:23     31s] All LLGs are deleted
[05/03 14:47:23     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1291.0M
[05/03 14:47:23     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1291.0M
[05/03 14:47:23     31s] Inserted 1090 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP_AO).
[05/03 14:47:23     31s] @file 62:
[05/03 14:47:23     31s] @file 63: # 12. Create power straps
[05/03 14:47:23     31s] #@ Begin verbose source power_straps.tcl (pre)
[05/03 14:47:23     31s] @file 1: # Power strap definition for layer M1 (rails):
[05/03 14:47:23     31s] @file 2:
[05/03 14:47:23     31s] @file 3: reset_db -category add_stripes
[05/03 14:47:23     31s] @file 4: set_db add_stripes_stacked_via_bottom_layer M1
[05/03 14:47:23     31s] @file 5: set_db add_stripes_stacked_via_top_layer M1
[05/03 14:47:23     31s] @file 6: set_db add_stripes_spacing_from_block 0.000
[05/03 14:47:23     31s] Offset for stripe breaking is set to 0.
[05/03 14:47:23     31s] @file 7: add_stripes -pin_layer M1 -layer M1 -over_pins 1 -master "{TAPCELL*}" -block_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M1 -pad_core_ring_bottom_layer_limit M1 -pad_core_ring_top_layer_limit M1 -direction horizontal -width pin_width -nets { VSS VDD }
[05/03 14:47:23     31s] #% Begin add_stripes (date=05/03 14:47:23, mem=1257.3M)
[05/03 14:47:23     31s] set_db generate_special_via_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 14:47:23     31s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 14:47:23     31s] set_db add_stripes_use_pthread true is set by default for this design under 12nm node. 
[05/03 14:47:23     31s] set_db generate_special_via_use_cce 1 is set by default for this design under 12nm node. 
[05/03 14:47:23     31s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[05/03 14:47:23     31s] Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[05/03 14:47:23     31s] set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
[05/03 14:47:23     31s] Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
[05/03 14:47:23     31s] set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
[05/03 14:47:23     31s] Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
[05/03 14:47:23     31s] set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
[05/03 14:47:23     31s] set_db add_stripes_preventive_color_opt false is set by default for this design under 12nm node. 
[05/03 14:47:23     31s] set_db add_stripes_area_based_stripe true is set by default for this design under 12nm node. 
[05/03 14:47:23     31s] set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
[05/03 14:47:23     31s] 
[05/03 14:47:23     31s] Initialize fgc environment(mem: 1290.7M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1291.7M)
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_1' was increased to (35.208000 1.044000) (35.639999 2.196000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2' was increased to (60.264000 1.044000) (60.695999 2.196000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_3' was increased to (110.160004 1.044000) (110.592003 2.196000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4' was increased to (160.056000 1.044000) (160.488007 2.196000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5' was increased to (201.311996 1.044000) (201.744003 2.196000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6' was increased to (235.223999 1.044000) (235.656006 2.196000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7' was increased to (35.208000 2.124000) (35.639999 3.276000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_8' was increased to (60.264000 2.124000) (60.695999 3.276000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_9' was increased to (110.160004 2.124000) (110.592003 3.276000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_10' was increased to (160.056000 2.124000) (160.488007 3.276000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_11' was increased to (201.311996 2.124000) (201.744003 3.276000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_12' was increased to (235.223999 2.124000) (235.656006 3.276000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_13' was increased to (35.208000 3.204000) (35.639999 4.356000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_14' was increased to (60.264000 3.204000) (60.695999 4.356000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_15' was increased to (110.160004 3.204000) (110.592003 4.356000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_16' was increased to (160.056000 3.204000) (160.488007 4.356000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_17' was increased to (201.311996 3.204000) (201.744003 4.356000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_18' was increased to (235.223999 3.204000) (235.656006 4.356000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_19' was increased to (35.208000 4.284000) (35.639999 5.436000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_20' was increased to (60.264000 4.284000) (60.695999 5.436000) because pins or obstructions were outside the original block boundary.
[05/03 14:47:23     31s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[05/03 14:47:23     31s] To increase the message display limit, refer to the product command reference manual.
[05/03 14:47:23     31s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1291.7M)
[05/03 14:47:23     31s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1291.7M)
[05/03 14:47:23     31s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1291.7M)
[05/03 14:47:23     31s] Starting stripe generation ...
[05/03 14:47:23     31s] Non-Default Mode Option Settings :
[05/03 14:47:23     31s]   -use_exact_spacing  1
[05/03 14:47:23     31s]   -preventive_color_opt false
[05/03 14:47:23     31s]   -use_fgc true
[05/03 14:47:23     31s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/03 14:47:23     31s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/03 14:47:23     31s] Stripe generation is complete.
[05/03 14:47:23     31s] add_stripes created 829 wires.
[05/03 14:47:23     31s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/03 14:47:23     31s] +--------+----------------+----------------+
[05/03 14:47:23     31s] |  Layer |     Created    |     Deleted    |
[05/03 14:47:23     31s] +--------+----------------+----------------+
[05/03 14:47:23     31s] |   M1   |       829      |       NA       |
[05/03 14:47:23     31s] +--------+----------------+----------------+
[05/03 14:47:23     31s] setAddStripeMode -area_based_stripe is reset to default value: false.
[05/03 14:47:23     31s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[05/03 14:47:23     31s] set_db add_stripes_use_exact_spacing is reset to default value: false.
[05/03 14:47:23     31s] set_db add_stripes_use_fgc is reset to default value: false.
[05/03 14:47:23     31s] set_db add_stripes_use_pthread is reset to default value: false.
[05/03 14:47:23     31s] set_db generate_special_via_disable_via_merge is reset to default value: false.
[05/03 14:47:23     31s] set_db generate_special_via_keep_existing_via is reset to default value: 0.
[05/03 14:47:23     31s] set_db generate_special_via_opt_cross_via is reset to default value: false.
[05/03 14:47:23     31s] setViaGenMode -use_cce is reset to default value: false.
[05/03 14:47:23     31s] set_db generate_special_via_use_fgc is reset to default value: 0.
[05/03 14:47:23     31s] #% End add_stripes (date=05/03 14:47:23, total cpu=0:00:00.3, real=0:00:00.0, peak res=1263.3M, current mem=1262.5M)
[05/03 14:47:23     31s] @file 8:
[05/03 14:47:23     31s] @file 9: # Power strap definition for layer M3:
[05/03 14:47:23     31s] @file 10:
[05/03 14:47:23     31s] @file 11: #reset_db -category add_stripes
[05/03 14:47:23     31s] @file 12: #set_db add_stripes_stacked_via_top_layer M3
[05/03 14:47:23     31s] @file 13: #set_db add_stripes_stacked_via_bottom_layer M1
[05/03 14:47:23     31s] @file 14: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:47:23     31s] @file 15: #set_db add_stripes_spacing_from_block 0.000
[05/03 14:47:23     31s] @file 16: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M3 -block_ring_top_layer_limit M1 -direction vertical -layer M3 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M1 -set_to_set_distance 10.080 -spacing 4.104 -switch_layer_over_obs 0 -width 0.936 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 1.548]
[05/03 14:47:23     31s] @file 17:
[05/03 14:47:23     31s] @file 18: # Power strap definition for layer M4:
[05/03 14:47:23     31s] @file 19:
[05/03 14:47:23     31s] @file 20: #reset_db -category add_stripes
[05/03 14:47:23     31s] @file 21: #set_db add_stripes_stacked_via_top_layer M4
[05/03 14:47:23     31s] @file 22: #set_db add_stripes_stacked_via_bottom_layer M3
[05/03 14:47:23     31s] @file 23: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:47:23     31s] @file 24: #set_db add_stripes_spacing_from_block 0.000
[05/03 14:47:23     31s] @file 25: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M4 -block_ring_top_layer_limit M3 -direction horizontal -layer M4 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M3 -set_to_set_distance 10.752 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.304]
[05/03 14:47:23     31s] @file 26:
[05/03 14:47:23     31s] @file 27: # Power strap definition for layer M5:
[05/03 14:47:23     31s] @file 28:
[05/03 14:47:23     31s] @file 29: #reset_db -category add_stripes
[05/03 14:47:23     31s] @file 30: #set_db add_stripes_stacked_via_top_layer M5
[05/03 14:47:23     31s] @file 31: #set_db add_stripes_stacked_via_bottom_layer M4
[05/03 14:47:23     31s] @file 32: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:47:23     31s] @file 33: #set_db add_stripes_spacing_from_block 0.000
[05/03 14:47:23     31s] @file 34: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M5 -block_ring_top_layer_limit M4 -direction vertical -layer M5 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M4 -set_to_set_distance 10.752 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.304]
[05/03 14:47:23     31s] @file 35:
[05/03 14:47:23     31s] @file 36: # Power strap definition for layer M6:
[05/03 14:47:23     31s] @file 37:
[05/03 14:47:23     31s] @file 38: reset_db -category add_stripes
[05/03 14:47:23     31s] @file 39: set_db add_stripes_stacked_via_top_layer M6
[05/03 14:47:23     31s] @file 40: set_db add_stripes_stacked_via_bottom_layer M5
[05/03 14:47:23     31s] @file 41: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:47:23     31s] The power planner will set stripe antenna targets to stripe.
[05/03 14:47:23     31s] @file 42: set_db add_stripes_spacing_from_block 0.000
[05/03 14:47:23     31s] Offset for stripe breaking is set to 0.
[05/03 14:47:23     31s] @file 43: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M6 -block_ring_top_layer_limit M5 -direction horizontal -layer M6 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M5 -set_to_set_distance 14.336 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.976]
[05/03 14:47:23     31s] #% Begin add_stripes (date=05/03 14:47:23, mem=1262.5M)
[05/03 14:47:23     31s] set_db generate_special_via_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 14:47:23     31s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 14:47:23     31s] set_db add_stripes_use_pthread true is set by default for this design under 12nm node. 
[05/03 14:47:23     31s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[05/03 14:47:23     31s] set_db generate_special_via_use_cce 1 is set by default for this design under 12nm node. 
[05/03 14:47:23     31s] Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[05/03 14:47:23     31s] set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
[05/03 14:47:23     31s] Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
[05/03 14:47:23     31s] set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
[05/03 14:47:23     31s] Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
[05/03 14:47:23     31s] set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
[05/03 14:47:23     31s] set_db add_stripes_preventive_color_opt false is set by default for this design under 12nm node. 
[05/03 14:47:23     31s] set_db add_stripes_area_based_stripe true is set by default for this design under 12nm node. 
[05/03 14:47:23     31s] set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
[05/03 14:47:23     31s] 
[05/03 14:47:23     31s] **WARN: (IMPPP-2030):	Layer M6 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/03 14:47:23     31s] Initialize fgc environment(mem: 1293.7M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Starting stripe generation ...
[05/03 14:47:23     31s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:47:23     31s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:47:23     31s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:47:23     31s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:47:23     31s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:47:23     31s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:47:23     31s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:47:23     31s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:47:23     31s] Non-Default Mode Option Settings :
[05/03 14:47:23     31s]   -trim_antenna_back_to_shape   stripe
[05/03 14:47:23     31s]   -trim_antenna_max_distance  0.00
[05/03 14:47:23     31s]   -use_exact_spacing  1
[05/03 14:47:23     31s]   -preventive_color_opt false
[05/03 14:47:23     31s]   -use_fgc true
[05/03 14:47:23     31s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] *** Stripes and vias are being generated (current mem: 1294.723)***
[05/03 14:47:23     31s]   Generate VSS stripes and vias
[05/03 14:47:23     31s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]   Generate VDD stripes and vias
[05/03 14:47:23     31s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s] Stripe generation is complete.
[05/03 14:47:23     31s] add_stripes created 26 wires.
[05/03 14:47:23     31s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/03 14:47:23     31s] +--------+----------------+----------------+
[05/03 14:47:23     31s] |  Layer |     Created    |     Deleted    |
[05/03 14:47:23     31s] +--------+----------------+----------------+
[05/03 14:47:23     31s] |   M6   |       26       |       NA       |
[05/03 14:47:23     31s] +--------+----------------+----------------+
[05/03 14:47:23     31s] setAddStripeMode -area_based_stripe is reset to default value: false.
[05/03 14:47:23     31s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[05/03 14:47:23     31s] set_db add_stripes_use_exact_spacing is reset to default value: false.
[05/03 14:47:23     31s] set_db add_stripes_use_fgc is reset to default value: false.
[05/03 14:47:23     31s] set_db add_stripes_use_pthread is reset to default value: false.
[05/03 14:47:23     31s] set_db generate_special_via_disable_via_merge is reset to default value: false.
[05/03 14:47:23     31s] set_db generate_special_via_keep_existing_via is reset to default value: 0.
[05/03 14:47:23     31s] set_db generate_special_via_opt_cross_via is reset to default value: false.
[05/03 14:47:23     31s] setViaGenMode -use_cce is reset to default value: false.
[05/03 14:47:23     31s] set_db generate_special_via_use_fgc is reset to default value: 0.
[05/03 14:47:23     31s] #% End add_stripes (date=05/03 14:47:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1262.8M, current mem=1262.8M)
[05/03 14:47:23     31s] @file 44:
[05/03 14:47:23     31s] @file 45: # Power strap definition for layer M7:
[05/03 14:47:23     31s] @file 46:
[05/03 14:47:23     31s] @file 47: reset_db -category add_stripes
[05/03 14:47:23     31s] @file 48: set_db add_stripes_stacked_via_top_layer M7
[05/03 14:47:23     31s] @file 49: set_db add_stripes_stacked_via_bottom_layer M6
[05/03 14:47:23     31s] @file 50: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:47:23     31s] The power planner will set stripe antenna targets to stripe.
[05/03 14:47:23     31s] @file 51: set_db add_stripes_spacing_from_block 0.000
[05/03 14:47:23     31s] Offset for stripe breaking is set to 0.
[05/03 14:47:23     31s] @file 52: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M7 -block_ring_top_layer_limit M6 -direction vertical -layer M7 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M6 -set_to_set_distance 14.336 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.976]
[05/03 14:47:23     31s] #% Begin add_stripes (date=05/03 14:47:23, mem=1262.8M)
[05/03 14:47:23     31s] set_db generate_special_via_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 14:47:23     31s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/03 14:47:23     31s] set_db add_stripes_use_pthread true is set by default for this design under 12nm node. 
[05/03 14:47:23     31s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[05/03 14:47:23     31s] set_db generate_special_via_use_cce 1 is set by default for this design under 12nm node. 
[05/03 14:47:23     31s] Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[05/03 14:47:23     31s] set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
[05/03 14:47:23     31s] Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
[05/03 14:47:23     31s] set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
[05/03 14:47:23     31s] Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
[05/03 14:47:23     31s] set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
[05/03 14:47:23     31s] set_db add_stripes_preventive_color_opt false is set by default for this design under 12nm node. 
[05/03 14:47:23     31s] set_db add_stripes_area_based_stripe true is set by default for this design under 12nm node. 
[05/03 14:47:23     31s] set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
[05/03 14:47:23     31s] 
[05/03 14:47:23     31s] **WARN: (IMPPP-2030):	Layer M7 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/03 14:47:23     31s] Initialize fgc environment(mem: 1294.7M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Starting stripe generation ...
[05/03 14:47:23     31s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:47:23     31s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:47:23     31s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:47:23     31s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:47:23     31s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:47:23     31s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:47:23     31s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/03 14:47:23     31s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/03 14:47:23     31s] Non-Default Mode Option Settings :
[05/03 14:47:23     31s]   -trim_antenna_back_to_shape   stripe
[05/03 14:47:23     31s]   -trim_antenna_max_distance  0.00
[05/03 14:47:23     31s]   -use_exact_spacing  1
[05/03 14:47:23     31s]   -preventive_color_opt false
[05/03 14:47:23     31s]   -use_fgc true
[05/03 14:47:23     31s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.7M)
[05/03 14:47:23     31s] *** Stripes and vias are being generated (current mem: 1294.723)***
[05/03 14:47:23     31s]   Generate VSS stripes and vias
[05/03 14:47:23     31s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]   Generate VDD stripes and vias
[05/03 14:47:23     31s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1294.723M)
[05/03 14:47:23     31s] Stripe generation is complete.
[05/03 14:47:23     31s] add_stripes created 34 wires.
[05/03 14:47:23     31s] ViaGen created 442 vias, deleted 0 via to avoid violation.
[05/03 14:47:23     31s] +--------+----------------+----------------+
[05/03 14:47:23     31s] |  Layer |     Created    |     Deleted    |
[05/03 14:47:23     31s] +--------+----------------+----------------+
[05/03 14:47:23     31s] |   V6   |       442      |        0       |
[05/03 14:47:23     31s] |   M7   |       34       |       NA       |
[05/03 14:47:23     31s] +--------+----------------+----------------+
[05/03 14:47:23     31s] setAddStripeMode -area_based_stripe is reset to default value: false.
[05/03 14:47:23     31s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[05/03 14:47:23     31s] set_db add_stripes_use_exact_spacing is reset to default value: false.
[05/03 14:47:23     31s] set_db add_stripes_use_fgc is reset to default value: false.
[05/03 14:47:23     31s] set_db add_stripes_use_pthread is reset to default value: false.
[05/03 14:47:23     31s] set_db generate_special_via_disable_via_merge is reset to default value: false.
[05/03 14:47:23     31s] set_db generate_special_via_keep_existing_via is reset to default value: 0.
[05/03 14:47:23     31s] set_db generate_special_via_opt_cross_via is reset to default value: false.
[05/03 14:47:23     31s] setViaGenMode -use_cce is reset to default value: false.
[05/03 14:47:23     31s] set_db generate_special_via_use_fgc is reset to default value: 0.
[05/03 14:47:23     31s] #% End add_stripes (date=05/03 14:47:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1263.9M, current mem=1263.9M)
[05/03 14:47:23     31s] @file 53:
[05/03 14:47:23     31s] @file 54: # Power strap definition for layer M8:
[05/03 14:47:23     31s] @file 55:
[05/03 14:47:23     31s] @file 56: #reset_db -category add_stripes
[05/03 14:47:23     31s] @file 57: #set_db add_stripes_stacked_via_top_layer M8
[05/03 14:47:23     31s] @file 58: #set_db add_stripes_stacked_via_bottom_layer M7
[05/03 14:47:23     31s] @file 59: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:47:23     31s] @file 60: #set_db add_stripes_spacing_from_block 0.000
[05/03 14:47:23     31s] @file 61: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M8 -block_ring_top_layer_limit M7 -direction horizontal -layer M8 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M7 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 3.760]
[05/03 14:47:23     31s] @file 62:
[05/03 14:47:23     31s] @file 63: # Power strap definition for layer M9:
[05/03 14:47:23     31s] @file 64:
[05/03 14:47:23     31s] @file 65: #reset_db -category add_stripes
[05/03 14:47:23     31s] @file 66: #set_db add_stripes_stacked_via_top_layer M9
[05/03 14:47:23     31s] @file 67: #set_db add_stripes_stacked_via_bottom_layer M8
[05/03 14:47:23     31s] @file 68: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/03 14:47:23     31s] @file 69: #set_db add_stripes_spacing_from_block 0.000
[05/03 14:47:23     31s] @file 70: #add_stripes -create_pins 1 -block_ring_bottom_layer_limit M9 -block_ring_top_layer_limit M8 -direction vertical -layer M9 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M8 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 3.760]
[05/03 14:47:23     31s] #@ End verbose source power_straps.tcl
[05/03 14:47:23     31s] @file 65:
[05/03 14:47:23     31s] @file 66: # 13. Set I/O pin locations
[05/03 14:47:23     31s] @file 67: set_db assign_pins_edit_in_batch true
[05/03 14:47:23     31s] @file 68: #Innovus automatically places the pin in given range
[05/03 14:47:23     31s] @file 69: edit_pin -fixed_pin -pin * -hinst MSDAP -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 236.864 0 } -end { 0 0 }   
[05/03 14:47:23     31s] **WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
[05/03 14:47:23     31s] Temporarily expand pitch on layer M10 from 1280 to 11520 (9x).
[05/03 14:47:23     31s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
[05/03 14:47:23     31s] **WARN: (IMPTR-2108):	For layer M10, the gaps of 561 out of 561 tracks are narrower than 8.160um (space 8.000 + width 0.160).
[05/03 14:47:23     31s] Type 'man IMPTR-2108' for more detail.
[05/03 14:47:23     31s]  As a result, your trialRoute congestion could be incorrect.
[05/03 14:47:24     31s] Successfully spread [41] pins.
[05/03 14:47:24     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1298.7M).
[05/03 14:47:24     31s] @file 70: set_db assign_pins_edit_in_batch false
[05/03 14:47:24     31s] @file 71:
[05/03 14:47:24     31s] @file 72: # 14. Place cells
[05/03 14:47:24     31s] @file 73: place_opt_design
[05/03 14:47:24     31s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/03 14:47:24     31s] 'set_default_switching_activity' finished successfully.
[05/03 14:47:24     31s] *** Starting GigaPlace ***
[05/03 14:47:24     31s] **INFO: user set options
[05/03 14:47:24     31s] ====================================================================================================================================================================================
[05/03 14:47:24     31s] = Category: opt
[05/03 14:47:24     31s] ====================================================================================================================================================================================
[05/03 14:47:24     31s] Attribute Name                                        Current Value                                                                                                                   
[05/03 14:47:24     31s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:47:24     31s] ====================================================================================================================================================================================
[05/03 14:47:24     31s] = Category: place
[05/03 14:47:24     31s] ====================================================================================================================================================================================
[05/03 14:47:24     31s] Attribute Name                                        Current Value                                                                                                                   
[05/03 14:47:24     31s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/03 14:47:24     31s] #optDebug: fT-E <X 2 3 1 0>
[05/03 14:47:24     31s] #optDebug: fT-E <X 2 3 1 0>
[05/03 14:47:24     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1300.7M
[05/03 14:47:24     31s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/03 14:47:24     31s] OPERPROF:   Starting FgcInit at level 2, MEM:1300.7M
[05/03 14:47:24     31s] OPERPROF:   Finished FgcInit at level 2, CPU:0.008, REAL:0.008, MEM:1298.7M
[05/03 14:47:24     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1299.7M
[05/03 14:47:24     31s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1299.7M
[05/03 14:47:24     31s] Core basic site is asap7sc7p5t
[05/03 14:47:24     31s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:47:24     31s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:47:24     31s] SiteArray: use 851,968 bytes
[05/03 14:47:24     31s] SiteArray: current memory after site array memory allocation 1300.5M
[05/03 14:47:24     31s] SiteArray: FP blocked sites are writable
[05/03 14:47:24     31s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:47:24     31s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1300.5M
[05/03 14:47:24     31s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:47:24     31s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1300.5M
[05/03 14:47:24     31s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.063, REAL:0.064, MEM:1300.5M
[05/03 14:47:24     31s] OPERPROF:     Starting CMU at level 3, MEM:1301.5M
[05/03 14:47:24     31s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1301.5M
[05/03 14:47:24     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.066, REAL:0.067, MEM:1301.5M
[05/03 14:47:24     31s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1301.5MB).
[05/03 14:47:24     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.085, REAL:0.086, MEM:1301.5M
[05/03 14:47:24     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1301.5M
[05/03 14:47:24     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1300.7M
[05/03 14:47:24     31s] OPERPROF: Starting FgcCleanup at level 1, MEM:1300.7M
[05/03 14:47:24     31s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1300.7M
[05/03 14:47:24     31s] All LLGs are deleted
[05/03 14:47:24     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1300.7M
[05/03 14:47:24     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1300.7M
[05/03 14:47:24     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 14:47:24     32s] -place_design_floorplan_mode false         # bool, default=false
[05/03 14:47:24     32s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 418, percentage of missing scan cell = 0.00% (0 / 418)
[05/03 14:47:24     32s] no activity file in design. spp won't run.
[05/03 14:47:24     32s] 
[05/03 14:47:24     32s] pdi colorize_geometry "" ""
[05/03 14:47:24     32s] 
[05/03 14:47:24     32s] ### Time Record (colorize_geometry) is installed.
[05/03 14:47:24     32s] #Start colorize_geometry on Sat May  3 14:47:24 2025
[05/03 14:47:24     32s] #
[05/03 14:47:24     32s] ### Time Record (Pre Callback) is installed.
[05/03 14:47:24     32s] ### Time Record (Pre Callback) is uninstalled.
[05/03 14:47:24     32s] ### Time Record (DB Import) is installed.
[05/03 14:47:24     32s] #WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/03 14:47:24     32s] ### Time Record (DB Import) is uninstalled.
[05/03 14:47:24     32s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[05/03 14:47:24     32s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 14:47:24     32s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 14:47:24     32s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[05/03 14:47:24     32s] ### Time Record (Post Callback) is installed.
[05/03 14:47:24     32s] ### Time Record (Post Callback) is uninstalled.
[05/03 14:47:24     32s] #Cpu time = 00:00:00
[05/03 14:47:24     32s] #Elapsed time = 00:00:00
[05/03 14:47:24     32s] #Increased memory = 1.37 (MB)
[05/03 14:47:24     32s] #Total memory = 1277.74 (MB)
[05/03 14:47:24     32s] #Peak memory = 1277.98 (MB)
[05/03 14:47:24     32s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Sat May  3 14:47:24 2025
[05/03 14:47:24     32s] #
[05/03 14:47:24     32s] ### Time Record (colorize_geometry) is uninstalled.
[05/03 14:47:24     32s] ### 
[05/03 14:47:24     32s] ###   Scalability Statistics
[05/03 14:47:24     32s] ### 
[05/03 14:47:24     32s] ### ------------------------+----------------+----------------+----------------+
[05/03 14:47:24     32s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/03 14:47:24     32s] ### ------------------------+----------------+----------------+----------------+
[05/03 14:47:24     32s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/03 14:47:24     32s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/03 14:47:24     32s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/03 14:47:24     32s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/03 14:47:24     32s] ### ------------------------+----------------+----------------+----------------+
[05/03 14:47:24     32s] ### 
[05/03 14:47:24     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.2 mem=1303.7M
[05/03 14:47:24     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.2 mem=1303.7M
[05/03 14:47:24     32s] *** Start delete_buffer_trees ***
[05/03 14:47:24     32s] Info: Detect buffers to remove automatically.
[05/03 14:47:24     32s] Analyzing netlist ...
[05/03 14:47:25     32s] Updating netlist
[05/03 14:47:25     32s] AAE DB initialization (MEM=1369.76 CPU=0:00:00.2 REAL=0:00:00.0) 
[05/03 14:47:25     32s] Start AAE Lib Loading. (MEM=1369.76)
[05/03 14:47:25     32s] End AAE Lib Loading. (MEM=1398.38 CPU=0:00:00.1 Real=0:00:00.0)
[05/03 14:47:25     32s] 
[05/03 14:47:25     32s] *summary: 36 instances (buffers/inverters) removed
[05/03 14:47:25     32s] *** Finish delete_buffer_trees (0:00:00.7) ***
[05/03 14:47:26     32s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/03 14:47:26     32s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1398.4M
[05/03 14:47:26     32s] Deleted 0 physical inst  (cell - / prefix -).
[05/03 14:47:26     32s] Did not delete 1090 physical insts as they were marked preplaced.
[05/03 14:47:26     32s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1398.4M
[05/03 14:47:26     32s] INFO: #ExclusiveGroups=0
[05/03 14:47:26     32s] INFO: There are no Exclusive Groups.
[05/03 14:47:26     32s] Extracting standard cell pins and blockage ...... 
[05/03 14:47:26     32s] Pin and blockage extraction finished
[05/03 14:47:26     32s] Extracting macro/IO cell pins and blockage ...... 
[05/03 14:47:26     32s] Pin and blockage extraction finished
[05/03 14:47:26     32s] No user-set net weight.
[05/03 14:47:26     32s] Net fanout histogram:
[05/03 14:47:26     32s] 2		: 1212 (54.2%) nets
[05/03 14:47:26     32s] 3		: 508 (22.7%) nets
[05/03 14:47:26     32s] no activity file in design. spp won't run.
[05/03 14:47:26     32s] 4     -	14	: 484 (21.6%) nets
[05/03 14:47:26     32s] 15    -	39	: 21 (0.9%) nets
[05/03 14:47:26     32s] 40    -	79	: 10 (0.4%) nets
[05/03 14:47:26     32s] 80    -	159	: 0 (0.0%) nets
[05/03 14:47:26     32s] 160   -	319	: 0 (0.0%) nets
[05/03 14:47:26     32s] 320   -	639	: 1 (0.0%) nets
[05/03 14:47:26     32s] 640   -	1279	: 0 (0.0%) nets
[05/03 14:47:26     32s] 1280  -	2559	: 0 (0.0%) nets
[05/03 14:47:26     32s] 2560  -	5119	: 0 (0.0%) nets
[05/03 14:47:26     32s] 5120+		: 0 (0.0%) nets
[05/03 14:47:26     32s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/03 14:47:26     32s] Scan chains were not defined.
[05/03 14:47:26     32s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:47:26     32s] #std cell=3169 (1090 fixed + 2079 movable) #buf cell=0 #inv cell=235 #block=14 (0 floating + 14 preplaced)
[05/03 14:47:26     32s] #ioInst=0 #net=2236 #term=7896 #term/net=3.53, #fixedIo=0, #floatIo=0, #fixedPin=41, #floatPin=0
[05/03 14:47:26     32s] stdCell: 3169 single + 0 double + 0 multi
[05/03 14:47:26     32s] Total standard cell length = 4.4401 (mm), area = 0.0048 (mm^2)
[05/03 14:47:26     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1398.4M
[05/03 14:47:26     32s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1398.4M
[05/03 14:47:26     32s] Core basic site is asap7sc7p5t
[05/03 14:47:26     32s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:47:26     32s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:47:26     32s] SiteArray: use 851,968 bytes
[05/03 14:47:26     32s] SiteArray: current memory after site array memory allocation 1399.2M
[05/03 14:47:26     32s] SiteArray: FP blocked sites are writable
[05/03 14:47:26     32s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:47:26     32s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1399.2M
[05/03 14:47:26     32s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:47:26     32s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1399.2M
[05/03 14:47:26     32s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.063, REAL:0.073, MEM:1399.2M
[05/03 14:47:26     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.076, REAL:0.086, MEM:1399.2M
[05/03 14:47:26     32s] OPERPROF: Starting pre-place ADS at level 1, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.002, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.002, REAL:0.002, MEM:1399.2M
[05/03 14:47:26     33s] ADSU 0.217 -> 0.221. GS 8.640
[05/03 14:47:26     33s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.008, REAL:0.009, MEM:1399.2M
[05/03 14:47:26     33s] Average module density = 0.221.
[05/03 14:47:26     33s] Density for the design = 0.221.
[05/03 14:47:26     33s]        = stdcell_area 18376 sites (4287 um^2) / alloc_area 83292 sites (19430 um^2).
[05/03 14:47:26     33s] Pin Density = 0.04340.
[05/03 14:47:26     33s]             = total # of pins 7896 / total area 181936.
[05/03 14:47:26     33s] OPERPROF: Starting spMPad at level 1, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF:   Starting spContextMPad at level 2, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1399.2M
[05/03 14:47:26     33s] MP  (2079): mp=1.125. U=0.221.
[05/03 14:47:26     33s] InitP A=36752.000, MA=2297.000.
[05/03 14:47:26     33s] Initial padding reaches pin density 0.490 for top
[05/03 14:47:26     33s] InitPadU 0.221 -> 0.286 for top
[05/03 14:47:26     33s] 
[05/03 14:47:26     33s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1399.2M
[05/03 14:47:26     33s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:1399.2M
[05/03 14:47:26     33s] === lastAutoLevel = 9 
[05/03 14:47:26     33s] OPERPROF: Starting spInitNetWt at level 1, MEM:1399.2M
[05/03 14:47:26     33s] 0 delay mode for cte enabled initNetWt.
[05/03 14:47:26     33s] no activity file in design. spp won't run.
[05/03 14:47:26     33s] [spp] 0
[05/03 14:47:26     33s] [adp] 0:1:1:3
[05/03 14:47:26     33s] 0 delay mode for cte disabled initNetWt.
[05/03 14:47:26     33s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.190, REAL:0.264, MEM:1409.2M
[05/03 14:47:26     33s] no activity file in design. spp won't run.
[05/03 14:47:26     33s] no activity file in design. spp won't run.
[05/03 14:47:26     33s] Clock gating cells determined by native netlist tracing.
[05/03 14:47:26     33s] Init WL Bound For Global Placement... 
[05/03 14:47:26     33s] OPERPROF: Starting npMain at level 1, MEM:1409.2M
[05/03 14:47:27     33s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:47:27     33s] OPERPROF:   Starting npPlace at level 2, MEM:1409.2M
[05/03 14:47:27     33s] Iteration  1: Total net bbox = 3.364e+04 (1.97e+04 1.40e+04)
[05/03 14:47:27     33s]               Est.  stn bbox = 3.768e+04 (2.19e+04 1.58e+04)
[05/03 14:47:27     33s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1404.2M
[05/03 14:47:27     33s] Iteration  2: Total net bbox = 3.364e+04 (1.97e+04 1.40e+04)
[05/03 14:47:27     33s]               Est.  stn bbox = 3.768e+04 (2.19e+04 1.58e+04)
[05/03 14:47:27     33s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1404.2M
[05/03 14:47:27     33s] OPERPROF:     Starting InitSKP at level 3, MEM:1408.3M
[05/03 14:47:41     46s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[05/03 14:47:41     46s] OPERPROF:     Finished InitSKP at level 3, CPU:12.997, REAL:13.220, MEM:1719.7M
[05/03 14:47:41     46s] exp_mt_sequential is set from setPlaceMode option to 1
[05/03 14:47:41     46s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/03 14:47:41     46s] place_exp_mt_interval set to default 32
[05/03 14:47:41     46s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/03 14:47:41     46s] Iteration  3: Total net bbox = 2.734e+04 (1.54e+04 1.19e+04)
[05/03 14:47:41     46s]               Est.  stn bbox = 3.297e+04 (1.87e+04 1.43e+04)
[05/03 14:47:41     46s]               cpu = 0:00:13.1 real = 0:00:14.0 mem = 1670.7M
[05/03 14:47:41     46s] Iteration  4: Total net bbox = 2.776e+04 (1.57e+04 1.21e+04)
[05/03 14:47:41     46s]               Est.  stn bbox = 3.342e+04 (1.90e+04 1.44e+04)
[05/03 14:47:41     46s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1673.7M
[05/03 14:47:41     46s] Iteration  5: Total net bbox = 2.620e+04 (1.46e+04 1.15e+04)
[05/03 14:47:41     46s]               Est.  stn bbox = 3.175e+04 (1.79e+04 1.39e+04)
[05/03 14:47:41     46s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1673.7M
[05/03 14:47:41     46s] OPERPROF:   Finished npPlace at level 2, CPU:13.354, REAL:13.647, MEM:1673.7M
[05/03 14:47:41     46s] OPERPROF: Finished npMain at level 1, CPU:13.363, REAL:14.692, MEM:1673.7M
[05/03 14:47:41     46s] OPERPROF: Starting npMain at level 1, MEM:1673.7M
[05/03 14:47:41     46s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:47:41     46s] OPERPROF:   Starting npPlace at level 2, MEM:1673.7M
[05/03 14:47:41     46s] Iteration  6: Total net bbox = 2.622e+04 (1.44e+04 1.18e+04)
[05/03 14:47:41     46s]               Est.  stn bbox = 3.188e+04 (1.76e+04 1.43e+04)
[05/03 14:47:41     46s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1657.7M
[05/03 14:47:41     46s] OPERPROF:   Finished npPlace at level 2, CPU:0.181, REAL:0.185, MEM:1657.7M
[05/03 14:47:41     46s] OPERPROF: Finished npMain at level 1, CPU:0.190, REAL:0.212, MEM:1657.7M
[05/03 14:47:41     46s] 
[05/03 14:47:41     46s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1657.7M
[05/03 14:47:41     46s] Starting Early Global Route rough congestion estimation: mem = 1657.7M
[05/03 14:47:41     46s] (I)       Started Loading and Dumping File ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Reading DB...
[05/03 14:47:41     46s] (I)       Read data from FE... (mem=1657.7M)
[05/03 14:47:41     46s] (I)       Read nodes and places... (mem=1657.7M)
[05/03 14:47:41     46s] (I)       Done Read nodes and places (cpu=0.002s, mem=1657.7M)
[05/03 14:47:41     46s] (I)       Read nets... (mem=1657.7M)
[05/03 14:47:41     46s] (I)       Done Read nets (cpu=0.003s, mem=1657.7M)
[05/03 14:47:41     46s] (I)       Done Read data from FE (cpu=0.005s, mem=1657.7M)
[05/03 14:47:41     46s] (I)       before initializing RouteDB syMemory usage = 1657.7 MB
[05/03 14:47:41     46s] (I)       Print mode             : 2
[05/03 14:47:41     46s] (I)       Stop if highly congested: false
[05/03 14:47:41     46s] (I)       Honor MSV route constraint: false
[05/03 14:47:41     46s] (I)       Maximum routing layer  : 7
[05/03 14:47:41     46s] (I)       Minimum routing layer  : 2
[05/03 14:47:41     46s] (I)       Supply scale factor H  : 1.00
[05/03 14:47:41     46s] (I)       Supply scale factor V  : 1.00
[05/03 14:47:41     46s] (I)       Tracks used by clock wire: 0
[05/03 14:47:41     46s] (I)       Reverse direction      : 
[05/03 14:47:41     46s] (I)       Honor partition pin guides: true
[05/03 14:47:41     46s] (I)       Route selected nets only: false
[05/03 14:47:41     46s] (I)       Route secondary PG pins: false
[05/03 14:47:41     46s] (I)       Second PG max fanout   : 2147483647
[05/03 14:47:41     46s] (I)       Assign partition pins  : false
[05/03 14:47:41     46s] (I)       Support large GCell    : true
[05/03 14:47:41     46s] (I)       Number of rows per GCell: 12
[05/03 14:47:41     46s] (I)       Max num rows per GCell : 32
[05/03 14:47:41     46s] (I)       Apply function for special wires: true
[05/03 14:47:41     46s] (I)       Layer by layer blockage reading: true
[05/03 14:47:41     46s] (I)       Offset calculation fix : true
[05/03 14:47:41     46s] (I)       Route stripe layer range: 
[05/03 14:47:41     46s] (I)       Honor partition fences : 
[05/03 14:47:41     46s] (I)       Honor partition pin    : 
[05/03 14:47:41     46s] (I)       Honor partition fences with feedthrough: 
[05/03 14:47:41     46s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:47:41     46s] (I)       build grid graph
[05/03 14:47:41     46s] (I)       build grid graph start
[05/03 14:47:41     46s] [NR-eGR] Track table information for default rule: 
[05/03 14:47:41     46s] [NR-eGR] M1 has no routable track
[05/03 14:47:41     46s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:47:41     46s] [NR-eGR] M3 has single uniform track structure
[05/03 14:47:41     46s] [NR-eGR] M4 has single uniform track structure
[05/03 14:47:41     46s] [NR-eGR] M5 has single uniform track structure
[05/03 14:47:41     46s] [NR-eGR] M6 has single uniform track structure
[05/03 14:47:41     46s] [NR-eGR] M7 has single uniform track structure
[05/03 14:47:41     46s] (I)       build grid graph end
[05/03 14:47:41     46s] (I)       ===========================================================================
[05/03 14:47:41     46s] (I)       == Report All Rule Vias ==
[05/03 14:47:41     46s] (I)       ===========================================================================
[05/03 14:47:41     46s] (I)        Via Rule : (Default)
[05/03 14:47:41     46s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:47:41     46s] (I)       ---------------------------------------------------------------------------
[05/03 14:47:41     46s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:47:41     46s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:47:41     46s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:47:41     46s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:47:41     46s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:47:41     46s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:47:41     46s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:47:41     46s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:47:41     46s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:47:41     46s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:47:41     46s] (I)       ===========================================================================
[05/03 14:47:41     46s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Num PG vias on layer 1 : 0
[05/03 14:47:41     46s] (I)       Num PG vias on layer 2 : 0
[05/03 14:47:41     46s] (I)       Num PG vias on layer 3 : 0
[05/03 14:47:41     46s] (I)       Num PG vias on layer 4 : 0
[05/03 14:47:41     46s] (I)       Num PG vias on layer 5 : 0
[05/03 14:47:41     46s] (I)       Num PG vias on layer 6 : 0
[05/03 14:47:41     46s] (I)       Num PG vias on layer 7 : 0
[05/03 14:47:41     46s] [NR-eGR] Read 944 PG shapes
[05/03 14:47:41     46s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:47:41     46s] [NR-eGR] #Instance Blockages : 1088
[05/03 14:47:41     46s] [NR-eGR] #PG Blockages       : 944
[05/03 14:47:41     46s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:47:41     46s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:47:41     46s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:47:41     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:47:41     46s] (I)       readDataFromPlaceDB
[05/03 14:47:41     46s] (I)       Read net information..
[05/03 14:47:41     46s] [NR-eGR] Read numTotalNets=2236  numIgnoredNets=0
[05/03 14:47:41     46s] (I)       Read testcase time = 0.001 seconds
[05/03 14:47:41     46s] 
[05/03 14:47:41     46s] (I)       early_global_route_priority property id does not exist.
[05/03 14:47:41     46s] (I)       Start initializing grid graph
[05/03 14:47:41     46s] (I)       End initializing grid graph
[05/03 14:47:41     46s] (I)       Model blockages into capacity
[05/03 14:47:41     46s] (I)       Read Num Blocks=3100  Num Prerouted Wires=0  Num CS=0
[05/03 14:47:41     46s] (I)       Started Modeling ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Started Modeling Layer 1 ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Started Modeling Layer 2 ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Layer 1 (H) : #blockages 1542 : #preroutes 0
[05/03 14:47:41     46s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Started Modeling Layer 3 ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:47:41     46s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Started Modeling Layer 4 ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:47:41     46s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Started Modeling Layer 5 ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:47:41     46s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Started Modeling Layer 6 ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:47:41     46s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Started Modeling Layer 7 ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:47:41     46s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Number of ignored nets = 0
[05/03 14:47:41     46s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:47:41     46s] (I)       Number of clock nets = 0.  Ignored: No
[05/03 14:47:41     46s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:47:41     46s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:47:41     46s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:47:41     46s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:47:41     46s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:47:41     46s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:47:41     46s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:47:41     46s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1657.7 MB
[05/03 14:47:41     46s] (I)       Ndr track 0 does not exist
[05/03 14:47:41     46s] (I)       Layer1  viaCost=100.00
[05/03 14:47:41     46s] (I)       Layer2  viaCost=100.00
[05/03 14:47:41     46s] (I)       Layer3  viaCost=100.00
[05/03 14:47:41     46s] (I)       Layer4  viaCost=100.00
[05/03 14:47:41     46s] (I)       Layer5  viaCost=100.00
[05/03 14:47:41     46s] (I)       Layer6  viaCost=100.00
[05/03 14:47:41     46s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:47:41     46s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:47:41     46s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:47:41     46s] (I)       Site width          :   864  (dbu)
[05/03 14:47:41     46s] (I)       Row height          :  4320  (dbu)
[05/03 14:47:41     46s] (I)       GCell width         : 51840  (dbu)
[05/03 14:47:41     46s] (I)       GCell height        : 51840  (dbu)
[05/03 14:47:41     46s] (I)       Grid                :    19    14     7
[05/03 14:47:41     46s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:47:41     46s] (I)       Vertical capacity   :     0     0 51840     0 51840     0 51840
[05/03 14:47:41     46s] (I)       Horizontal capacity :     0 51840     0 51840     0 51840     0
[05/03 14:47:41     46s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:47:41     46s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:47:41     46s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:47:41     46s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:47:41     46s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:47:41     46s] (I)       Num tracks per GCell: 90.00 90.00 90.00 67.50 67.50 50.62 50.62
[05/03 14:47:41     46s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:47:41     46s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:47:41     46s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:47:41     46s] (I)       --------------------------------------------------------
[05/03 14:47:41     46s] 
[05/03 14:47:41     46s] [NR-eGR] ============ Routing rule table ============
[05/03 14:47:41     46s] [NR-eGR] Rule id: 0  Nets: 2236 
[05/03 14:47:41     46s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:47:41     46s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:47:41     46s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:47:41     46s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:47:41     46s] [NR-eGR] ========================================
[05/03 14:47:41     46s] [NR-eGR] 
[05/03 14:47:41     46s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:47:41     46s] (I)       blocked tracks on layer2 : = 13437 / 22192 (60.55%)
[05/03 14:47:41     46s] (I)       blocked tracks on layer3 : = 9993 / 23016 (43.42%)
[05/03 14:47:41     46s] (I)       blocked tracks on layer4 : = 815 / 17822 (4.57%)
[05/03 14:47:41     46s] (I)       blocked tracks on layer5 : = 0 / 17262 (0.00%)
[05/03 14:47:41     46s] (I)       blocked tracks on layer6 : = 3211 / 13357 (24.04%)
[05/03 14:47:41     46s] (I)       blocked tracks on layer7 : = 3094 / 12936 (23.92%)
[05/03 14:47:41     46s] (I)       After initializing earlyGlobalRoute syMemory usage = 1657.7 MB
[05/03 14:47:41     46s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.12 sec, Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       ============= Initialization =============
[05/03 14:47:41     46s] (I)       numLocalWires=8626  numGlobalNetBranches=1914  numLocalNetBranches=2424
[05/03 14:47:41     46s] (I)       totalPins=7896  totalGlobalPin=2119 (26.84%)
[05/03 14:47:41     46s] (I)       Started Build MST ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Generate topology with single threads
[05/03 14:47:41     46s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       total 2D Cap : 81190 = (40323 H, 40867 V)
[05/03 14:47:41     46s] (I)       ============  Phase 1a Route ============
[05/03 14:47:41     46s] (I)       Started Phase 1a ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/03 14:47:41     46s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1657.71 MB )
[05/03 14:47:41     46s] (I)       Usage: 2215 = (1357 H, 858 V) = (3.37% H, 2.10% V) = (1.759e+04um H, 1.112e+04um V)
[05/03 14:47:41     46s] (I)       
[05/03 14:47:41     46s] (I)       ============  Phase 1b Route ============
[05/03 14:47:41     46s] (I)       Usage: 2215 = (1357 H, 858 V) = (3.37% H, 2.10% V) = (1.759e+04um H, 1.112e+04um V)
[05/03 14:47:41     46s] (I)       
[05/03 14:47:41     46s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/03 14:47:41     46s] 
[05/03 14:47:41     46s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 14:47:41     46s] Finished Early Global Route rough congestion estimation: mem = 1657.7M
[05/03 14:47:41     46s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.021, REAL:0.152, MEM:1657.7M
[05/03 14:47:41     46s] earlyGlobalRoute rough estimation gcell size 12 row height
[05/03 14:47:41     46s] OPERPROF: Starting CDPad at level 1, MEM:1657.7M
[05/03 14:47:41     46s] CDPadU 0.286 -> 0.286. R=0.221, N=2079, GS=12.960
[05/03 14:47:41     46s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.010, MEM:1657.7M
[05/03 14:47:41     46s] OPERPROF: Starting npMain at level 1, MEM:1657.7M
[05/03 14:47:41     46s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:47:41     46s] OPERPROF:   Starting npPlace at level 2, MEM:1657.7M
[05/03 14:47:41     46s] OPERPROF:   Finished npPlace at level 2, CPU:0.027, REAL:0.027, MEM:1657.7M
[05/03 14:47:41     46s] OPERPROF: Finished npMain at level 1, CPU:0.036, REAL:0.037, MEM:1657.7M
[05/03 14:47:41     46s] Global placement CDP skipped at cutLevel 7.
[05/03 14:47:41     46s] Iteration  7: Total net bbox = 2.742e+04 (1.56e+04 1.18e+04)
[05/03 14:47:41     46s]               Est.  stn bbox = 3.313e+04 (1.88e+04 1.43e+04)
[05/03 14:47:41     46s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1657.7M
[05/03 14:47:42     47s] End AAE Lib Interpolated Model. (MEM=1690.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:47:42     47s] First Iteration Infinite Tw... 
[05/03 14:47:42     47s] Total number of fetched objects 2308
[05/03 14:47:42     47s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:47:42     47s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:47:42     47s] End delay calculation. (MEM=1790.96 CPU=0:00:00.3 REAL=0:00:00.0)
[05/03 14:47:42     47s] nrCritNet: 0.00% ( 0 / 2236 ) cutoffSlk: 214748364.7ps stdDelay: 2.6ps
[05/03 14:47:42     47s] nrCritNet: 0.00% ( 0 / 2236 ) cutoffSlk: 214748364.7ps stdDelay: 2.6ps
[05/03 14:47:42     47s] Iteration  8: Total net bbox = 2.742e+04 (1.56e+04 1.18e+04)
[05/03 14:47:42     47s]               Est.  stn bbox = 3.313e+04 (1.88e+04 1.43e+04)
[05/03 14:47:42     47s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1783.0M
[05/03 14:47:42     47s] OPERPROF: Starting npMain at level 1, MEM:1783.0M
[05/03 14:47:42     47s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:47:42     47s] OPERPROF:   Starting npPlace at level 2, MEM:1783.0M
[05/03 14:47:43     48s] OPERPROF:   Finished npPlace at level 2, CPU:0.346, REAL:0.354, MEM:1783.0M
[05/03 14:47:43     48s] OPERPROF: Finished npMain at level 1, CPU:0.355, REAL:0.363, MEM:1783.0M
[05/03 14:47:43     48s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1783.0M
[05/03 14:47:43     48s] Starting Early Global Route rough congestion estimation: mem = 1783.0M
[05/03 14:47:43     48s] (I)       Started Loading and Dumping File ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Reading DB...
[05/03 14:47:43     48s] (I)       Read data from FE... (mem=1783.0M)
[05/03 14:47:43     48s] (I)       Read nodes and places... (mem=1783.0M)
[05/03 14:47:43     48s] (I)       Done Read nodes and places (cpu=0.002s, mem=1783.0M)
[05/03 14:47:43     48s] (I)       Read nets... (mem=1783.0M)
[05/03 14:47:43     48s] (I)       Done Read nets (cpu=0.003s, mem=1783.0M)
[05/03 14:47:43     48s] (I)       Done Read data from FE (cpu=0.005s, mem=1783.0M)
[05/03 14:47:43     48s] (I)       before initializing RouteDB syMemory usage = 1783.0 MB
[05/03 14:47:43     48s] (I)       Print mode             : 2
[05/03 14:47:43     48s] (I)       Stop if highly congested: false
[05/03 14:47:43     48s] (I)       Honor MSV route constraint: false
[05/03 14:47:43     48s] (I)       Maximum routing layer  : 7
[05/03 14:47:43     48s] (I)       Minimum routing layer  : 2
[05/03 14:47:43     48s] (I)       Supply scale factor H  : 1.00
[05/03 14:47:43     48s] (I)       Supply scale factor V  : 1.00
[05/03 14:47:43     48s] (I)       Tracks used by clock wire: 0
[05/03 14:47:43     48s] (I)       Reverse direction      : 
[05/03 14:47:43     48s] (I)       Honor partition pin guides: true
[05/03 14:47:43     48s] (I)       Route selected nets only: false
[05/03 14:47:43     48s] (I)       Route secondary PG pins: false
[05/03 14:47:43     48s] (I)       Second PG max fanout   : 2147483647
[05/03 14:47:43     48s] (I)       Assign partition pins  : false
[05/03 14:47:43     48s] (I)       Support large GCell    : true
[05/03 14:47:43     48s] (I)       Number of rows per GCell: 6
[05/03 14:47:43     48s] (I)       Max num rows per GCell : 32
[05/03 14:47:43     48s] (I)       Apply function for special wires: true
[05/03 14:47:43     48s] (I)       Layer by layer blockage reading: true
[05/03 14:47:43     48s] (I)       Offset calculation fix : true
[05/03 14:47:43     48s] (I)       Route stripe layer range: 
[05/03 14:47:43     48s] (I)       Honor partition fences : 
[05/03 14:47:43     48s] (I)       Honor partition pin    : 
[05/03 14:47:43     48s] (I)       Honor partition fences with feedthrough: 
[05/03 14:47:43     48s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:47:43     48s] (I)       build grid graph
[05/03 14:47:43     48s] (I)       build grid graph start
[05/03 14:47:43     48s] [NR-eGR] Track table information for default rule: 
[05/03 14:47:43     48s] [NR-eGR] M1 has no routable track
[05/03 14:47:43     48s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:47:43     48s] [NR-eGR] M3 has single uniform track structure
[05/03 14:47:43     48s] [NR-eGR] M4 has single uniform track structure
[05/03 14:47:43     48s] [NR-eGR] M5 has single uniform track structure
[05/03 14:47:43     48s] [NR-eGR] M6 has single uniform track structure
[05/03 14:47:43     48s] [NR-eGR] M7 has single uniform track structure
[05/03 14:47:43     48s] (I)       build grid graph end
[05/03 14:47:43     48s] (I)       ===========================================================================
[05/03 14:47:43     48s] (I)       == Report All Rule Vias ==
[05/03 14:47:43     48s] (I)       ===========================================================================
[05/03 14:47:43     48s] (I)        Via Rule : (Default)
[05/03 14:47:43     48s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:47:43     48s] (I)       ---------------------------------------------------------------------------
[05/03 14:47:43     48s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:47:43     48s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:47:43     48s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:47:43     48s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:47:43     48s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:47:43     48s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:47:43     48s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:47:43     48s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:47:43     48s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:47:43     48s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:47:43     48s] (I)       ===========================================================================
[05/03 14:47:43     48s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Num PG vias on layer 1 : 0
[05/03 14:47:43     48s] (I)       Num PG vias on layer 2 : 0
[05/03 14:47:43     48s] (I)       Num PG vias on layer 3 : 0
[05/03 14:47:43     48s] (I)       Num PG vias on layer 4 : 0
[05/03 14:47:43     48s] (I)       Num PG vias on layer 5 : 0
[05/03 14:47:43     48s] (I)       Num PG vias on layer 6 : 0
[05/03 14:47:43     48s] (I)       Num PG vias on layer 7 : 0
[05/03 14:47:43     48s] [NR-eGR] Read 944 PG shapes
[05/03 14:47:43     48s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:47:43     48s] [NR-eGR] #Instance Blockages : 1088
[05/03 14:47:43     48s] [NR-eGR] #PG Blockages       : 944
[05/03 14:47:43     48s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:47:43     48s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:47:43     48s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:47:43     48s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:47:43     48s] (I)       readDataFromPlaceDB
[05/03 14:47:43     48s] (I)       Read net information..
[05/03 14:47:43     48s] [NR-eGR] Read numTotalNets=2236  numIgnoredNets=0
[05/03 14:47:43     48s] (I)       Read testcase time = 0.001 seconds
[05/03 14:47:43     48s] 
[05/03 14:47:43     48s] (I)       early_global_route_priority property id does not exist.
[05/03 14:47:43     48s] (I)       Start initializing grid graph
[05/03 14:47:43     48s] (I)       End initializing grid graph
[05/03 14:47:43     48s] (I)       Model blockages into capacity
[05/03 14:47:43     48s] (I)       Read Num Blocks=3100  Num Prerouted Wires=0  Num CS=0
[05/03 14:47:43     48s] (I)       Started Modeling ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Started Modeling Layer 1 ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Started Modeling Layer 2 ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Layer 1 (H) : #blockages 1542 : #preroutes 0
[05/03 14:47:43     48s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Started Modeling Layer 3 ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:47:43     48s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Started Modeling Layer 4 ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:47:43     48s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Started Modeling Layer 5 ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:47:43     48s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Started Modeling Layer 6 ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:47:43     48s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Started Modeling Layer 7 ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:47:43     48s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Number of ignored nets = 0
[05/03 14:47:43     48s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:47:43     48s] (I)       Number of clock nets = 0.  Ignored: No
[05/03 14:47:43     48s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:47:43     48s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:47:43     48s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:47:43     48s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:47:43     48s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:47:43     48s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:47:43     48s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:47:43     48s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1783.0 MB
[05/03 14:47:43     48s] (I)       Ndr track 0 does not exist
[05/03 14:47:43     48s] (I)       Layer1  viaCost=100.00
[05/03 14:47:43     48s] (I)       Layer2  viaCost=100.00
[05/03 14:47:43     48s] (I)       Layer3  viaCost=100.00
[05/03 14:47:43     48s] (I)       Layer4  viaCost=100.00
[05/03 14:47:43     48s] (I)       Layer5  viaCost=100.00
[05/03 14:47:43     48s] (I)       Layer6  viaCost=100.00
[05/03 14:47:43     48s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:47:43     48s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:47:43     48s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:47:43     48s] (I)       Site width          :   864  (dbu)
[05/03 14:47:43     48s] (I)       Row height          :  4320  (dbu)
[05/03 14:47:43     48s] (I)       GCell width         : 25920  (dbu)
[05/03 14:47:43     48s] (I)       GCell height        : 25920  (dbu)
[05/03 14:47:43     48s] (I)       Grid                :    37    28     7
[05/03 14:47:43     48s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:47:43     48s] (I)       Vertical capacity   :     0     0 25920     0 25920     0 25920
[05/03 14:47:43     48s] (I)       Horizontal capacity :     0 25920     0 25920     0 25920     0
[05/03 14:47:43     48s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:47:43     48s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:47:43     48s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:47:43     48s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:47:43     48s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:47:43     48s] (I)       Num tracks per GCell: 45.00 45.00 45.00 33.75 33.75 25.31 25.31
[05/03 14:47:43     48s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:47:43     48s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:47:43     48s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:47:43     48s] (I)       --------------------------------------------------------
[05/03 14:47:43     48s] 
[05/03 14:47:43     48s] [NR-eGR] ============ Routing rule table ============
[05/03 14:47:43     48s] [NR-eGR] Rule id: 0  Nets: 2236 
[05/03 14:47:43     48s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:47:43     48s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:47:43     48s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:47:43     48s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:47:43     48s] [NR-eGR] ========================================
[05/03 14:47:43     48s] [NR-eGR] 
[05/03 14:47:43     48s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:47:43     48s] (I)       blocked tracks on layer2 : = 23473 / 43216 (54.32%)
[05/03 14:47:43     48s] (I)       blocked tracks on layer3 : = 19875 / 46032 (43.18%)
[05/03 14:47:43     48s] (I)       blocked tracks on layer4 : = 1294 / 34706 (3.73%)
[05/03 14:47:43     48s] (I)       blocked tracks on layer5 : = 0 / 34524 (0.00%)
[05/03 14:47:43     48s] (I)       blocked tracks on layer6 : = 6253 / 26011 (24.04%)
[05/03 14:47:43     48s] (I)       blocked tracks on layer7 : = 6188 / 25872 (23.92%)
[05/03 14:47:43     48s] (I)       After initializing earlyGlobalRoute syMemory usage = 1783.0 MB
[05/03 14:47:43     48s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       ============= Initialization =============
[05/03 14:47:43     48s] (I)       numLocalWires=7034  numGlobalNetBranches=2002  numLocalNetBranches=1538
[05/03 14:47:43     48s] (I)       totalPins=7896  totalGlobalPin=3321 (42.06%)
[05/03 14:47:43     48s] (I)       Started Build MST ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Generate topology with single threads
[05/03 14:47:43     48s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       total 2D Cap : 159714 = (77963 H, 81751 V)
[05/03 14:47:43     48s] (I)       ============  Phase 1a Route ============
[05/03 14:47:43     48s] (I)       Started Phase 1a ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/03 14:47:43     48s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:43     48s] (I)       Usage: 4690 = (2640 H, 2050 V) = (3.39% H, 2.51% V) = (1.711e+04um H, 1.328e+04um V)
[05/03 14:47:43     48s] (I)       
[05/03 14:47:43     48s] (I)       ============  Phase 1b Route ============
[05/03 14:47:43     48s] (I)       Usage: 4690 = (2640 H, 2050 V) = (3.39% H, 2.51% V) = (1.711e+04um H, 1.328e+04um V)
[05/03 14:47:43     48s] (I)       
[05/03 14:47:43     48s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/03 14:47:43     48s] 
[05/03 14:47:43     48s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 14:47:43     48s] Finished Early Global Route rough congestion estimation: mem = 1783.0M
[05/03 14:47:43     48s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.017, REAL:0.017, MEM:1783.0M
[05/03 14:47:43     48s] earlyGlobalRoute rough estimation gcell size 6 row height
[05/03 14:47:43     48s] OPERPROF: Starting CDPad at level 1, MEM:1783.0M
[05/03 14:47:43     48s] CDPadU 0.286 -> 0.286. R=0.221, N=2079, GS=6.480
[05/03 14:47:43     48s] OPERPROF: Finished CDPad at level 1, CPU:0.012, REAL:0.012, MEM:1783.0M
[05/03 14:47:43     48s] OPERPROF: Starting npMain at level 1, MEM:1783.0M
[05/03 14:47:43     48s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:47:43     48s] OPERPROF:   Starting npPlace at level 2, MEM:1783.0M
[05/03 14:47:43     48s] OPERPROF:   Finished npPlace at level 2, CPU:0.027, REAL:0.027, MEM:1783.0M
[05/03 14:47:43     48s] OPERPROF: Finished npMain at level 1, CPU:0.035, REAL:0.036, MEM:1783.0M
[05/03 14:47:43     48s] Global placement CDP skipped at cutLevel 9.
[05/03 14:47:43     48s] Iteration  9: Total net bbox = 2.813e+04 (1.57e+04 1.24e+04)
[05/03 14:47:43     48s]               Est.  stn bbox = 3.403e+04 (1.90e+04 1.50e+04)
[05/03 14:47:43     48s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1783.0M
[05/03 14:47:43     48s] End AAE Lib Interpolated Model. (MEM=1782.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:47:43     48s] Total number of fetched objects 2308
[05/03 14:47:43     48s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:47:43     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:47:43     48s] End delay calculation. (MEM=1782.96 CPU=0:00:00.2 REAL=0:00:00.0)
[05/03 14:47:43     48s] nrCritNet: 0.00% ( 0 / 2236 ) cutoffSlk: 214748364.7ps stdDelay: 2.6ps
[05/03 14:47:43     48s] nrCritNet: 0.00% ( 0 / 2236 ) cutoffSlk: 214748364.7ps stdDelay: 2.6ps
[05/03 14:47:43     48s] Iteration 10: Total net bbox = 2.813e+04 (1.57e+04 1.24e+04)
[05/03 14:47:43     48s]               Est.  stn bbox = 3.403e+04 (1.90e+04 1.50e+04)
[05/03 14:47:43     48s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1783.0M
[05/03 14:47:43     48s] OPERPROF: Starting npMain at level 1, MEM:1783.0M
[05/03 14:47:43     48s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:47:43     48s] OPERPROF:   Starting npPlace at level 2, MEM:1783.0M
[05/03 14:47:44     49s] OPERPROF:   Finished npPlace at level 2, CPU:0.445, REAL:0.455, MEM:1783.0M
[05/03 14:47:44     49s] OPERPROF: Finished npMain at level 1, CPU:0.455, REAL:0.464, MEM:1783.0M
[05/03 14:47:44     49s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1783.0M
[05/03 14:47:44     49s] Starting Early Global Route rough congestion estimation: mem = 1783.0M
[05/03 14:47:44     49s] (I)       Started Loading and Dumping File ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Reading DB...
[05/03 14:47:44     49s] (I)       Read data from FE... (mem=1783.0M)
[05/03 14:47:44     49s] (I)       Read nodes and places... (mem=1783.0M)
[05/03 14:47:44     49s] (I)       Done Read nodes and places (cpu=0.002s, mem=1783.0M)
[05/03 14:47:44     49s] (I)       Read nets... (mem=1783.0M)
[05/03 14:47:44     49s] (I)       Done Read nets (cpu=0.003s, mem=1783.0M)
[05/03 14:47:44     49s] (I)       Done Read data from FE (cpu=0.005s, mem=1783.0M)
[05/03 14:47:44     49s] (I)       before initializing RouteDB syMemory usage = 1783.0 MB
[05/03 14:47:44     49s] (I)       Print mode             : 2
[05/03 14:47:44     49s] (I)       Stop if highly congested: false
[05/03 14:47:44     49s] (I)       Honor MSV route constraint: false
[05/03 14:47:44     49s] (I)       Maximum routing layer  : 7
[05/03 14:47:44     49s] (I)       Minimum routing layer  : 2
[05/03 14:47:44     49s] (I)       Supply scale factor H  : 1.00
[05/03 14:47:44     49s] (I)       Supply scale factor V  : 1.00
[05/03 14:47:44     49s] (I)       Tracks used by clock wire: 0
[05/03 14:47:44     49s] (I)       Reverse direction      : 
[05/03 14:47:44     49s] (I)       Honor partition pin guides: true
[05/03 14:47:44     49s] (I)       Route selected nets only: false
[05/03 14:47:44     49s] (I)       Route secondary PG pins: false
[05/03 14:47:44     49s] (I)       Second PG max fanout   : 2147483647
[05/03 14:47:44     49s] (I)       Assign partition pins  : false
[05/03 14:47:44     49s] (I)       Support large GCell    : true
[05/03 14:47:44     49s] (I)       Number of rows per GCell: 3
[05/03 14:47:44     49s] (I)       Max num rows per GCell : 32
[05/03 14:47:44     49s] (I)       Apply function for special wires: true
[05/03 14:47:44     49s] (I)       Layer by layer blockage reading: true
[05/03 14:47:44     49s] (I)       Offset calculation fix : true
[05/03 14:47:44     49s] (I)       Route stripe layer range: 
[05/03 14:47:44     49s] (I)       Honor partition fences : 
[05/03 14:47:44     49s] (I)       Honor partition pin    : 
[05/03 14:47:44     49s] (I)       Honor partition fences with feedthrough: 
[05/03 14:47:44     49s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:47:44     49s] (I)       build grid graph
[05/03 14:47:44     49s] (I)       build grid graph start
[05/03 14:47:44     49s] [NR-eGR] Track table information for default rule: 
[05/03 14:47:44     49s] [NR-eGR] M1 has no routable track
[05/03 14:47:44     49s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:47:44     49s] [NR-eGR] M3 has single uniform track structure
[05/03 14:47:44     49s] [NR-eGR] M4 has single uniform track structure
[05/03 14:47:44     49s] [NR-eGR] M5 has single uniform track structure
[05/03 14:47:44     49s] [NR-eGR] M6 has single uniform track structure
[05/03 14:47:44     49s] [NR-eGR] M7 has single uniform track structure
[05/03 14:47:44     49s] (I)       build grid graph end
[05/03 14:47:44     49s] (I)       ===========================================================================
[05/03 14:47:44     49s] (I)       == Report All Rule Vias ==
[05/03 14:47:44     49s] (I)       ===========================================================================
[05/03 14:47:44     49s] (I)        Via Rule : (Default)
[05/03 14:47:44     49s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:47:44     49s] (I)       ---------------------------------------------------------------------------
[05/03 14:47:44     49s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:47:44     49s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:47:44     49s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:47:44     49s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:47:44     49s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:47:44     49s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:47:44     49s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:47:44     49s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:47:44     49s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:47:44     49s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:47:44     49s] (I)       ===========================================================================
[05/03 14:47:44     49s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Num PG vias on layer 1 : 0
[05/03 14:47:44     49s] (I)       Num PG vias on layer 2 : 0
[05/03 14:47:44     49s] (I)       Num PG vias on layer 3 : 0
[05/03 14:47:44     49s] (I)       Num PG vias on layer 4 : 0
[05/03 14:47:44     49s] (I)       Num PG vias on layer 5 : 0
[05/03 14:47:44     49s] (I)       Num PG vias on layer 6 : 0
[05/03 14:47:44     49s] (I)       Num PG vias on layer 7 : 0
[05/03 14:47:44     49s] [NR-eGR] Read 944 PG shapes
[05/03 14:47:44     49s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:47:44     49s] [NR-eGR] #Instance Blockages : 1088
[05/03 14:47:44     49s] [NR-eGR] #PG Blockages       : 944
[05/03 14:47:44     49s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:47:44     49s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:47:44     49s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:47:44     49s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:47:44     49s] (I)       readDataFromPlaceDB
[05/03 14:47:44     49s] (I)       Read net information..
[05/03 14:47:44     49s] [NR-eGR] Read numTotalNets=2236  numIgnoredNets=0
[05/03 14:47:44     49s] (I)       Read testcase time = 0.000 seconds
[05/03 14:47:44     49s] 
[05/03 14:47:44     49s] (I)       early_global_route_priority property id does not exist.
[05/03 14:47:44     49s] (I)       Start initializing grid graph
[05/03 14:47:44     49s] (I)       End initializing grid graph
[05/03 14:47:44     49s] (I)       Model blockages into capacity
[05/03 14:47:44     49s] (I)       Read Num Blocks=3100  Num Prerouted Wires=0  Num CS=0
[05/03 14:47:44     49s] (I)       Started Modeling ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Started Modeling Layer 1 ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Started Modeling Layer 2 ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Layer 1 (H) : #blockages 1542 : #preroutes 0
[05/03 14:47:44     49s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Started Modeling Layer 3 ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:47:44     49s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Started Modeling Layer 4 ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:47:44     49s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Started Modeling Layer 5 ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:47:44     49s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Started Modeling Layer 6 ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:47:44     49s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Started Modeling Layer 7 ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:47:44     49s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Number of ignored nets = 0
[05/03 14:47:44     49s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:47:44     49s] (I)       Number of clock nets = 0.  Ignored: No
[05/03 14:47:44     49s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:47:44     49s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:47:44     49s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:47:44     49s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:47:44     49s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:47:44     49s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:47:44     49s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:47:44     49s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1783.0 MB
[05/03 14:47:44     49s] (I)       Ndr track 0 does not exist
[05/03 14:47:44     49s] (I)       Layer1  viaCost=100.00
[05/03 14:47:44     49s] (I)       Layer2  viaCost=100.00
[05/03 14:47:44     49s] (I)       Layer3  viaCost=100.00
[05/03 14:47:44     49s] (I)       Layer4  viaCost=100.00
[05/03 14:47:44     49s] (I)       Layer5  viaCost=100.00
[05/03 14:47:44     49s] (I)       Layer6  viaCost=100.00
[05/03 14:47:44     49s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:47:44     49s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:47:44     49s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:47:44     49s] (I)       Site width          :   864  (dbu)
[05/03 14:47:44     49s] (I)       Row height          :  4320  (dbu)
[05/03 14:47:44     49s] (I)       GCell width         : 12960  (dbu)
[05/03 14:47:44     49s] (I)       GCell height        : 12960  (dbu)
[05/03 14:47:44     49s] (I)       Grid                :    74    56     7
[05/03 14:47:44     49s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:47:44     49s] (I)       Vertical capacity   :     0     0 12960     0 12960     0 12960
[05/03 14:47:44     49s] (I)       Horizontal capacity :     0 12960     0 12960     0 12960     0
[05/03 14:47:44     49s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:47:44     49s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:47:44     49s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:47:44     49s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:47:44     49s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:47:44     49s] (I)       Num tracks per GCell: 22.50 22.50 22.50 16.88 16.88 12.66 12.66
[05/03 14:47:44     49s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:47:44     49s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:47:44     49s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:47:44     49s] (I)       --------------------------------------------------------
[05/03 14:47:44     49s] 
[05/03 14:47:44     49s] [NR-eGR] ============ Routing rule table ============
[05/03 14:47:44     49s] [NR-eGR] Rule id: 0  Nets: 2236 
[05/03 14:47:44     49s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:47:44     49s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:47:44     49s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:47:44     49s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:47:44     49s] [NR-eGR] ========================================
[05/03 14:47:44     49s] [NR-eGR] 
[05/03 14:47:44     49s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:47:44     49s] (I)       blocked tracks on layer2 : = 41803 / 86432 (48.37%)
[05/03 14:47:44     49s] (I)       blocked tracks on layer3 : = 37185 / 92064 (40.39%)
[05/03 14:47:44     49s] (I)       blocked tracks on layer4 : = 2243 / 69412 (3.23%)
[05/03 14:47:44     49s] (I)       blocked tracks on layer5 : = 0 / 69048 (0.00%)
[05/03 14:47:44     49s] (I)       blocked tracks on layer6 : = 12506 / 52022 (24.04%)
[05/03 14:47:44     49s] (I)       blocked tracks on layer7 : = 12376 / 51744 (23.92%)
[05/03 14:47:44     49s] (I)       After initializing earlyGlobalRoute syMemory usage = 1783.0 MB
[05/03 14:47:44     49s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       ============= Initialization =============
[05/03 14:47:44     49s] (I)       numLocalWires=4049  numGlobalNetBranches=1452  numLocalNetBranches=588
[05/03 14:47:44     49s] (I)       totalPins=7896  totalGlobalPin=5355 (67.82%)
[05/03 14:47:44     49s] (I)       Started Build MST ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Generate topology with single threads
[05/03 14:47:44     49s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       total 2D Cap : 319549 = (155920 H, 163629 V)
[05/03 14:47:44     49s] (I)       ============  Phase 1a Route ============
[05/03 14:47:44     49s] (I)       Started Phase 1a ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/03 14:47:44     49s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.96 MB )
[05/03 14:47:44     49s] (I)       Usage: 10120 = (5728 H, 4392 V) = (3.67% H, 2.68% V) = (1.856e+04um H, 1.423e+04um V)
[05/03 14:47:44     49s] (I)       
[05/03 14:47:44     49s] (I)       ============  Phase 1b Route ============
[05/03 14:47:44     49s] (I)       Usage: 10120 = (5728 H, 4392 V) = (3.67% H, 2.68% V) = (1.856e+04um H, 1.423e+04um V)
[05/03 14:47:44     49s] (I)       
[05/03 14:47:44     49s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/03 14:47:44     49s] 
[05/03 14:47:44     49s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/03 14:47:44     49s] Finished Early Global Route rough congestion estimation: mem = 1783.0M
[05/03 14:47:44     49s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.019, REAL:0.021, MEM:1783.0M
[05/03 14:47:44     49s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/03 14:47:44     49s] OPERPROF: Starting CDPad at level 1, MEM:1783.0M
[05/03 14:47:44     49s] CDPadU 0.286 -> 0.286. R=0.221, N=2079, GS=3.240
[05/03 14:47:44     49s] OPERPROF: Finished CDPad at level 1, CPU:0.019, REAL:0.019, MEM:1783.0M
[05/03 14:47:44     49s] OPERPROF: Starting npMain at level 1, MEM:1783.0M
[05/03 14:47:44     49s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:47:44     49s] OPERPROF:   Starting npPlace at level 2, MEM:1783.0M
[05/03 14:47:44     49s] OPERPROF:   Finished npPlace at level 2, CPU:0.028, REAL:0.028, MEM:1783.0M
[05/03 14:47:44     49s] OPERPROF: Finished npMain at level 1, CPU:0.037, REAL:0.038, MEM:1783.0M
[05/03 14:47:44     49s] Global placement CDP skipped at cutLevel 11.
[05/03 14:47:44     49s] Iteration 11: Total net bbox = 2.937e+04 (1.65e+04 1.29e+04)
[05/03 14:47:44     49s]               Est.  stn bbox = 3.540e+04 (1.99e+04 1.55e+04)
[05/03 14:47:44     49s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1783.0M
[05/03 14:47:44     49s] End AAE Lib Interpolated Model. (MEM=1782.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:47:44     49s] Total number of fetched objects 2308
[05/03 14:47:44     49s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:47:44     49s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:47:44     49s] End delay calculation. (MEM=1782.96 CPU=0:00:00.2 REAL=0:00:00.0)
[05/03 14:47:44     49s] nrCritNet: 0.00% ( 0 / 2236 ) cutoffSlk: 214748364.7ps stdDelay: 2.6ps
[05/03 14:47:44     49s] nrCritNet: 0.00% ( 0 / 2236 ) cutoffSlk: 214748364.7ps stdDelay: 2.6ps
[05/03 14:47:44     49s] Iteration 12: Total net bbox = 2.937e+04 (1.65e+04 1.29e+04)
[05/03 14:47:44     49s]               Est.  stn bbox = 3.540e+04 (1.99e+04 1.55e+04)
[05/03 14:47:44     49s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1783.0M
[05/03 14:47:44     49s] OPERPROF: Starting npMain at level 1, MEM:1783.0M
[05/03 14:47:44     49s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:47:44     49s] OPERPROF:   Starting npPlace at level 2, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF:   Finished npPlace at level 2, CPU:1.376, REAL:1.395, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF: Finished npMain at level 1, CPU:1.386, REAL:1.406, MEM:1783.0M
[05/03 14:47:46     51s] Iteration 13: Total net bbox = 3.191e+04 (1.79e+04 1.40e+04)
[05/03 14:47:46     51s]               Est.  stn bbox = 3.809e+04 (2.14e+04 1.67e+04)
[05/03 14:47:46     51s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 1783.0M
[05/03 14:47:46     51s] Iteration 14: Total net bbox = 3.191e+04 (1.79e+04 1.40e+04)
[05/03 14:47:46     51s]               Est.  stn bbox = 3.809e+04 (2.14e+04 1.67e+04)
[05/03 14:47:46     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1783.0M
[05/03 14:47:46     51s] [adp] clock
[05/03 14:47:46     51s] [adp] weight, nr nets, wire length
[05/03 14:47:46     51s] [adp]      0        0  0.000000
[05/03 14:47:46     51s] [adp] data
[05/03 14:47:46     51s] [adp] weight, nr nets, wire length
[05/03 14:47:46     51s] [adp]      0     2236  31907.187250
[05/03 14:47:46     51s] [adp] 0.000000|0.000000|0.000000
[05/03 14:47:46     51s] Iteration 15: Total net bbox = 3.191e+04 (1.79e+04 1.40e+04)
[05/03 14:47:46     51s]               Est.  stn bbox = 3.809e+04 (2.14e+04 1.67e+04)
[05/03 14:47:46     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = [05/03 14:47:46     51s] Clear WL Bound Manager after Global Placement... 
1783.0M
[05/03 14:47:46     51s] Clear Wl Manager.
[05/03 14:47:46     51s] Finished Global Placement (cpu=0:00:17.9, real=0:00:20.0, mem=1783.0M)
[05/03 14:47:46     51s] Tdgp not successfully inited but do clear!
[05/03 14:47:46     51s] SKP cleared!
[05/03 14:47:46     51s] 0 delay mode for cte disabled.
[05/03 14:47:46     51s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[05/03 14:47:46     51s] net ignore based on current view = 0
[05/03 14:47:46     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1782.1M
[05/03 14:47:46     51s] Solver runtime cpu: 0:00:02.3 real: 0:00:02.4
[05/03 14:47:46     51s] Core Placement runtime cpu: 0:00:15.8 real: 0:00:19.0
[05/03 14:47:46     51s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/03 14:47:46     51s] Type 'man IMPSP-9025' for more detail.
[05/03 14:47:46     51s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1782.1M
[05/03 14:47:46     51s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1782.1M
[05/03 14:47:46     51s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:47:46     51s] All LLGs are deleted
[05/03 14:47:46     51s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1782.1M
[05/03 14:47:46     51s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1782.1M
[05/03 14:47:46     51s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1782.1M
[05/03 14:47:46     51s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1782.1M
[05/03 14:47:46     51s] Core basic site is asap7sc7p5t
[05/03 14:47:46     51s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:47:46     51s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:47:46     51s] SiteArray: use 851,968 bytes
[05/03 14:47:46     51s] SiteArray: current memory after site array memory allocation 1783.0M
[05/03 14:47:46     51s] SiteArray: FP blocked sites are writable
[05/03 14:47:46     51s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:47:46     51s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1783.0M
[05/03 14:47:46     51s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:47:46     51s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.001, REAL:0.001, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.057, REAL:0.058, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF:       Starting CMU at level 4, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.062, REAL:0.063, MEM:1783.0M
[05/03 14:47:46     51s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1783.0MB).
[05/03 14:47:46     51s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.072, REAL:0.072, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.072, REAL:0.072, MEM:1783.0M
[05/03 14:47:46     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.951737.1
[05/03 14:47:46     51s] OPERPROF: Starting RefinePlace at level 1, MEM:1783.0M
[05/03 14:47:46     51s] *** Starting place_detail (0:00:51.2 mem=1783.0M) ***
[05/03 14:47:46     51s] Total net bbox length = 3.191e+04 (1.786e+04 1.405e+04) (ext = 1.869e+03)
[05/03 14:47:46     51s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/03 14:47:46     51s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:47:46     51s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:47:46     51s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1783.0M
[05/03 14:47:46     51s] Starting refinePlace ...
[05/03 14:47:46     51s]   Spread Effort: high, standalone mode, useDDP on.
[05/03 14:47:46     51s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1783.0MB) @(0:00:51.2 - 0:00:51.2).
[05/03 14:47:46     51s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:47:46     51s] wireLenOptFixPriorityInst 0 inst fixed
[05/03 14:47:46     51s] Placement tweakage begins.
[05/03 14:47:46     51s] wire length = 3.791e+04
[05/03 14:47:46     51s] wire length = 3.662e+04
[05/03 14:47:46     51s] Placement tweakage ends.
[05/03 14:47:46     51s] Move report: tweak moves 125 insts, mean move: 2.47 um, max move: 7.73 um
[05/03 14:47:46     51s] 	Max move on inst (Co_mem_R/g692__5107): (156.52, 117.28) --> (149.85, 118.34)
[05/03 14:47:46     51s] 
[05/03 14:47:46     51s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 14:47:46     51s] Move report: legalization moves 2079 insts, mean move: 0.65 um, max move: 1.29 um
[05/03 14:47:46     51s] 	Max move on inst (main_ctrl/g6967): (132.40, 64.80) --> (132.19, 63.72)
[05/03 14:47:46     51s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1783.0MB) @(0:00:51.3 - 0:00:51.3).
[05/03 14:47:46     51s] Move report: Detail placement moves 2079 insts, mean move: 0.76 um, max move: 7.27 um
[05/03 14:47:46     51s] 	Max move on inst (Co_mem_R/g692__5107): (156.52, 117.28) --> (149.69, 117.72)
[05/03 14:47:46     51s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1783.0MB
[05/03 14:47:46     51s] Statistics of distance of Instance movement in refine placement:
[05/03 14:47:46     51s]   maximum (X+Y) =         7.27 um
[05/03 14:47:46     51s]   inst (Co_mem_R/g692__5107) with max move: (156.517, 117.276) -> (149.688, 117.72)
[05/03 14:47:46     51s]   mean    (X+Y) =         0.76 um
[05/03 14:47:46     51s] Total instances moved : 2079
[05/03 14:47:46     51s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.079, REAL:0.104, MEM:1783.0M
[05/03 14:47:46     51s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1783.0MB) @(0:00:51.2 - 0:00:51.3).
[05/03 14:47:46     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.951737.1
[05/03 14:47:46     51s] OPERPROF: Finished RefinePlace at level 1, CPU:0.087, REAL:0.112, MEM:1783.0M
[05/03 14:47:46     51s] Summary Report:
[05/03 14:47:46     51s] Instances move: 2079 (out of 2079 movable)
[05/03 14:47:46     51s] Instances flipped: 0
[05/03 14:47:46     51s] Mean displacement: 0.76 um
[05/03 14:47:46     51s] Max displacement: 7.27 um (Instance: Co_mem_R/g692__5107) (156.517, 117.276) -> (149.688, 117.72)
[05/03 14:47:46     51s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI22xp33_ASAP7_75t_SL
[05/03 14:47:46     51s] Total net bbox length = 3.079e+04 (1.669e+04 1.410e+04) (ext = 1.853e+03)
[05/03 14:47:46     51s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1783.0MB
[05/03 14:47:46     51s] *** Finished place_detail (0:00:51.3 mem=1783.0M) ***
[05/03 14:47:46     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1782.1M
[05/03 14:47:46     51s] All LLGs are deleted
[05/03 14:47:46     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1782.1M
[05/03 14:47:46     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1782.1M
[05/03 14:47:46     51s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:47:46     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1782.1M
[05/03 14:47:46     51s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1782.1M
[05/03 14:47:46     51s] *** Finished Initial Placement (cpu=0:00:18.4, real=0:00:20.0, mem=1782.1M) ***
[05/03 14:47:46     51s] Core basic site is asap7sc7p5t
[05/03 14:47:46     51s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:47:46     51s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:47:46     51s] SiteArray: use 851,968 bytes
[05/03 14:47:46     51s] SiteArray: current memory after site array memory allocation 1783.0M
[05/03 14:47:46     51s] SiteArray: FP blocked sites are writable
[05/03 14:47:46     51s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:47:46     51s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1783.0M
[05/03 14:47:46     51s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:47:46     51s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.059, REAL:0.059, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.062, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.003, REAL:0.003, MEM:1783.0M
[05/03 14:47:46     51s] Density distribution unevenness ratio = 26.755%
[05/03 14:47:46     51s] powerDomain AO: bins with density > 0.750 = 48.66 % ( 182 / 374 )
[05/03 14:47:46     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1783.0M
[05/03 14:47:46     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1782.1M
[05/03 14:47:46     51s] All LLGs are deleted
[05/03 14:47:46     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1782.1M
[05/03 14:47:46     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1782.1M
[05/03 14:47:46     51s] UM:   timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:47:46     51s] UM:*                                      final
[05/03 14:47:46     51s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:47:46     51s] UM:*                                      global_place
[05/03 14:47:46     51s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/03 14:47:46     51s] User Input Parameters:
[05/03 14:47:46     51s] - Congestion Driven    : On
[05/03 14:47:46     51s] - Timing Driven        : On
[05/03 14:47:46     51s] - Area-Violation Based : On
[05/03 14:47:46     51s] - Start Rollback Level : -5
[05/03 14:47:46     51s] - Legalized            : On
[05/03 14:47:46     51s] - Window Based         : Off
[05/03 14:47:46     51s] - eDen incr mode       : Off
[05/03 14:47:46     51s] 
[05/03 14:47:46     51s] 
[05/03 14:47:46     51s] *** Start incrementalPlace ***
[05/03 14:47:46     51s] Init WL Bound for IncrIp in placeDesign ... 
[05/03 14:47:46     51s] No Views given, use default active views for adaptive view pruning
[05/03 14:47:46     51s] SKP will enable view:
[05/03 14:47:46     51s]   PVT_0P63V_100C.setup_view
[05/03 14:47:46     51s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1759.7M
[05/03 14:47:46     51s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.007, MEM:1759.7M
[05/03 14:47:46     51s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1759.7M
[05/03 14:47:46     51s] Starting Early Global Route congestion estimation: mem = 1759.7M
[05/03 14:47:46     51s] (I)       Started Loading and Dumping File ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Reading DB...
[05/03 14:47:46     51s] (I)       Read data from FE... (mem=1759.7M)
[05/03 14:47:46     51s] (I)       Read nodes and places... (mem=1759.7M)
[05/03 14:47:46     51s] (I)       Done Read nodes and places (cpu=0.002s, mem=1759.7M)
[05/03 14:47:46     51s] (I)       Read nets... (mem=1759.7M)
[05/03 14:47:46     51s] (I)       Done Read nets (cpu=0.003s, mem=1759.7M)
[05/03 14:47:46     51s] (I)       Done Read data from FE (cpu=0.005s, mem=1759.7M)
[05/03 14:47:46     51s] (I)       before initializing RouteDB syMemory usage = 1759.7 MB
[05/03 14:47:46     51s] (I)       Honor MSV route constraint: false
[05/03 14:47:46     51s] (I)       Maximum routing layer  : 7
[05/03 14:47:46     51s] (I)       Minimum routing layer  : 2
[05/03 14:47:46     51s] (I)       Supply scale factor H  : 1.00
[05/03 14:47:46     51s] (I)       Supply scale factor V  : 1.00
[05/03 14:47:46     51s] (I)       Tracks used by clock wire: 0
[05/03 14:47:46     51s] (I)       Reverse direction      : 
[05/03 14:47:46     51s] (I)       Honor partition pin guides: true
[05/03 14:47:46     51s] (I)       Route selected nets only: false
[05/03 14:47:46     51s] (I)       Route secondary PG pins: false
[05/03 14:47:46     51s] (I)       Second PG max fanout   : 2147483647
[05/03 14:47:46     51s] (I)       Apply function for special wires: true
[05/03 14:47:46     51s] (I)       Layer by layer blockage reading: true
[05/03 14:47:46     51s] (I)       Offset calculation fix : true
[05/03 14:47:46     51s] (I)       Route stripe layer range: 
[05/03 14:47:46     51s] (I)       Honor partition fences : 
[05/03 14:47:46     51s] (I)       Honor partition pin    : 
[05/03 14:47:46     51s] (I)       Honor partition fences with feedthrough: 
[05/03 14:47:46     51s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:47:46     51s] (I)       build grid graph
[05/03 14:47:46     51s] (I)       build grid graph start
[05/03 14:47:46     51s] [NR-eGR] Track table information for default rule: 
[05/03 14:47:46     51s] [NR-eGR] M1 has no routable track
[05/03 14:47:46     51s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:47:46     51s] [NR-eGR] M3 has single uniform track structure
[05/03 14:47:46     51s] [NR-eGR] M4 has single uniform track structure
[05/03 14:47:46     51s] [NR-eGR] M5 has single uniform track structure
[05/03 14:47:46     51s] [NR-eGR] M6 has single uniform track structure
[05/03 14:47:46     51s] [NR-eGR] M7 has single uniform track structure
[05/03 14:47:46     51s] (I)       build grid graph end
[05/03 14:47:46     51s] (I)       ===========================================================================
[05/03 14:47:46     51s] (I)       == Report All Rule Vias ==
[05/03 14:47:46     51s] (I)       ===========================================================================
[05/03 14:47:46     51s] (I)        Via Rule : (Default)
[05/03 14:47:46     51s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:47:46     51s] (I)       ---------------------------------------------------------------------------
[05/03 14:47:46     51s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:47:46     51s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:47:46     51s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:47:46     51s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:47:46     51s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:47:46     51s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:47:46     51s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:47:46     51s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:47:46     51s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:47:46     51s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:47:46     51s] (I)       ===========================================================================
[05/03 14:47:46     51s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Num PG vias on layer 1 : 0
[05/03 14:47:46     51s] (I)       Num PG vias on layer 2 : 0
[05/03 14:47:46     51s] (I)       Num PG vias on layer 3 : 0
[05/03 14:47:46     51s] (I)       Num PG vias on layer 4 : 0
[05/03 14:47:46     51s] (I)       Num PG vias on layer 5 : 0
[05/03 14:47:46     51s] (I)       Num PG vias on layer 6 : 0
[05/03 14:47:46     51s] (I)       Num PG vias on layer 7 : 0
[05/03 14:47:46     51s] [NR-eGR] Read 944 PG shapes
[05/03 14:47:46     51s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:47:46     51s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:47:46     51s] [NR-eGR] #Instance Blockages : 1088
[05/03 14:47:46     51s] [NR-eGR] #PG Blockages       : 944
[05/03 14:47:46     51s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:47:46     51s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:47:46     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:47:46     51s] (I)       readDataFromPlaceDB
[05/03 14:47:46     51s] (I)       Read net information..
[05/03 14:47:46     51s] (I)       Read testcase time = 0.000 seconds
[05/03 14:47:46     51s] 
[05/03 14:47:46     51s] (I)       early_global_route_priority property id does not exist.
[05/03 14:47:46     51s] [NR-eGR] Read numTotalNets=2236  numIgnoredNets=0
[05/03 14:47:46     51s] (I)       Start initializing grid graph
[05/03 14:47:46     51s] (I)       End initializing grid graph
[05/03 14:47:46     51s] (I)       Model blockages into capacity
[05/03 14:47:46     51s] (I)       Read Num Blocks=3100  Num Prerouted Wires=0  Num CS=0
[05/03 14:47:46     51s] (I)       Started Modeling ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Started Modeling Layer 1 ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Started Modeling Layer 2 ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Layer 1 (H) : #blockages 1542 : #preroutes 0
[05/03 14:47:46     51s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Started Modeling Layer 3 ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:47:46     51s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Started Modeling Layer 4 ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:47:46     51s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Started Modeling Layer 5 ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:47:46     51s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Started Modeling Layer 6 ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:47:46     51s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Started Modeling Layer 7 ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:47:46     51s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Number of ignored nets = 0
[05/03 14:47:46     51s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:47:46     51s] (I)       Number of clock nets = 0.  Ignored: No
[05/03 14:47:46     51s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:47:46     51s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:47:46     51s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:47:46     51s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:47:46     51s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:47:46     51s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:47:46     51s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:47:46     51s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1759.7 MB
[05/03 14:47:46     51s] (I)       Ndr track 0 does not exist
[05/03 14:47:46     51s] (I)       Layer1  viaCost=100.00
[05/03 14:47:46     51s] (I)       Layer2  viaCost=100.00
[05/03 14:47:46     51s] (I)       Layer3  viaCost=100.00
[05/03 14:47:46     51s] (I)       Layer4  viaCost=100.00
[05/03 14:47:46     51s] (I)       Layer5  viaCost=100.00
[05/03 14:47:46     51s] (I)       Layer6  viaCost=100.00
[05/03 14:47:46     51s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:47:46     51s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:47:46     51s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:47:46     51s] (I)       Site width          :   864  (dbu)
[05/03 14:47:46     51s] (I)       Row height          :  4320  (dbu)
[05/03 14:47:46     51s] (I)       GCell width         :  4320  (dbu)
[05/03 14:47:46     51s] (I)       GCell height        :  4320  (dbu)
[05/03 14:47:46     51s] (I)       Grid                :   220   167     7
[05/03 14:47:46     51s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:47:46     51s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:47:46     51s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:47:46     51s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:47:46     51s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:47:46     51s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:47:46     51s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:47:46     51s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:47:46     51s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:47:46     51s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:47:46     51s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:47:46     51s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:47:46     51s] (I)       --------------------------------------------------------
[05/03 14:47:46     51s] 
[05/03 14:47:46     51s] (I)       ID:0  Default:yes[05/03 14:47:46     51s] [NR-eGR] ============ Routing rule table ============
[05/03 14:47:46     51s] [NR-eGR] Rule id: 0  Nets: 2236 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:47:46     51s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:47:46     51s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:47:46     51s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:47:46     51s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:47:46     51s] [NR-eGR] ========================================
[05/03 14:47:46     51s] [NR-eGR] 
[05/03 14:47:46     51s] (I)       blocked tracks on layer2 : = 114817 / 256960 (44.68%)
[05/03 14:47:46     51s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:47:46     51s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:47:46     51s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:47:46     51s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:47:46     51s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:47:46     51s] (I)       After initializing earlyGlobalRoute syMemory usage = 1759.7 MB
[05/03 14:47:46     51s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Started Global Routing ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       ============= Initialization =============
[05/03 14:47:46     51s] (I)       totalPins=7896  totalGlobalPin=7869 (99.66%)
[05/03 14:47:46     51s] (I)       Started Build MST ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Generate topology with single threads
[05/03 14:47:46     51s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       total 2D Cap : 951099 = (464210 H, 486889 V)
[05/03 14:47:46     51s] (I)       ============  Phase 1a Route ============
[05/03 14:47:46     51s] [NR-eGR] Layer group 1: route 2236 net(s) in layer range [2, 7]
[05/03 14:47:46     51s] (I)       Started Phase 1a ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 3
[05/03 14:47:46     51s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Usage: 32778 = (18028 H, 14750 V) = (3.88% H, 3.03% V) = (1.947e+04um H, 1.593e+04um V)
[05/03 14:47:46     51s] (I)       
[05/03 14:47:46     51s] (I)       ============  Phase 1b Route ============
[05/03 14:47:46     51s] (I)       Started Phase 1b ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Usage: 32784 = (18033 H, 14751 V) = (3.88% H, 3.03% V) = (1.948e+04um H, 1.593e+04um V)
[05/03 14:47:46     51s] (I)       
[05/03 14:47:46     51s] (I)       earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 3.540672e+04um
[05/03 14:47:46     51s] (I)       ============  Phase 1c Route ============
[05/03 14:47:46     51s] (I)       Started Phase 1c ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Level2 Grid: 44 x 34
[05/03 14:47:46     51s] (I)       Started Two Level Routing ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Usage: 32795 = (18033 H, 14762 V) = (3.88% H, 3.03% V) = (1.948e+04um H, 1.594e+04um V)
[05/03 14:47:46     51s] (I)       
[05/03 14:47:46     51s] (I)       ============  Phase 1d Route ============
[05/03 14:47:46     51s] (I)       Started Phase 1d ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Usage: 32795 = (18033 H, 14762 V) = (3.88% H, 3.03% V) = (1.948e+04um H, 1.594e+04um V)
[05/03 14:47:46     51s] (I)       
[05/03 14:47:46     51s] (I)       ============  Phase 1e Route ============
[05/03 14:47:46     51s] (I)       Started Phase 1e ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Usage: 32795 = (18033 H, 14762 V) = (3.88% H, 3.03% V) = (1.948e+04um H, 1.594e+04um V)
[05/03 14:47:46     51s] (I)       
[05/03 14:47:46     51s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.541860e+04um
[05/03 14:47:46     51s] [NR-eGR] 
[05/03 14:47:46     51s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:47:46     51s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       ============  Phase 1l Route ============
[05/03 14:47:46     51s] (I)       
[05/03 14:47:46     51s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:47:46     51s] [NR-eGR]                        OverCon           OverCon            
[05/03 14:47:46     51s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 14:47:46     51s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/03 14:47:46     51s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:47:46     51s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:47:46     51s] [NR-eGR]      M2  (2)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:47:46     51s] [NR-eGR]      M3  (3)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/03 14:47:46     51s] [NR-eGR]      M4  (4)         8( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/03 14:47:46     51s] [NR-eGR]      M5  (5)         4( 0.01%)         1( 0.00%)   ( 0.01%) 
[05/03 14:47:46     51s] [NR-eGR]      M6  (6)        13( 0.04%)         3( 0.01%)   ( 0.05%) 
[05/03 14:47:46     51s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:47:46     51s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:47:46     51s] [NR-eGR] Total               32( 0.02%)         4( 0.00%)   ( 0.02%) 
[05/03 14:47:46     51s] [NR-eGR] 
[05/03 14:47:46     51s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       total 2D Cap : 952730 = (465371 H, 487359 V)
[05/03 14:47:46     51s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[05/03 14:47:46     51s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[05/03 14:47:46     51s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.052, REAL:0.102, MEM:1759.7M
[05/03 14:47:46     51s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1759.7M
[05/03 14:47:46     51s] OPERPROF: Starting HotSpotCal at level 1, MEM:1759.7M
[05/03 14:47:46     51s] [hotspot] +------------+---------------+---------------+
[05/03 14:47:46     51s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:47:46     51s] [hotspot] +------------+---------------+---------------+
[05/03 14:47:46     51s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:47:46     51s] [hotspot] +------------+---------------+---------------+
[05/03 14:47:46     51s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:47:46     51s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:47:46     51s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1759.7M
[05/03 14:47:46     51s] Skipped repairing congestion.
[05/03 14:47:46     51s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1759.7M
[05/03 14:47:46     51s] Starting Early Global Route wiring: mem = 1759.7M
[05/03 14:47:46     51s] (I)       ============= track Assignment ============
[05/03 14:47:46     51s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Started Greedy Track Assignment ( Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:47:46     51s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] (I)       Run Multi-thread track assignment
[05/03 14:47:46     51s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1759.73 MB )
[05/03 14:47:46     51s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:47:46     51s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7355
[05/03 14:47:46     51s] [NR-eGR]     M2  (2H) length: 1.071590e+04um, number of vias: 11352
[05/03 14:47:46     51s] [NR-eGR]     M3  (3V) length: 1.306128e+04um, number of vias: 946
[05/03 14:47:46     51s] [NR-eGR]     M4  (4H) length: 5.914112e+03um, number of vias: 508
[05/03 14:47:46     51s] [NR-eGR]     M5  (5V) length: 3.003412e+03um, number of vias: 354
[05/03 14:47:46     51s] [NR-eGR]     M6  (6H) length: 3.324464e+03um, number of vias: 46
[05/03 14:47:46     51s] [NR-eGR]     M7  (7V) length: 2.930160e+02um, number of vias: 0
[05/03 14:47:46     51s] [NR-eGR] Total length: 3.631218e+04um, number of vias: 20561
[05/03 14:47:46     51s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:47:46     51s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/03 14:47:46     51s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:47:46     51s] Early Global Route wiring runtime: 0.04 seconds, mem = 1692.7M
[05/03 14:47:46     51s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.044, REAL:0.044, MEM:1692.7M
[05/03 14:47:46     51s] SKP cleared!
[05/03 14:47:46     51s] Tdgp not successfully inited but do clear!
[05/03 14:47:46     51s] 0 delay mode for cte disabled.
[05/03 14:47:46     51s] Clear Wl Manager.
[05/03 14:47:46     51s] Clear WL bound data that no need be kept to net call of ip
[05/03 14:47:46     51s] 
[05/03 14:47:46     51s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[05/03 14:47:47     51s] ***** Total cpu  0:0:20
[05/03 14:47:47     51s] ***** Total real time  0:0:22
[05/03 14:47:47     51s] **place_design ... cpu = 0: 0:20, real = 0: 0:23, mem = 1692.7M **
[05/03 14:47:47     51s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/03 14:47:47     51s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:47:47     51s] UM:*                                      final
[05/03 14:47:47     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1692.7M
[05/03 14:47:47     51s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1692.7M
[05/03 14:47:47     51s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1693.5M
[05/03 14:47:47     51s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1693.5M
[05/03 14:47:47     51s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:1693.5M
[05/03 14:47:47     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:1693.5M
[05/03 14:47:47     51s] 
[05/03 14:47:47     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1693.5M
[05/03 14:47:47     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1692.7M
[05/03 14:47:47     52s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:47:47     52s] UM:                                       place_design
[05/03 14:47:47     52s] VSMManager cleared!
[05/03 14:47:47     52s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1400.8M, totSessionCpu=0:00:52 **
[05/03 14:47:47     52s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[05/03 14:47:47     52s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[05/03 14:47:47     52s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[05/03 14:47:47     52s] Info: 1 threads available for lower-level modules during optimization.
[05/03 14:47:47     52s] GigaOpt running with 1 threads.
[05/03 14:47:47     52s] Enable maxLocalDensity for 7nm : 0.920
[05/03 14:47:47     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:1690.7M
[05/03 14:47:47     52s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:47:47     52s] All LLGs are deleted
[05/03 14:47:47     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1690.7M
[05/03 14:47:47     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1690.7M
[05/03 14:47:47     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1690.7M
[05/03 14:47:47     52s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1690.7M
[05/03 14:47:47     52s] Core basic site is asap7sc7p5t
[05/03 14:47:47     52s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:47:47     52s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:47:47     52s] SiteArray: use 851,968 bytes
[05/03 14:47:47     52s] SiteArray: current memory after site array memory allocation 1691.5M
[05/03 14:47:47     52s] SiteArray: FP blocked sites are writable
[05/03 14:47:47     52s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:47:47     52s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1691.5M
[05/03 14:47:47     52s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:47:47     52s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1691.5M
[05/03 14:47:47     52s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.056, REAL:0.058, MEM:1691.5M
[05/03 14:47:47     52s] OPERPROF:     Starting CMU at level 3, MEM:1691.5M
[05/03 14:47:47     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1691.5M
[05/03 14:47:47     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.061, MEM:1691.5M
[05/03 14:47:47     52s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1691.5MB).
[05/03 14:47:47     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.068, REAL:0.070, MEM:1691.5M
[05/03 14:47:47     52s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[05/03 14:47:47     52s] 	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
[05/03 14:47:47     52s] 	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/03 14:47:47     52s] 	...
[05/03 14:47:47     52s] 	Reporting only the 20 first cells found...
[05/03 14:47:47     52s] .
[05/03 14:47:47     52s] LayerId::1 widthSet size::1
[05/03 14:47:47     52s] LayerId::2 widthSet size::1
[05/03 14:47:47     52s] LayerId::3 widthSet size::1
[05/03 14:47:47     52s] LayerId::4 widthSet size::1
[05/03 14:47:47     52s] LayerId::5 widthSet size::1
[05/03 14:47:47     52s] LayerId::6 widthSet size::1
[05/03 14:47:47     52s] LayerId::7 widthSet size::1
[05/03 14:47:47     52s] LayerId::8 widthSet size::1
[05/03 14:47:47     52s] LayerId::9 widthSet size::1
[05/03 14:47:47     52s] LayerId::10 widthSet size::1
[05/03 14:47:47     52s] Updating RC grid for preRoute extraction ...
[05/03 14:47:47     52s] Initializing multi-corner resistance tables ...
[05/03 14:47:47     52s] 
[05/03 14:47:47     52s] Creating Lib Analyzer ...
[05/03 14:47:47     52s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/03 14:47:47     52s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/03 14:47:47     52s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:47:47     52s] 
[05/03 14:47:49     53s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:53.7 mem=1697.6M
[05/03 14:47:49     53s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:53.8 mem=1697.6M
[05/03 14:47:49     53s] Creating Lib Analyzer, finished. 
[05/03 14:47:49     53s] #optDebug: fT-S <1 2 3 1 0>
[05/03 14:47:49     53s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/03 14:47:49     53s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/03 14:47:49     53s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1444.3M, totSessionCpu=0:00:54 **
[05/03 14:47:49     53s] *** opt_design -pre_cts ***
[05/03 14:47:49     53s] DRC Margin: user margin 0.0; extra margin 0.2
[05/03 14:47:49     53s] Setup Target Slack: user slack 0; extra slack 0.0
[05/03 14:47:49     53s] Hold Target Slack: user slack 0
[05/03 14:47:49     53s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/03 14:47:49     53s] Type 'man IMPOPT-3195' for more detail.
[05/03 14:47:49     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1697.6M
[05/03 14:47:49     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.058, REAL:0.058, MEM:1697.6M
[05/03 14:47:49     54s] Deleting Cell Server ...
[05/03 14:47:49     54s] Deleting Lib Analyzer.
[05/03 14:47:49     54s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:47:49     54s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:47:49     54s] Summary for sequential cells identification: 
[05/03 14:47:49     54s]   Identified SBFF number: 68
[05/03 14:47:49     54s]   Identified MBFF number: 0
[05/03 14:47:49     54s]   Identified SB Latch number: 0
[05/03 14:47:49     54s]   Identified MB Latch number: 0
[05/03 14:47:49     54s]   Not identified SBFF number: 0
[05/03 14:47:49     54s]   Not identified MBFF number: 0
[05/03 14:47:49     54s]   Not identified SB Latch number: 0
[05/03 14:47:49     54s]   Not identified MB Latch number: 0
[05/03 14:47:49     54s]   Number of sequential cells which are not FFs: 64
[05/03 14:47:49     54s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:47:49     54s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:47:49     54s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:47:49     54s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:47:49     54s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:47:49     54s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:47:49     54s]  Setting StdDelay to 2.60
[05/03 14:47:49     54s] Creating Cell Server, finished. 
[05/03 14:47:49     54s] 
[05/03 14:47:49     54s] Deleting Cell Server ...
[05/03 14:47:49     54s] 
[05/03 14:47:49     54s] Creating Lib Analyzer ...
[05/03 14:47:49     54s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:47:49     54s] Summary for sequential cells identification: 
[05/03 14:47:49     54s]   Identified SBFF number: 68
[05/03 14:47:49     54s]   Identified MBFF number: 0
[05/03 14:47:49     54s]   Identified SB Latch number: 0
[05/03 14:47:49     54s]   Identified MB Latch number: 0
[05/03 14:47:49     54s]   Not identified SBFF number: 0
[05/03 14:47:49     54s]   Not identified MBFF number: 0
[05/03 14:47:49     54s]   Not identified SB Latch number: 0
[05/03 14:47:49     54s]   Not identified MB Latch number: 0
[05/03 14:47:49     54s]   Number of sequential cells which are not FFs: 64
[05/03 14:47:49     54s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:47:49     54s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:47:49     54s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:47:49     54s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:47:49     54s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:47:49     54s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:47:49     54s]  Setting StdDelay to 2.60
[05/03 14:47:49     54s] Creating Cell Server, finished. 
[05/03 14:47:49     54s] 
[05/03 14:47:49     54s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:47:49     54s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:47:49     54s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:47:49     54s] 
[05/03 14:47:50     54s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:54.9 mem=1697.6M
[05/03 14:47:50     54s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.0 mem=1697.6M
[05/03 14:47:50     54s] Creating Lib Analyzer, finished. 
[05/03 14:47:50     54s] All LLGs are deleted
[05/03 14:47:50     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1697.6M
[05/03 14:47:50     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1696.7M
[05/03 14:47:50     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.0 mem=1696.7M
[05/03 14:47:50     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.0 mem=1696.7M
[05/03 14:47:50     55s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Loading and Dumping File ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Reading DB...
[05/03 14:47:50     55s] (I)       Read data from FE... (mem=1696.7M)
[05/03 14:47:50     55s] (I)       Read nodes and places... (mem=1696.7M)
[05/03 14:47:50     55s] (I)       Number of ignored instance 0
[05/03 14:47:50     55s] (I)       Number of inbound cells 14
[05/03 14:47:50     55s] (I)       numMoveCells=2079, numMacros=16  numPads=41  numMultiRowHeightInsts=0
[05/03 14:47:50     55s] (I)       Done Read nodes and places (cpu=0.002s, mem=1696.7M)
[05/03 14:47:50     55s] (I)       Read nets... (mem=1696.7M)
[05/03 14:47:50     55s] (I)       numNets=2236  ignoredNets=40
[05/03 14:47:50     55s] (I)       Done Read nets (cpu=0.003s, mem=1696.7M)
[05/03 14:47:50     55s] (I)       Read rows... (mem=1696.7M)
[05/03 14:47:50     55s] (I)       Done Read rows (cpu=0.000s, mem=1696.7M)
[05/03 14:47:50     55s] (I)       Identified Clock instances: Flop 432, Clock buffer/inverter 0, Gate 0, Logic 0
[05/03 14:47:50     55s] (I)       Read module constraints... (mem=1696.7M)
[05/03 14:47:50     55s] (I)       Done Read module constraints (cpu=0.000s, mem=1696.7M)
[05/03 14:47:50     55s] (I)       Done Read data from FE (cpu=0.006s, mem=1696.7M)
[05/03 14:47:50     55s] (I)       before initializing RouteDB syMemory usage = 1696.7 MB
[05/03 14:47:50     55s] (I)       Honor MSV route constraint: false
[05/03 14:47:50     55s] (I)       Maximum routing layer  : 7
[05/03 14:47:50     55s] (I)       Minimum routing layer  : 2
[05/03 14:47:50     55s] (I)       Supply scale factor H  : 1.00
[05/03 14:47:50     55s] (I)       Supply scale factor V  : 1.00
[05/03 14:47:50     55s] (I)       Tracks used by clock wire: 0
[05/03 14:47:50     55s] (I)       Reverse direction      : 
[05/03 14:47:50     55s] (I)       Honor partition pin guides: true
[05/03 14:47:50     55s] (I)       Route selected nets only: false
[05/03 14:47:50     55s] (I)       Route secondary PG pins: false
[05/03 14:47:50     55s] (I)       Second PG max fanout   : 2147483647
[05/03 14:47:50     55s] (I)       Buffering-aware routing: true
[05/03 14:47:50     55s] (I)       Spread congestion away from blockages: true
[05/03 14:47:50     55s] (I)       Overflow penalty cost  : 10
[05/03 14:47:50     55s] (I)       punchThroughDistance   : 1618.52
[05/03 14:47:50     55s] (I)       source-to-sink ratio   : 0.30
[05/03 14:47:50     55s] (I)       Apply function for special wires: true
[05/03 14:47:50     55s] (I)       Layer by layer blockage reading: true
[05/03 14:47:50     55s] (I)       Offset calculation fix : true
[05/03 14:47:50     55s] (I)       Route stripe layer range: 
[05/03 14:47:50     55s] (I)       Honor partition fences : 
[05/03 14:47:50     55s] (I)       Honor partition pin    : 
[05/03 14:47:50     55s] (I)       Honor partition fences with feedthrough: 
[05/03 14:47:50     55s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:47:50     55s] (I)       build grid graph
[05/03 14:47:50     55s] (I)       build grid graph start
[05/03 14:47:50     55s] [NR-eGR] Track table information for default rule: 
[05/03 14:47:50     55s] [NR-eGR] M1 has no routable track
[05/03 14:47:50     55s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:47:50     55s] [NR-eGR] M3 has single uniform track structure
[05/03 14:47:50     55s] [NR-eGR] M4 has single uniform track structure
[05/03 14:47:50     55s] [NR-eGR] M5 has single uniform track structure
[05/03 14:47:50     55s] [NR-eGR] M6 has single uniform track structure
[05/03 14:47:50     55s] [NR-eGR] M7 has single uniform track structure
[05/03 14:47:50     55s] (I)       build grid graph end
[05/03 14:47:50     55s] (I)       ===========================================================================
[05/03 14:47:50     55s] (I)       == Report All Rule Vias ==
[05/03 14:47:50     55s] (I)       ===========================================================================
[05/03 14:47:50     55s] (I)        Via Rule : (Default)
[05/03 14:47:50     55s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:47:50     55s] (I)       ---------------------------------------------------------------------------
[05/03 14:47:50     55s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:47:50     55s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:47:50     55s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:47:50     55s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:47:50     55s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:47:50     55s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:47:50     55s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:47:50     55s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:47:50     55s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:47:50     55s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:47:50     55s] (I)       ===========================================================================
[05/03 14:47:50     55s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Num PG vias on layer 1 : 0
[05/03 14:47:50     55s] (I)       Num PG vias on layer 2 : 0
[05/03 14:47:50     55s] (I)       Num PG vias on layer 3 : 0
[05/03 14:47:50     55s] (I)       Num PG vias on layer 4 : 0
[05/03 14:47:50     55s] (I)       Num PG vias on layer 5 : 0
[05/03 14:47:50     55s] (I)       Num PG vias on layer 6 : 0
[05/03 14:47:50     55s] (I)       Num PG vias on layer 7 : 0
[05/03 14:47:50     55s] [NR-eGR] Read 944 PG shapes
[05/03 14:47:50     55s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:47:50     55s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:47:50     55s] [NR-eGR] #Instance Blockages : 1088
[05/03 14:47:50     55s] [NR-eGR] #PG Blockages       : 944
[05/03 14:47:50     55s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:47:50     55s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:47:50     55s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:47:50     55s] (I)       readDataFromPlaceDB
[05/03 14:47:50     55s] (I)       Read net information..
[05/03 14:47:50     55s] (I)       Read testcase time = 0.001 seconds
[05/03 14:47:50     55s] 
[05/03 14:47:50     55s] [NR-eGR] Read numTotalNets=2236  numIgnoredNets=0
[05/03 14:47:50     55s] (I)       early_global_route_priority property id does not exist.
[05/03 14:47:50     55s] (I)       Start initializing grid graph
[05/03 14:47:50     55s] (I)       End initializing grid graph
[05/03 14:47:50     55s] (I)       Model blockages into capacity
[05/03 14:47:50     55s] (I)       Read Num Blocks=3100  Num Prerouted Wires=0  Num CS=0
[05/03 14:47:50     55s] (I)       Started Modeling ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Modeling Layer 1 ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Modeling Layer 2 ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Layer 1 (H) : #blockages 1542 : #preroutes 0
[05/03 14:47:50     55s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Modeling Layer 3 ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:47:50     55s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Modeling Layer 4 ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:47:50     55s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Modeling Layer 5 ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:47:50     55s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Modeling Layer 6 ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:47:50     55s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Modeling Layer 7 ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:47:50     55s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Number of ignored nets = 0
[05/03 14:47:50     55s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:47:50     55s] (I)       Number of clock nets = 0.  Ignored: No
[05/03 14:47:50     55s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:47:50     55s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:47:50     55s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:47:50     55s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:47:50     55s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:47:50     55s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:47:50     55s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:47:50     55s] (I)       Constructing bin map
[05/03 14:47:50     55s] (I)       Initialize bin information with width=8640 height=8640
[05/03 14:47:50     55s] (I)       Done constructing bin map
[05/03 14:47:50     55s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1696.7 MB
[05/03 14:47:50     55s] (I)       Ndr track 0 does not exist
[05/03 14:47:50     55s] (I)       Layer1  viaCost=100.00
[05/03 14:47:50     55s] (I)       Layer2  viaCost=100.00
[05/03 14:47:50     55s] (I)       Layer3  viaCost=100.00
[05/03 14:47:50     55s] (I)       Layer4  viaCost=100.00
[05/03 14:47:50     55s] (I)       Layer5  viaCost=100.00
[05/03 14:47:50     55s] (I)       Layer6  viaCost=100.00
[05/03 14:47:50     55s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:47:50     55s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:47:50     55s] (I)       Core area           : (0, 0) - (946944, 717120)
[05/03 14:47:50     55s] (I)       Site width          :   864  (dbu)
[05/03 14:47:50     55s] (I)       Row height          :  4320  (dbu)
[05/03 14:47:50     55s] (I)       GCell width         :  4320  (dbu)
[05/03 14:47:50     55s] (I)       GCell height        :  4320  (dbu)
[05/03 14:47:50     55s] (I)       Grid                :   220   167     7
[05/03 14:47:50     55s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:47:50     55s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:47:50     55s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:47:50     55s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:47:50     55s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:47:50     55s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:47:50     55s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:47:50     55s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:47:50     55s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:47:50     55s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:47:50     55s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:47:50     55s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:47:50     55s] (I)       --------------------------------------------------------
[05/03 14:47:50     55s] 
[05/03 14:47:50     55s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1[05/03 14:47:50     55s] [NR-eGR] ============ Routing rule table ============
[05/03 14:47:50     55s] [NR-eGR] Rule id: 0  Nets: 2236 
 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:47:50     55s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:47:50     55s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:47:50     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:47:50     55s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:47:50     55s] [NR-eGR] ========================================
[05/03 14:47:50     55s] [NR-eGR] 
[05/03 14:47:50     55s] (I)       blocked tracks on layer2 : = 114817 / 256960 (44.68%)
[05/03 14:47:50     55s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:47:50     55s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:47:50     55s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:47:50     55s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:47:50     55s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:47:50     55s] (I)       After initializing earlyGlobalRoute syMemory usage = 1696.7 MB
[05/03 14:47:50     55s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Global Routing ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       ============= Initialization =============
[05/03 14:47:50     55s] (I)       totalPins=7896  totalGlobalPin=7869 (99.66%)
[05/03 14:47:50     55s] (I)       Started Build MST ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Generate topology with single threads
[05/03 14:47:50     55s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       total 2D Cap : 951099 = (464210 H, 486889 V)
[05/03 14:47:50     55s] (I)       #blocked areas for congestion spreading : 30
[05/03 14:47:50     55s] (I)       ============  Phase 1a Route ============
[05/03 14:47:50     55s] [NR-eGR] Layer group 1: route 2236 net(s) in layer range [2, 7]
[05/03 14:47:50     55s] (I)       Started Phase 1a ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:47:50     55s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Usage: 33087 = (18066 H, 15021 V) = (3.89% H, 3.09% V) = (1.951e+04um H, 1.622e+04um V)
[05/03 14:47:50     55s] (I)       
[05/03 14:47:50     55s] (I)       ============  Phase 1b Route ============
[05/03 14:47:50     55s] (I)       Started Phase 1b ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Usage: 33093 = (18071 H, 15022 V) = (3.89% H, 3.09% V) = (1.952e+04um H, 1.622e+04um V)
[05/03 14:47:50     55s] (I)       
[05/03 14:47:50     55s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 3.574044e+04um
[05/03 14:47:50     55s] (I)       ============  Phase 1c Route ============
[05/03 14:47:50     55s] (I)       Started Phase 1c ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Level2 Grid: 44 x 34
[05/03 14:47:50     55s] (I)       Started Two Level Routing ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Usage: 33099 = (18071 H, 15028 V) = (3.89% H, 3.09% V) = (1.952e+04um H, 1.623e+04um V)
[05/03 14:47:50     55s] (I)       
[05/03 14:47:50     55s] (I)       ============  Phase 1d Route ============
[05/03 14:47:50     55s] (I)       Started Phase 1d ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Usage: 33104 = (18071 H, 15033 V) = (3.89% H, 3.09% V) = (1.952e+04um H, 1.624e+04um V)
[05/03 14:47:50     55s] (I)       
[05/03 14:47:50     55s] (I)       ============  Phase 1e Route ============
[05/03 14:47:50     55s] (I)       Started Phase 1e ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Usage: 33104 = (18071 H, 15033 V) = (3.89% H, 3.09% V) = (1.952e+04um H, 1.624e+04um V)
[05/03 14:47:50     55s] (I)       
[05/03 14:47:50     55s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.575232e+04um
[05/03 14:47:50     55s] [NR-eGR] 
[05/03 14:47:50     55s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:47:50     55s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       ============  Phase 1l Route ============
[05/03 14:47:50     55s] (I)       
[05/03 14:47:50     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:47:50     55s] [NR-eGR]                        OverCon           OverCon            
[05/03 14:47:50     55s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 14:47:50     55s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/03 14:47:50     55s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:47:50     55s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:47:50     55s] [NR-eGR]      M2  (2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/03 14:47:50     55s] [NR-eGR]      M3  (3)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/03 14:47:50     55s] [NR-eGR]      M4  (4)         9( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/03 14:47:50     55s] [NR-eGR]      M5  (5)         5( 0.01%)         1( 0.00%)   ( 0.02%) 
[05/03 14:47:50     55s] [NR-eGR]      M6  (6)        11( 0.04%)         5( 0.02%)   ( 0.05%) 
[05/03 14:47:50     55s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:47:50     55s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:47:50     55s] [NR-eGR] Total               33( 0.02%)         6( 0.00%)   ( 0.02%) 
[05/03 14:47:50     55s] [NR-eGR] 
[05/03 14:47:50     55s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       total 2D Cap : 952730 = (465371 H, 487359 V)
[05/03 14:47:50     55s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[05/03 14:47:50     55s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[05/03 14:47:50     55s] (I)       ============= track Assignment ============
[05/03 14:47:50     55s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Started Greedy Track Assignment ( Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:47:50     55s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] (I)       Run Multi-thread track assignment
[05/03 14:47:50     55s] (I)       Finished Greedy Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:47:50     55s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7355
[05/03 14:47:50     55s] [NR-eGR]     M2  (2H) length: 1.091839e+04um, number of vias: 11381
[05/03 14:47:50     55s] [NR-eGR]     M3  (3V) length: 1.326502e+04um, number of vias: 939
[05/03 14:47:50     55s] [NR-eGR]     M4  (4H) length: 5.830288e+03um, number of vias: 511
[05/03 14:47:50     55s] [NR-eGR]     M5  (5V) length: 3.048732e+03um, number of vias: 346
[05/03 14:47:50     55s] [NR-eGR]     M6  (6H) length: 3.236736e+03um, number of vias: 46
[05/03 14:47:50     55s] [NR-eGR]     M7  (7V) length: 3.406760e+02um, number of vias: 0
[05/03 14:47:50     55s] [NR-eGR] Total length: 3.663984e+04um, number of vias: 20578
[05/03 14:47:50     55s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:47:50     55s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/03 14:47:50     55s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:47:50     55s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.16 sec, Curr Mem: 1696.75 MB )
[05/03 14:47:50     55s] Extraction called for design 'MSDAP' of instances=3183 and nets=2770 using extraction engine 'pre_route' .
[05/03 14:47:50     55s] pre_route RC Extraction called for design MSDAP.
[05/03 14:47:50     55s] RC Extraction called in multi-corner(2) mode.
[05/03 14:47:50     55s] RCMode: PreRoute
[05/03 14:47:50     55s]       RC Corner Indexes            0       1   
[05/03 14:47:50     55s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 14:47:50     55s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 14:47:50     55s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 14:47:50     55s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 14:47:50     55s] Shrink Factor                : 1.00000
[05/03 14:47:50     55s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 14:47:50     55s] Using Quantus QRC technology file ...
[05/03 14:47:50     55s] LayerId::1 widthSet size::1
[05/03 14:47:50     55s] LayerId::2 widthSet size::1
[05/03 14:47:50     55s] LayerId::3 widthSet size::1
[05/03 14:47:50     55s] LayerId::4 widthSet size::1
[05/03 14:47:50     55s] LayerId::5 widthSet size::1
[05/03 14:47:50     55s] LayerId::6 widthSet size::1
[05/03 14:47:50     55s] LayerId::7 widthSet size::1
[05/03 14:47:50     55s] LayerId::8 widthSet size::1
[05/03 14:47:50     55s] LayerId::9 widthSet size::1
[05/03 14:47:50     55s] LayerId::10 widthSet size::1
[05/03 14:47:50     55s] Updating RC grid for preRoute extraction ...
[05/03 14:47:50     55s] Initializing multi-corner resistance tables ...
[05/03 14:47:50     55s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1696.746M)
[05/03 14:47:50     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1696.7M
[05/03 14:47:50     55s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1696.7M
[05/03 14:47:50     55s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1697.6M
[05/03 14:47:50     55s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1697.6M
[05/03 14:47:50     55s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.057, REAL:0.058, MEM:1697.6M
[05/03 14:47:50     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:1697.6M
[05/03 14:47:50     55s] Starting delay calculation for Setup views
[05/03 14:47:50     55s] #################################################################################
[05/03 14:47:50     55s] # Design Stage: PreRoute
[05/03 14:47:50     55s] # Design Name: MSDAP
[05/03 14:47:50     55s] # Design Mode: 7nm
[05/03 14:47:50     55s] # Analysis Mode: MMMC OCV 
[05/03 14:47:50     55s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:47:50     55s] # Signoff Settings: SI Off 
[05/03 14:47:50     55s] #################################################################################
[05/03 14:47:50     55s] Calculate early delays in OCV mode...
[05/03 14:47:50     55s] Calculate late delays in OCV mode...
[05/03 14:47:50     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 1713.1M, InitMEM = 1713.1M)
[05/03 14:47:50     55s] Start delay calculation (fullDC) (1 T). (MEM=1713.11)
[05/03 14:47:51     55s] End AAE Lib Interpolated Model. (MEM=1737.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:47:51     55s] Total number of fetched objects 2308
[05/03 14:47:51     55s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:47:51     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:47:51     55s] End delay calculation. (MEM=1785.22 CPU=0:00:00.3 REAL=0:00:00.0)
[05/03 14:47:51     55s] End delay calculation (fullDC). (MEM=1785.22 CPU=0:00:00.6 REAL=0:00:01.0)
[05/03 14:47:51     55s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1785.2M) ***
[05/03 14:47:51     55s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:55.9 mem=1785.2M)
[05/03 14:47:51     55s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[05/03 14:47:51     55s] 
[05/03 14:47:51     55s] ------------------------------------------------------------
[05/03 14:47:51     55s]              Initial Summary                             
[05/03 14:47:51     55s] ------------------------------------------------------------
[05/03 14:47:51     55s] 
[05/03 14:47:51     55s] Setup views included:
[05/03 14:47:51     55s]  PVT_0P63V_100C.setup_view 
[05/03 14:47:51     55s] 
[05/03 14:47:51     55s] +--------------------+---------+
[05/03 14:47:51     55s] |     Setup mode     |   all   |
[05/03 14:47:51     55s] +--------------------+---------+
[05/03 14:47:51     55s] |           WNS (ns):|   N/A   |
[05/03 14:47:51     55s] |           TNS (ns):|   N/A   |
[05/03 14:47:51     55s] |    Violating Paths:|   N/A   |
[05/03 14:47:51     55s] |          All Paths:|   N/A   |
[05/03 14:47:51     55s] +--------------------+---------+
[05/03 14:47:51     55s] 
[05/03 14:47:51     55s] +----------------+-------------------------------+------------------+
[05/03 14:47:51     55s] |                |              Real             |       Total      |
[05/03 14:47:51     55s] |    DRVs        +------------------+------------+------------------|
[05/03 14:47:51     55s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 14:47:51     55s] +----------------+------------------+------------+------------------+
[05/03 14:47:51     55s] |   max_cap      |     19 (19)      |   -0.054   |     19 (19)      |
[05/03 14:47:51     55s] |   max_tran     |     69 (741)     |   -2.017   |     69 (752)     |
[05/03 14:47:51     55s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:47:51     55s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:47:51     55s] +----------------+------------------+------------+------------------+
[05/03 14:47:51     55s] 
[05/03 14:47:51     55s] Density: 20.411%
[05/03 14:47:51     55s] ------------------------------------------------------------
[05/03 14:47:51     55s] **opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 1579.5M, totSessionCpu=0:00:56 **
[05/03 14:47:51     55s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/03 14:47:51     55s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:47:51     55s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.0 mem=1741.2M
[05/03 14:47:51     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1741.2M
[05/03 14:47:51     55s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:47:51     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1741.2M
[05/03 14:47:51     56s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:47:51     56s] OPERPROF:     Starting CMU at level 3, MEM:1741.2M
[05/03 14:47:51     56s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1741.2M
[05/03 14:47:51     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.066, MEM:1741.2M
[05/03 14:47:51     56s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1741.2MB).
[05/03 14:47:51     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.074, REAL:0.075, MEM:1741.2M
[05/03 14:47:51     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.1 mem=1741.2M
[05/03 14:47:51     56s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:47:51     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.1 mem=1741.2M
[05/03 14:47:51     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1741.2M
[05/03 14:47:51     56s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:47:51     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1741.2M
[05/03 14:47:52     56s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:47:52     56s] OPERPROF:     Starting CMU at level 3, MEM:1741.2M
[05/03 14:47:52     56s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1741.2M
[05/03 14:47:52     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.060, MEM:1741.2M
[05/03 14:47:52     56s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1741.2MB).
[05/03 14:47:52     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.068, REAL:0.069, MEM:1741.2M
[05/03 14:47:52     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.1 mem=1741.2M
[05/03 14:47:52     56s] *** Starting optimizing excluded clock nets MEM= 1741.2M) ***
[05/03 14:47:52     56s] *info: No excluded clock nets to be optimized.
[05/03 14:47:52     56s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1741.2M) ***
[05/03 14:47:52     56s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[05/03 14:47:52     56s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
[05/03 14:47:52     56s] The useful skew maximum allowed delay is: 0.15
[05/03 14:47:52     56s] Deleting Cell Server ...
[05/03 14:47:52     56s] Deleting Lib Analyzer.
[05/03 14:47:52     56s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:47:52     56s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:47:52     56s] Summary for sequential cells identification: 
[05/03 14:47:52     56s]   Identified SBFF number: 68
[05/03 14:47:52     56s]   Identified MBFF number: 0
[05/03 14:47:52     56s]   Identified SB Latch number: 0
[05/03 14:47:52     56s]   Identified MB Latch number: 0
[05/03 14:47:52     56s]   Not identified SBFF number: 0
[05/03 14:47:52     56s]   Not identified MBFF number: 0
[05/03 14:47:52     56s]   Not identified SB Latch number: 0
[05/03 14:47:52     56s]   Not identified MB Latch number: 0
[05/03 14:47:52     56s]   Number of sequential cells which are not FFs: 64
[05/03 14:47:52     56s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:47:52     56s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:47:52     56s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:47:52     56s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:47:52     56s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:47:52     56s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:47:52     56s]  Setting StdDelay to 2.60
[05/03 14:47:52     56s] Creating Cell Server, finished. 
[05/03 14:47:52     56s] 
[05/03 14:47:52     56s] Deleting Cell Server ...
[05/03 14:47:52     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.3 mem=1742.7M
[05/03 14:47:52     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.3 mem=1742.7M
[05/03 14:47:52     56s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:47:52     56s] Summary for sequential cells identification: 
[05/03 14:47:52     56s]   Identified SBFF number: 68
[05/03 14:47:52     56s]   Identified MBFF number: 0
[05/03 14:47:52     56s]   Identified SB Latch number: 0
[05/03 14:47:52     56s]   Identified MB Latch number: 0
[05/03 14:47:52     56s]   Not identified SBFF number: 0
[05/03 14:47:52     56s]   Not identified MBFF number: 0
[05/03 14:47:52     56s]   Not identified SB Latch number: 0
[05/03 14:47:52     56s]   Not identified MB Latch number: 0
[05/03 14:47:52     56s]   Number of sequential cells which are not FFs: 64
[05/03 14:47:52     56s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:47:52     56s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:47:52     56s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:47:52     56s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:47:52     56s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:47:52     56s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:47:52     56s]  Setting StdDelay to 2.60
[05/03 14:47:52     56s] Creating Cell Server, finished. 
[05/03 14:47:52     56s] 
[05/03 14:47:52     56s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.4/0:01:24.8 (0.7), mem = 1742.7M
[05/03 14:47:52     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.951737.1
[05/03 14:47:52     56s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:47:52     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.4 mem=1750.7M
[05/03 14:47:52     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1750.7M
[05/03 14:47:52     56s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:47:52     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1750.7M
[05/03 14:47:52     56s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:47:52     56s] OPERPROF:     Starting CMU at level 3, MEM:1750.7M
[05/03 14:47:52     56s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1750.7M
[05/03 14:47:52     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.063, REAL:0.063, MEM:1750.7M
[05/03 14:47:52     56s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1750.7MB).
[05/03 14:47:52     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.072, REAL:0.072, MEM:1750.7M
[05/03 14:47:52     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.5 mem=1750.7M
[05/03 14:47:52     56s] 
[05/03 14:47:52     56s] Footprint cell information for calculating maxBufDist
[05/03 14:47:52     56s] *info: There are 19 candidate Buffer cells
[05/03 14:47:52     56s] *info: There are 20 candidate Inverter cells
[05/03 14:47:52     56s] 
[05/03 14:47:52     56s] 
[05/03 14:47:52     56s] Creating Lib Analyzer ...
[05/03 14:47:53     57s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:47:53     57s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:47:53     57s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:47:53     57s] 
[05/03 14:47:53     57s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:57.5 mem=1858.5M
[05/03 14:47:53     57s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:57.6 mem=1858.5M
[05/03 14:47:53     57s] Creating Lib Analyzer, finished. 
[05/03 14:47:53     57s] 
[05/03 14:47:53     57s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/03 14:47:54     58s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1877.6M
[05/03 14:47:54     58s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1877.6M
[05/03 14:47:54     58s] 
[05/03 14:47:54     58s] Netlist preparation processing... 
[05/03 14:47:54     58s] Removed 0 instance
[05/03 14:47:54     58s] *info: Marking 0 isolation instances dont touch
[05/03 14:47:54     58s] *info: Marking 0 level shifter instances dont touch
[05/03 14:47:54     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.951737.1
[05/03 14:47:54     58s] *** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:02.2 (0.9), totSession cpu/real = 0:00:58.4/0:01:27.0 (0.7), mem = 1858.5M
[05/03 14:47:54     58s] Deleting Cell Server ...
[05/03 14:47:54     58s] Deleting Lib Analyzer.
[05/03 14:47:54     58s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:47:54     58s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:47:54     58s] Summary for sequential cells identification: 
[05/03 14:47:54     58s]   Identified SBFF number: 68
[05/03 14:47:54     58s]   Identified MBFF number: 0
[05/03 14:47:54     58s]   Identified SB Latch number: 0
[05/03 14:47:54     58s]   Identified MB Latch number: 0
[05/03 14:47:54     58s]   Not identified SBFF number: 0
[05/03 14:47:54     58s]   Not identified MBFF number: 0
[05/03 14:47:54     58s]   Not identified SB Latch number: 0
[05/03 14:47:54     58s]   Not identified MB Latch number: 0
[05/03 14:47:54     58s]   Number of sequential cells which are not FFs: 64
[05/03 14:47:54     58s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:47:54     58s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:47:54     58s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:47:54     58s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:47:54     58s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:47:54     58s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:47:54     58s]  Setting StdDelay to 2.60
[05/03 14:47:54     58s] Creating Cell Server, finished. 
[05/03 14:47:54     58s] 
[05/03 14:47:54     58s] Deleting Cell Server ...
[05/03 14:47:54     58s] Begin: GigaOpt high fanout net optimization
[05/03 14:47:54     58s] GigaOpt HFN: use maxLocalDensity 1.2
[05/03 14:47:54     58s] GigaOpt HFN: use maxLocalDensity 1.2
[05/03 14:47:54     58s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/03 14:47:54     58s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/03 14:47:54     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.951737.2
[05/03 14:47:54     58s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:58.6/0:01:27.1 (0.7), mem = 1802.5M
[05/03 14:47:54     58s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:47:54     58s] ### Creating PhyDesignMc. totSessionCpu=0:00:58.6 mem=1802.5M
[05/03 14:47:54     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:1802.5M
[05/03 14:47:54     58s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:47:54     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1802.5M
[05/03 14:47:54     58s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:47:54     58s] OPERPROF:     Starting CMU at level 3, MEM:1802.5M
[05/03 14:47:54     58s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1802.5M
[05/03 14:47:54     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.067, REAL:0.068, MEM:1802.5M
[05/03 14:47:54     58s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1802.5MB).
[05/03 14:47:54     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.078, MEM:1802.5M
[05/03 14:47:54     58s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:58.7 mem=1802.5M
[05/03 14:47:54     58s] 
[05/03 14:47:54     58s] Creating Lib Analyzer ...
[05/03 14:47:54     58s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:47:54     58s] Summary for sequential cells identification: 
[05/03 14:47:54     58s]   Identified SBFF number: 68
[05/03 14:47:54     58s]   Identified MBFF number: 0
[05/03 14:47:54     58s]   Identified SB Latch number: 0
[05/03 14:47:54     58s]   Identified MB Latch number: 0
[05/03 14:47:54     58s]   Not identified SBFF number: 0
[05/03 14:47:54     58s]   Not identified MBFF number: 0
[05/03 14:47:54     58s]   Not identified SB Latch number: 0
[05/03 14:47:54     58s]   Not identified MB Latch number: 0
[05/03 14:47:54     58s]   Number of sequential cells which are not FFs: 64
[05/03 14:47:54     58s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:47:54     58s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:47:54     58s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:47:54     58s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:47:54     58s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:47:54     58s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:47:54     58s]  Setting StdDelay to 2.60
[05/03 14:47:54     58s] Creating Cell Server, finished. 
[05/03 14:47:54     58s] 
[05/03 14:47:55     58s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:47:55     58s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:47:55     58s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:47:55     58s] 
[05/03 14:47:55     59s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:59.4 mem=1802.5M
[05/03 14:47:55     59s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:59.5 mem=1802.5M
[05/03 14:47:55     59s] Creating Lib Analyzer, finished. 
[05/03 14:47:55     59s] 
[05/03 14:47:55     59s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/03 14:47:57     61s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 14:47:57     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.951737.2
[05/03 14:47:57     61s] *** DrvOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:01:01.4/0:01:29.9 (0.7), mem = 1802.5M
[05/03 14:47:57     61s] GigaOpt HFN: restore maxLocalDensity to 0.92
[05/03 14:47:57     61s] GigaOpt HFN: restore maxLocalDensity to 0.92
[05/03 14:47:57     61s] End: GigaOpt high fanout net optimization
[05/03 14:47:57     61s] Begin: GigaOpt DRV Optimization
[05/03 14:47:57     61s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/03 14:47:57     61s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/03 14:47:57     61s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 ([05/03 14:47:57     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.951737.3
0.0), totSession cpu/real = 0:01:01.4/0:01:29.9 (0.7), mem = 1802.5M
[05/03 14:47:57     61s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:47:57     61s] ### Creating PhyDesignMc. totSessionCpu=0:01:01 mem=1802.5M
[05/03 14:47:57     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:1802.5M
[05/03 14:47:57     61s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:47:57     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1802.5M
[05/03 14:47:57     61s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:47:57     61s] OPERPROF:     Starting CMU at level 3, MEM:1802.5M
[05/03 14:47:57     61s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1802.5M
[05/03 14:47:57     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.058, MEM:1802.5M
[05/03 14:47:57     61s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1802.5MB).
[05/03 14:47:57     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.066, REAL:0.066, MEM:1802.5M
[05/03 14:47:57     61s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:01 mem=1802.5M
[05/03 14:47:57     61s] 
[05/03 14:47:57     61s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/03 14:47:59     63s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1821.6M
[05/03 14:47:59     63s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1821.6M
[05/03 14:47:59     63s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 14:47:59     63s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/03 14:47:59     63s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 14:47:59     63s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/03 14:47:59     63s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 14:47:59     63s] Info: violation cost 5762.140625 (cap = 29.178980, tran = 5729.961426, len = 0.000000, fanout load = 0.000000, fanout count = 3.000000, glitch 0.000000)
[05/03 14:47:59     63s] |    95|   932|    -2.08|    19|    19|    -0.06|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  20.43|          |         |
[05/03 14:48:00     64s] Info: violation cost 0.866406 (cap = 0.000000, tran = 0.866406, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 14:48:00     64s] |    15|    39|    -0.02|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|      63|       0|      41|  20.82| 0:00:01.0|  1875.3M|
[05/03 14:48:00     64s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/03 14:48:00     64s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|      15|  20.84| 0:00:00.0|  1875.3M|
[05/03 14:48:00     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/03 14:48:00     64s] **** Begin NDR-Layer Usage Statistics ****
[05/03 14:48:00     64s] Layer 4 has 14 constrained nets 
[05/03 14:48:00     64s] **** End NDR-Layer Usage Statistics ****
[05/03 14:48:00     64s] 
[05/03 14:48:00     64s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1875.3M) ***
[05/03 14:48:00     64s] 
[05/03 14:48:00     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.951737.3
[05/03 14:48:00     64s] *** DrvOpt [finish] : cpu/real = 0:00:02.6/0:00:02.8 (0.9), totSession cpu/real = 0:01:04.0/0:01:32.8 (0.7), mem = 1856.3M
[05/03 14:48:00     64s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=$0.92
[05/03 14:48:00     64s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=$0.92
[05/03 14:48:00     64s] End: GigaOpt DRV Optimization
[05/03 14:48:00     64s] **opt_design ... cpu = 0:00:12, real = 0:00:13, mem = 1664.3M, totSessionCpu=0:01:04 **
[05/03 14:48:00     64s] 
[05/03 14:48:00     64s] Active setup views:
[05/03 14:48:00     64s]  PVT_0P63V_100C.setup_view
[05/03 14:48:00     64s]   Dominating endpoints: 0
[05/03 14:48:00     64s]   Dominating TNS: -0.000
[05/03 14:48:00     64s] 
[05/03 14:48:00     64s] Deleting Cell Server ...
[05/03 14:48:00     64s] Deleting Lib Analyzer.
[05/03 14:48:00     64s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:48:00     64s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:48:00     64s] Summary for sequential cells identification: 
[05/03 14:48:00     64s]   Identified SBFF number: 68
[05/03 14:48:00     64s]   Identified MBFF number: 0
[05/03 14:48:00     64s]   Identified SB Latch number: 0
[05/03 14:48:00     64s]   Identified MB Latch number: 0
[05/03 14:48:00     64s]   Not identified SBFF number: 0
[05/03 14:48:00     64s]   Not identified MBFF number: 0
[05/03 14:48:00     64s]   Not identified SB Latch number: 0
[05/03 14:48:00     64s]   Not identified MB Latch number: 0
[05/03 14:48:00     64s]   Number of sequential cells which are not FFs: 64
[05/03 14:48:00     64s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:48:00     64s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:48:00     64s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:48:00     64s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:48:00     64s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:48:00     64s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:48:00     64s]  Setting StdDelay to 2.60
[05/03 14:48:00     64s] Creating Cell Server, finished. 
[05/03 14:48:00     64s] 
[05/03 14:48:00     64s] Deleting Cell Server ...
[05/03 14:48:00     64s] Begin: GigaOpt Global Optimization
[05/03 14:48:00     64s] *info: use new DP (enabled)
[05/03 14:48:00     64s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
[05/03 14:48:00     64s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
[05/03 14:48:00     64s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/03 14:48:00     64s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/03 14:48:00     64s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 ([05/03 14:48:00     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.951737.4
0.0), totSession cpu/real = 0:01:04.2/0:01:32.9 (0.7), mem = 1811.3M
[05/03 14:48:00     64s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:48:00     64s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=1811.3M
[05/03 14:48:00     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1811.3M
[05/03 14:48:00     64s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:48:00     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1811.3M
[05/03 14:48:00     64s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:48:00     64s] OPERPROF:     Starting CMU at level 3, MEM:1811.3M
[05/03 14:48:00     64s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1811.3M
[05/03 14:48:00     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.068, REAL:0.069, MEM:1811.3M
[05/03 14:48:00     64s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1811.3MB).
[05/03 14:48:00     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.078, REAL:0.078, MEM:1811.3M
[05/03 14:48:00     64s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=1811.3M
[05/03 14:48:00     64s] 
[05/03 14:48:00     64s] Creating Lib Analyzer ...
[05/03 14:48:00     64s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:48:00     64s] Summary for sequential cells identification: 
[05/03 14:48:00     64s]   Identified SBFF number: 68
[05/03 14:48:00     64s]   Identified MBFF number: 0
[05/03 14:48:00     64s]   Identified SB Latch number: 0
[05/03 14:48:00     64s]   Identified MB Latch number: 0
[05/03 14:48:00     64s]   Not identified SBFF number: 0
[05/03 14:48:00     64s]   Not identified MBFF number: 0
[05/03 14:48:00     64s]   Not identified SB Latch number: 0
[05/03 14:48:00     64s]   Not identified MB Latch number: 0
[05/03 14:48:00     64s]   Number of sequential cells which are not FFs: 64
[05/03 14:48:00     64s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:48:00     64s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:48:00     64s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:48:00     64s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:48:00     64s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:48:00     64s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:48:00     64s]  Setting StdDelay to 2.60
[05/03 14:48:00     64s] Creating Cell Server, finished. 
[05/03 14:48:00     64s] 
[05/03 14:48:00     64s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:48:00     64s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:48:00     64s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:48:00     64s] 
[05/03 14:48:01     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:05 mem=1811.3M
[05/03 14:48:01     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:05 mem=1811.3M
[05/03 14:48:01     65s] Creating Lib Analyzer, finished. 
[05/03 14:48:01     65s] 
[05/03 14:48:01     65s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/03 14:48:05     68s] *info: 2 special nets excluded.
[05/03 14:48:05     68s] *info: 494 no-driver nets excluded.
[05/03 14:48:06     70s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1830.3M
[05/03 14:48:06     70s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1830.3M
[05/03 14:48:06     70s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/03 14:48:06     70s] +--------+--------+----------+------------+--------+-------------------------+---------+--------------------------------------+
[05/03 14:48:06     70s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|              End Point               |
[05/03 14:48:06     70s] +--------+--------+----------+------------+--------+-------------------------+---------+--------------------------------------+
[05/03 14:48:06     70s] |   0.000|   0.000|    20.84%|   0:00:00.0| 1846.3M|PVT_0P63V_100C.setup_view|       NA| NA                                   |
[05/03 14:48:06     70s] +--------+--------+----------+------------+--------+-------------------------+---------+--------------------------------------+
[05/03 14:48:06     70s] 
[05/03 14:48:06     70s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1846.3M) ***
[05/03 14:48:06     70s] 
[05/03 14:48:06     70s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1846.3M) ***
[05/03 14:48:06     70s] **** Begin NDR-Layer Usage Statistics ****
[05/03 14:48:06     70s] Layer 4 has 14 constrained nets 
[05/03 14:48:06     70s] **** End NDR-Layer Usage Statistics ****
[05/03 14:48:06     70s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/03 14:48:06     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.951737.4
[05/03 14:48:06     70s] *** SetupOpt [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:01:10.5/0:01:39.2 (0.7), mem = 1811.3M
[05/03 14:48:06     70s] Global Opt: restore maxLocalDensity to 0.92
[05/03 14:48:06     70s] Global Opt: restore maxLocalDensity to 0.92
[05/03 14:48:06     70s] End: GigaOpt Global Optimization
[05/03 14:48:06     70s] *** Check timing (0:00:00.0)
[05/03 14:48:06     70s] Deleting Cell Server ...
[05/03 14:48:06     70s] Deleting Lib Analyzer.
[05/03 14:48:06     70s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:48:06     70s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:48:06     70s] Summary for sequential cells identification: 
[05/03 14:48:06     70s]   Identified SBFF number: 68
[05/03 14:48:06     70s]   Identified MBFF number: 0
[05/03 14:48:06     70s]   Identified SB Latch number: 0
[05/03 14:48:06     70s]   Identified MB Latch number: 0
[05/03 14:48:06     70s]   Not identified SBFF number: 0
[05/03 14:48:06     70s]   Not identified MBFF number: 0
[05/03 14:48:06     70s]   Not identified SB Latch number: 0
[05/03 14:48:06     70s]   Not identified MB Latch number: 0
[05/03 14:48:06     70s]   Number of sequential cells which are not FFs: 64
[05/03 14:48:06     70s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:48:06     70s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:48:06     70s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:48:06     70s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:48:06     70s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:48:06     70s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:48:06     70s]  Setting StdDelay to 2.60
[05/03 14:48:06     70s] Creating Cell Server, finished. 
[05/03 14:48:06     70s] 
[05/03 14:48:07     70s] Deleting Cell Server ...
[05/03 14:48:07     70s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/03 14:48:07     70s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/03 14:48:07     70s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=1809.3M
[05/03 14:48:07     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=1809.3M
[05/03 14:48:07     70s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:48:07     70s] Summary for sequential cells identification: 
[05/03 14:48:07     70s]   Identified SBFF number: 68
[05/03 14:48:07     70s]   Identified MBFF number: 0
[05/03 14:48:07     70s]   Identified SB Latch number: 0
[05/03 14:48:07     70s]   Identified MB Latch number: 0
[05/03 14:48:07     70s]   Not identified SBFF number: 0
[05/03 14:48:07     70s]   Not identified MBFF number: 0
[05/03 14:48:07     70s]   Not identified SB Latch number: 0
[05/03 14:48:07     70s]   Not identified MB Latch number: 0
[05/03 14:48:07     70s]   Number of sequential cells which are not FFs: 64
[05/03 14:48:07     70s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:48:07     70s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:48:07     70s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:48:07     70s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:48:07     70s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:48:07     70s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:48:07     70s]  Setting StdDelay to 2.60
[05/03 14:48:07     70s] Creating Cell Server, finished. 
[05/03 14:48:07     70s] 
[05/03 14:48:07     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1809.3M
[05/03 14:48:07     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.065, REAL:0.065, MEM:1809.3M
[05/03 14:48:07     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1805.3M
[05/03 14:48:07     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.061, MEM:1805.3M
[05/03 14:48:07     70s] **INFO: Flow update: Design is easy to close.
[05/03 14:48:07     70s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/03 14:48:07     70s] User Input Parameters:
[05/03 14:48:07     70s] - Congestion Driven    : On
[05/03 14:48:07     70s] - Timing Driven        : On
[05/03 14:48:07     70s] - Area-Violation Based : On
[05/03 14:48:07     70s] 
[05/03 14:48:07     70s] *** Start incrementalPlace ***
[05/03 14:48:07     70s] - Start Rollback Level : -5
[05/03 14:48:07     70s] - Legalized            : On
[05/03 14:48:07     70s] - Window Based         : Off
[05/03 14:48:07     70s] - eDen incr mode       : Off
[05/03 14:48:07     70s] 
[05/03 14:48:07     70s] no activity file in design. spp won't run.
[05/03 14:48:07     70s] Effort level <high> specified for reg2reg path_group
[05/03 14:48:07     71s] Collecting buffer chain nets ...
[05/03 14:48:07     71s] No Views given, use default active views for adaptive view pruning
[05/03 14:48:07     71s] SKP will enable view:
[05/03 14:48:07     71s]   PVT_0P63V_100C.setup_view
[05/03 14:48:07     71s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1807.3M
[05/03 14:48:07     71s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:1807.3M
[05/03 14:48:07     71s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1807.3M
[05/03 14:48:07     71s] Starting Early Global Route congestion estimation: mem = 1807.3M
[05/03 14:48:07     71s] (I)       Started Loading and Dumping File ( Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Reading DB...
[05/03 14:48:07     71s] (I)       Read data from FE... (mem=1807.3M)
[05/03 14:48:07     71s] (I)       Read nodes and places... (mem=1807.3M)
[05/03 14:48:07     71s] (I)       Done Read nodes and places (cpu=0.002s, mem=1807.3M)
[05/03 14:48:07     71s] (I)       Read nets... (mem=1807.3M)
[05/03 14:48:07     71s] (I)       Done Read nets (cpu=0.004s, mem=1807.3M)
[05/03 14:48:07     71s] (I)       Done Read data from FE (cpu=0.006s, mem=1807.3M)
[05/03 14:48:07     71s] (I)       before initializing RouteDB syMemory usage = 1807.3 MB
[05/03 14:48:07     71s] (I)       Honor MSV route constraint: false
[05/03 14:48:07     71s] (I)       Maximum routing layer  : 7
[05/03 14:48:07     71s] (I)       Minimum routing layer  : 2
[05/03 14:48:07     71s] (I)       Supply scale factor H  : 1.00
[05/03 14:48:07     71s] (I)       Supply scale factor V  : 1.00
[05/03 14:48:07     71s] (I)       Tracks used by clock wire: 0
[05/03 14:48:07     71s] (I)       Reverse direction      : 
[05/03 14:48:07     71s] (I)       Honor partition pin guides: true
[05/03 14:48:07     71s] (I)       Route selected nets only: false
[05/03 14:48:07     71s] (I)       Route secondary PG pins: false
[05/03 14:48:07     71s] (I)       Second PG max fanout   : 2147483647
[05/03 14:48:07     71s] (I)       Apply function for special wires: true
[05/03 14:48:07     71s] (I)       Layer by layer blockage reading: true
[05/03 14:48:07     71s] (I)       Offset calculation fix : true
[05/03 14:48:07     71s] (I)       Route stripe layer range: 
[05/03 14:48:07     71s] (I)       Honor partition fences : 
[05/03 14:48:07     71s] (I)       Honor partition pin    : 
[05/03 14:48:07     71s] (I)       Honor partition fences with feedthrough: 
[05/03 14:48:07     71s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:48:07     71s] (I)       build grid graph
[05/03 14:48:07     71s] (I)       build grid graph start
[05/03 14:48:07     71s] [NR-eGR] Track table information for default rule: 
[05/03 14:48:07     71s] [NR-eGR] M1 has no routable track
[05/03 14:48:07     71s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:48:07     71s] [NR-eGR] M3 has single uniform track structure
[05/03 14:48:07     71s] [NR-eGR] M4 has single uniform track structure
[05/03 14:48:07     71s] [NR-eGR] M5 has single uniform track structure
[05/03 14:48:07     71s] [NR-eGR] M6 has single uniform track structure
[05/03 14:48:07     71s] [NR-eGR] M7 has single uniform track structure
[05/03 14:48:07     71s] (I)       build grid graph end
[05/03 14:48:07     71s] (I)       ===========================================================================
[05/03 14:48:07     71s] (I)       == Report All Rule Vias ==
[05/03 14:48:07     71s] (I)       ===========================================================================
[05/03 14:48:07     71s] (I)        Via Rule : (Default)
[05/03 14:48:07     71s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:48:07     71s] (I)       ---------------------------------------------------------------------------
[05/03 14:48:07     71s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:48:07     71s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:48:07     71s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:48:07     71s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:48:07     71s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:48:07     71s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:48:07     71s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:48:07     71s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:48:07     71s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:48:07     71s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:48:07     71s] (I)       ===========================================================================
[05/03 14:48:07     71s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Num PG vias on layer 1 : 0
[05/03 14:48:07     71s] (I)       Num PG vias on layer 2 : 0
[05/03 14:48:07     71s] (I)       Num PG vias on layer 3 : 0
[05/03 14:48:07     71s] (I)       Num PG vias on layer 4 : 0
[05/03 14:48:07     71s] (I)       Num PG vias on layer 5 : 0
[05/03 14:48:07     71s] (I)       Num PG vias on layer 6 : 0
[05/03 14:48:07     71s] (I)       Num PG vias on layer 7 : 0
[05/03 14:48:07     71s] [NR-eGR] Read 944 PG shapes
[05/03 14:48:07     71s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:48:07     71s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:48:07     71s] [NR-eGR] #Instance Blockages : 1088
[05/03 14:48:07     71s] [NR-eGR] #PG Blockages       : 944
[05/03 14:48:07     71s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:48:07     71s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:48:07     71s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:48:07     71s] (I)       readDataFromPlaceDB
[05/03 14:48:07     71s] (I)       Read net information..
[05/03 14:48:07     71s] (I)       Read testcase time = 0.001 seconds
[05/03 14:48:07     71s] 
[05/03 14:48:07     71s] [NR-eGR] Read numTotalNets=2299  numIgnoredNets=0
[05/03 14:48:07     71s] (I)       early_global_route_priority property id does not exist.
[05/03 14:48:07     71s] (I)       Start initializing grid graph
[05/03 14:48:07     71s] (I)       End initializing grid graph
[05/03 14:48:07     71s] (I)       Model blockages into capacity
[05/03 14:48:07     71s] (I)       Read Num Blocks=3100  Num Prerouted Wires=0  Num CS=0
[05/03 14:48:07     71s] (I)       Started Modeling ( Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Started Modeling Layer 1 ( Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Started Modeling Layer 2 ( Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Layer 1 (H) : #blockages 1542 : #preroutes 0
[05/03 14:48:07     71s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Started Modeling Layer 3 ( Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:48:07     71s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Started Modeling Layer 4 ( Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:48:07     71s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Started Modeling Layer 5 ( Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:48:07     71s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Started Modeling Layer 6 ( Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:48:07     71s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Started Modeling Layer 7 ( Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:48:07     71s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1807.27 MB )
[05/03 14:48:07     71s] (I)       Number of ignored nets = 0
[05/03 14:48:07     71s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:48:07     71s] (I)       Number of clock nets = 0.  Ignored: No
[05/03 14:48:07     71s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:48:07     71s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:48:07     71s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:48:07     71s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:48:07     71s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:48:07     71s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:48:07     71s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:48:07     71s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1807.3 MB
[05/03 14:48:07     71s] (I)       Ndr track 0 does not exist
[05/03 14:48:07     71s] (I)       Layer1  viaCost=100.00
[05/03 14:48:07     71s] (I)       Layer2  viaCost=100.00
[05/03 14:48:07     71s] (I)       Layer3  viaCost=100.00
[05/03 14:48:07     71s] (I)       Layer4  viaCost=100.00
[05/03 14:48:07     71s] (I)       Layer5  viaCost=100.00
[05/03 14:48:07     71s] (I)       Layer6  viaCost=100.00
[05/03 14:48:07     71s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:48:07     71s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:48:07     71s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:48:07     71s] (I)       Site width          :   864  (dbu)
[05/03 14:48:07     71s] (I)       Row height          :  4320  (dbu)
[05/03 14:48:07     71s] (I)       GCell width         :  4320  (dbu)
[05/03 14:48:07     71s] (I)       GCell height        :  4320  (dbu)
[05/03 14:48:07     71s] (I)       Grid                :   220   167     7
[05/03 14:48:07     71s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:48:07     71s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:48:07     71s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:48:07     71s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:48:07     71s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:48:07     71s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:48:07     71s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:48:07     71s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:48:07     71s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:48:07     71s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:48:07     71s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:48:07     71s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:48:07     71s] (I)       --------------------------------------------------------
[05/03 14:48:07     71s] 
[05/03 14:48:07     71s] (I)       ID:0  Default:yes[05/03 14:48:07     71s] [NR-eGR] ============ Routing rule table ============
[05/03 14:48:07     71s] [NR-eGR] Rule id: 0  Nets: 2299 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:48:07     71s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:48:07     71s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:48:07     71s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:48:07     71s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:48:07     71s] [NR-eGR] ========================================
[05/03 14:48:07     71s] [NR-eGR] 
[05/03 14:48:07     71s] (I)       blocked tracks on layer2 : = 114817 / 256960 (44.68%)
[05/03 14:48:07     71s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:48:07     71s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:48:07     71s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:48:07     71s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:48:07     71s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:48:07     71s] (I)       After initializing earlyGlobalRoute syMemory usage = 1808.7 MB
[05/03 14:48:07     71s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Started Global Routing ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       ============= Initialization =============
[05/03 14:48:07     71s] (I)       totalPins=8022  totalGlobalPin=7992 (99.63%)
[05/03 14:48:07     71s] (I)       Started Build MST ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Generate topology with single threads
[05/03 14:48:07     71s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       total 2D Cap : 641988 = (318676 H, 323312 V)
[05/03 14:48:07     71s] (I)       ============  Phase 1a Route ============
[05/03 14:48:07     71s] [NR-eGR] Layer group 1: route 14 net(s) in layer range [4, 7]
[05/03 14:48:07     71s] (I)       Started Phase 1a ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/03 14:48:07     71s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Usage: 1413 = (676 H, 737 V) = (0.21% H, 0.23% V) = (7.301e+02um H, 7.960e+02um V)
[05/03 14:48:07     71s] (I)       
[05/03 14:48:07     71s] (I)       ============  Phase 1b Route ============
[05/03 14:48:07     71s] (I)       Started Phase 1b ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Usage: 1413 = (676 H, 737 V) = (0.21% H, 0.23% V) = (7.301e+02um H, 7.960e+02um V)
[05/03 14:48:07     71s] (I)       
[05/03 14:48:07     71s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 1.526040e+03um
[05/03 14:48:07     71s] (I)       ============  Phase 1c Route ============
[05/03 14:48:07     71s] (I)       Started Phase 1c ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Level2 Grid: 44 x 34
[05/03 14:48:07     71s] (I)       Started Two Level Routing ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Usage: 1419 = (676 H, 743 V) = (0.21% H, 0.23% V) = (7.301e+02um H, 8.024e+02um V)
[05/03 14:48:07     71s] (I)       
[05/03 14:48:07     71s] (I)       ============  Phase 1d Route ============
[05/03 14:48:07     71s] (I)       Started Phase 1d ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Usage: 1419 = (676 H, 743 V) = (0.21% H, 0.23% V) = (7.301e+02um H, 8.024e+02um V)
[05/03 14:48:07     71s] (I)       
[05/03 14:48:07     71s] (I)       ============  Phase 1e Route ============
[05/03 14:48:07     71s] (I)       Started Phase 1e ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Usage: 1419 = (676 H, 743 V) = (0.21% H, 0.23% V) = (7.301e+02um H, 8.024e+02um V)
[05/03 14:48:07     71s] (I)       
[05/03 14:48:07     71s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 1.532520e+03um
[05/03 14:48:07     71s] [NR-eGR] 
[05/03 14:48:07     71s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:48:07     71s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Started Build MST ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Generate topology with single threads
[05/03 14:48:07     71s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       total 2D Cap : 951114 = (464225 H, 486889 V)
[05/03 14:48:07     71s] (I)       ============  Phase 1a Route ============
[05/03 14:48:07     71s] [NR-eGR] Layer group 2: route 2285 net(s) in layer range [2, 7]
[05/03 14:48:07     71s] (I)       Started Phase 1a ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/03 14:48:07     71s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Usage: 33361 = (18219 H, 15142 V) = (3.92% H, 3.11% V) = (1.968e+04um H, 1.635e+04um V)
[05/03 14:48:07     71s] (I)       
[05/03 14:48:07     71s] (I)       ============  Phase 1b Route ============
[05/03 14:48:07     71s] (I)       Started Phase 1b ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Usage: 33366 = (18224 H, 15142 V) = (3.93% H, 3.11% V) = (1.968e+04um H, 1.635e+04um V)
[05/03 14:48:07     71s] (I)       
[05/03 14:48:07     71s] (I)       earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.00% V. EstWL: 3.603528e+04um
[05/03 14:48:07     71s] (I)       ============  Phase 1c Route ============
[05/03 14:48:07     71s] (I)       Started Phase 1c ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Level2 Grid: 44 x 34
[05/03 14:48:07     71s] (I)       Started Two Level Routing ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Usage: 33371 = (18224 H, 15147 V) = (3.93% H, 3.11% V) = (1.968e+04um H, 1.636e+04um V)
[05/03 14:48:07     71s] (I)       
[05/03 14:48:07     71s] (I)       ============  Phase 1d Route ============
[05/03 14:48:07     71s] (I)       Started Phase 1d ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Usage: 33371 = (18224 H, 15147 V) = (3.93% H, 3.11% V) = (1.968e+04um H, 1.636e+04um V)
[05/03 14:48:07     71s] (I)       
[05/03 14:48:07     71s] (I)       ============  Phase 1e Route ============
[05/03 14:48:07     71s] (I)       Started Phase 1e ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Usage: 33371 = (18224 H, 15147 V) = (3.93% H, 3.11% V) = (1.968e+04um H, 1.636e+04um V)
[05/03 14:48:07     71s] (I)       
[05/03 14:48:07     71s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 3.604068e+04um
[05/03 14:48:07     71s] [NR-eGR] 
[05/03 14:48:07     71s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:48:07     71s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       ============  Phase 1l Route ============
[05/03 14:48:07     71s] (I)       
[05/03 14:48:07     71s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:48:07     71s] [NR-eGR]                        OverCon           OverCon            
[05/03 14:48:07     71s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 14:48:07     71s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/03 14:48:07     71s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:48:07     71s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:48:07     71s] [NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:48:07     71s] [NR-eGR]      M3  (3)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:48:07     71s] [NR-eGR]      M4  (4)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:48:07     71s] [NR-eGR]      M5  (5)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:48:07     71s] [NR-eGR]      M6  (6)        12( 0.04%)         4( 0.01%)   ( 0.05%) 
[05/03 14:48:07     71s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:48:07     71s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:48:07     71s] [NR-eGR] Total               24( 0.01%)         4( 0.00%)   ( 0.02%) 
[05/03 14:48:07     71s] [NR-eGR] 
[05/03 14:48:07     71s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1808.75 MB )
[05/03 14:48:07     71s] (I)       total 2D Cap : 952745 = (465386 H, 487359 V)
[05/03 14:48:07     71s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[05/03 14:48:07     71s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[05/03 14:48:07     71s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1808.7M
[05/03 14:48:07     71s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.059, REAL:0.113, MEM:1808.7M
[05/03 14:48:07     71s] OPERPROF: Starting HotSpotCal at level 1, MEM:1808.7M
[05/03 14:48:07     71s] [hotspot] +------------+---------------+---------------+
[05/03 14:48:07     71s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:48:07     71s] [hotspot] +------------+---------------+---------------+
[05/03 14:48:07     71s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:48:07     71s] [hotspot] +------------+---------------+---------------+
[05/03 14:48:07     71s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:48:07     71s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:48:07     71s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1808.7M
[05/03 14:48:07     71s] 
[05/03 14:48:07     71s] === incrementalPlace Internal Loop 1 ===
[05/03 14:48:07     71s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[05/03 14:48:07     71s] OPERPROF: Starting IPInitSPData at level 1, MEM:1808.7M
[05/03 14:48:07     71s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:48:07     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1808.7M
[05/03 14:48:07     71s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:48:07     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.072, REAL:0.073, MEM:1808.7M
[05/03 14:48:07     71s] OPERPROF:   Starting post-place ADS at level 2, MEM:1808.7M
[05/03 14:48:07     71s] ADSU 0.221 -> 0.221. GS 8.640
[05/03 14:48:07     71s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.008, REAL:0.008, MEM:1808.7M
[05/03 14:48:07     71s] OPERPROF:   Starting spMPad at level 2, MEM:1808.7M
[05/03 14:48:07     71s] OPERPROF:     Starting spContextMPad at level 3, MEM:1808.7M
[05/03 14:48:07     71s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1808.7M
[05/03 14:48:07     71s] MP  (2142): mp=1.125. U=0.221.
[05/03 14:48:07     71s] OPERPROF:   Finished spMPad at level 2, CPU:0.003, REAL:0.003, MEM:1808.7M
[05/03 14:48:07     71s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1808.7M
[05/03 14:48:07     71s] no activity file in design. spp won't run.
[05/03 14:48:07     71s] [spp] 0
[05/03 14:48:07     71s] [adp] 0:1:1:3
[05/03 14:48:07     71s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1808.7M
[05/03 14:48:07     71s] SP #FI/SF FL/PI 0/0 2142/0
[05/03 14:48:07     71s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.094, REAL:0.094, MEM:1808.7M
[05/03 14:48:07     71s] PP off. flexM 0
[05/03 14:48:07     71s] OPERPROF: Starting CDPad at level 1, MEM:1808.7M
[05/03 14:48:07     71s] 3DP is on.
[05/03 14:48:07     71s] 3DP OF M2 0.000, M4 0.001. Diff 0
[05/03 14:48:07     71s] design sh 0.170.
[05/03 14:48:07     71s] design sh 0.170.
[05/03 14:48:07     71s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/03 14:48:07     71s] design sh 0.149.
[05/03 14:48:07     71s] CDPadU 0.429 -> 0.280. R=0.221, N=2142, GS=1.080
[05/03 14:48:07     71s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.081, MEM:1808.7M
[05/03 14:48:07     71s] OPERPROF: Starting InitSKP at level 1, MEM:1808.7M
[05/03 14:48:07     71s] no activity file in design. spp won't run.
[05/03 14:48:07     71s] no activity file in design. spp won't run.
[05/03 14:48:07     71s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[05/03 14:48:07     71s] Tdgp not successfully inited but do clear!
[05/03 14:48:07     71s] SKP cleared!
[05/03 14:48:07     71s] OPERPROF: Finished InitSKP at level 1, CPU:0.130, REAL:0.131, MEM:1808.7M
[05/03 14:48:07     71s] NP #FI/FS/SF FL/PI: 1104/0/0 2142/0
[05/03 14:48:07     71s] no activity file in design. spp won't run.
[05/03 14:48:07     71s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:48:07     71s] 
[05/03 14:48:07     71s] AB Est...
[05/03 14:48:07     71s] OPERPROF: Starting npPlace at level 1, MEM:1808.7M
[05/03 14:48:07     71s] OPERPROF: Finished npPlace at level 1, CPU:0.029, REAL:0.030, MEM:1817.9M
[05/03 14:48:07     71s] Iteration  4: Skipped, with CDP Off
[05/03 14:48:07     71s] 
[05/03 14:48:07     71s] AB Est...
[05/03 14:48:07     71s] no activity file in design. spp won't run.
[05/03 14:48:07     71s] NP #FI/FS/SF FL/PI: 1104/0/0 2142/0
[05/03 14:48:07     71s] no activity file in design. spp won't run.
[05/03 14:48:07     71s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:48:07     71s] OPERPROF: Starting npPlace at level 1, MEM:1817.9M
[05/03 14:48:07     71s] OPERPROF: Finished npPlace at level 1, CPU:0.025, REAL:0.025, MEM:1817.9M
[05/03 14:48:07     71s] Iteration  5: Skipped, with CDP Off
[05/03 14:48:07     71s] 
[05/03 14:48:07     71s] AB Est...
[05/03 14:48:07     71s] no activity file in design. spp won't run.
[05/03 14:48:07     71s] NP #FI/FS/SF FL/PI: 1104/0/0 2142/0
[05/03 14:48:07     71s] no activity file in design. spp won't run.
[05/03 14:48:07     71s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:48:07     71s] OPERPROF: Starting npPlace at level 1, MEM:1817.9M
[05/03 14:48:07     71s] OPERPROF: Finished npPlace at level 1, CPU:0.029, REAL:0.029, MEM:1817.9M
[05/03 14:48:07     71s] Iteration  6: Skipped, with CDP Off
[05/03 14:48:07     71s] no activity file in design. spp won't run.
[05/03 14:48:07     71s] NP #FI/FS/SF FL/PI: 1104/0/0 2142/0
[05/03 14:48:07     71s] no activity file in design. spp won't run.
[05/03 14:48:07     71s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:48:07     71s] OPERPROF: Starting npPlace at level 1, MEM:1817.9M
[05/03 14:48:07     71s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/03 14:48:07     71s] No instances found in the vector
[05/03 14:48:07     71s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1817.9M, DRC: 0)
[05/03 14:48:07     71s] 0 (out of 0) MH cells were successfully legalized.
[05/03 14:48:08     71s] Iteration  7: Total net bbox = 3.016e+04 (1.69e+04 1.32e+04)
[05/03 14:48:08     71s]               Est.  stn bbox = 3.528e+04 (1.97e+04 1.55e+04)
[05/03 14:48:08     71s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1817.9M
[05/03 14:48:08     71s] OPERPROF: Finished npPlace at level 1, CPU:0.099, REAL:0.106, MEM:1817.9M
[05/03 14:48:08     71s] no activity file in design. spp won't run.
[05/03 14:48:08     71s] NP #FI/FS/SF FL/PI: 1104/0/0 2142/0
[05/03 14:48:08     71s] no activity file in design. spp won't run.
[05/03 14:48:08     71s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:48:08     71s] OPERPROF: Starting npPlace at level 1, MEM:1817.9M
[05/03 14:48:08     71s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/03 14:48:08     71s] No instances found in the vector
[05/03 14:48:08     71s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1817.9M, DRC: 0)
[05/03 14:48:08     71s] 0 (out of 0) MH cells were successfully legalized.
[05/03 14:48:08     71s] Iteration  8: Total net bbox = 2.970e+04 (1.66e+04 1.31e+04)
[05/03 14:48:08     71s]               Est.  stn bbox = 3.470e+04 (1.94e+04 1.53e+04)
[05/03 14:48:08     71s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1814.9M
[05/03 14:48:08     71s] OPERPROF: Finished npPlace at level 1, CPU:0.362, REAL:0.377, MEM:1814.9M
[05/03 14:48:08     71s] no activity file in design. spp won't run.
[05/03 14:48:08     71s] NP #FI/FS/SF FL/PI: 1104/0/0 2142/0
[05/03 14:48:08     71s] no activity file in design. spp won't run.
[05/03 14:48:08     71s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:48:08     71s] OPERPROF: Starting npPlace at level 1, MEM:1814.9M
[05/03 14:48:08     72s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/03 14:48:08     72s] No instances found in the vector
[05/03 14:48:08     72s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1814.9M, DRC: 0)
[05/03 14:48:08     72s] 0 (out of 0) MH cells were successfully legalized.
[05/03 14:48:08     72s] Iteration  9: Total net bbox = 3.057e+04 (1.71e+04 1.34e+04)
[05/03 14:48:08     72s]               Est.  stn bbox = 3.561e+04 (2.00e+04 1.56e+04)
[05/03 14:48:08     72s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1814.9M
[05/03 14:48:08     72s] OPERPROF: Finished npPlace at level 1, CPU:0.370, REAL:0.396, MEM:1814.9M
[05/03 14:48:08     72s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1814.9M
[05/03 14:48:08     72s] Starting Early Global Route rough congestion estimation: mem = 1814.9M
[05/03 14:48:08     72s] (I)       Started Loading and Dumping File ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Reading DB...
[05/03 14:48:08     72s] (I)       Read data from FE... (mem=1814.9M)
[05/03 14:48:08     72s] (I)       Read nodes and places... (mem=1814.9M)
[05/03 14:48:08     72s] (I)       Done Read nodes and places (cpu=0.002s, mem=1814.9M)
[05/03 14:48:08     72s] (I)       Read nets... (mem=1814.9M)
[05/03 14:48:08     72s] (I)       Done Read nets (cpu=0.003s, mem=1814.9M)
[05/03 14:48:08     72s] (I)       Done Read data from FE (cpu=0.006s, mem=1814.9M)
[05/03 14:48:08     72s] (I)       before initializing RouteDB syMemory usage = 1814.9 MB
[05/03 14:48:08     72s] (I)       Print mode             : 2
[05/03 14:48:08     72s] (I)       Stop if highly congested: false
[05/03 14:48:08     72s] (I)       Honor MSV route constraint: false
[05/03 14:48:08     72s] (I)       Maximum routing layer  : 7
[05/03 14:48:08     72s] (I)       Minimum routing layer  : 2
[05/03 14:48:08     72s] (I)       Supply scale factor H  : 1.00
[05/03 14:48:08     72s] (I)       Supply scale factor V  : 1.00
[05/03 14:48:08     72s] (I)       Tracks used by clock wire: 0
[05/03 14:48:08     72s] (I)       Reverse direction      : 
[05/03 14:48:08     72s] (I)       Honor partition pin guides: true
[05/03 14:48:08     72s] (I)       Route selected nets only: false
[05/03 14:48:08     72s] (I)       Route secondary PG pins: false
[05/03 14:48:08     72s] (I)       Second PG max fanout   : 2147483647
[05/03 14:48:08     72s] (I)       Assign partition pins  : false
[05/03 14:48:08     72s] (I)       Support large GCell    : true
[05/03 14:48:08     72s] (I)       Max num rows per GCell : 32
[05/03 14:48:08     72s] (I)       Apply function for special wires: true
[05/03 14:48:08     72s] (I)       Layer by layer blockage reading: true
[05/03 14:48:08     72s] (I)       Offset calculation fix : true
[05/03 14:48:08     72s] (I)       Route stripe layer range: 
[05/03 14:48:08     72s] (I)       Honor partition fences : 
[05/03 14:48:08     72s] (I)       Honor partition pin    : 
[05/03 14:48:08     72s] (I)       Honor partition fences with feedthrough: 
[05/03 14:48:08     72s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:48:08     72s] (I)       build grid graph
[05/03 14:48:08     72s] (I)       build grid graph start
[05/03 14:48:08     72s] [NR-eGR] Track table information for default rule: 
[05/03 14:48:08     72s] [NR-eGR] M1 has no routable track
[05/03 14:48:08     72s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:48:08     72s] [NR-eGR] M3 has single uniform track structure
[05/03 14:48:08     72s] [NR-eGR] M4 has single uniform track structure
[05/03 14:48:08     72s] [NR-eGR] M5 has single uniform track structure
[05/03 14:48:08     72s] [NR-eGR] M6 has single uniform track structure
[05/03 14:48:08     72s] [NR-eGR] M7 has single uniform track structure
[05/03 14:48:08     72s] (I)       build grid graph end
[05/03 14:48:08     72s] (I)       ===========================================================================
[05/03 14:48:08     72s] (I)       == Report All Rule Vias ==
[05/03 14:48:08     72s] (I)       ===========================================================================
[05/03 14:48:08     72s] (I)        Via Rule : (Default)
[05/03 14:48:08     72s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:48:08     72s] (I)       ---------------------------------------------------------------------------
[05/03 14:48:08     72s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:48:08     72s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:48:08     72s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:48:08     72s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:48:08     72s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:48:08     72s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:48:08     72s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:48:08     72s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:48:08     72s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:48:08     72s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:48:08     72s] (I)       ===========================================================================
[05/03 14:48:08     72s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Num PG vias on layer 1 : 0
[05/03 14:48:08     72s] (I)       Num PG vias on layer 2 : 0
[05/03 14:48:08     72s] (I)       Num PG vias on layer 3 : 0
[05/03 14:48:08     72s] (I)       Num PG vias on layer 4 : 0
[05/03 14:48:08     72s] (I)       Num PG vias on layer 5 : 0
[05/03 14:48:08     72s] (I)       Num PG vias on layer 6 : 0
[05/03 14:48:08     72s] (I)       Num PG vias on layer 7 : 0
[05/03 14:48:08     72s] [NR-eGR] Read 944 PG shapes
[05/03 14:48:08     72s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:48:08     72s] [NR-eGR] #Instance Blockages : 1088
[05/03 14:48:08     72s] [NR-eGR] #PG Blockages       : 944
[05/03 14:48:08     72s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:48:08     72s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:48:08     72s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:48:08     72s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:48:08     72s] (I)       readDataFromPlaceDB
[05/03 14:48:08     72s] (I)       Read net information..
[05/03 14:48:08     72s] [NR-eGR] Read numTotalNets=2299  numIgnoredNets=0
[05/03 14:48:08     72s] (I)       Read testcase time = 0.001 seconds
[05/03 14:48:08     72s] 
[05/03 14:48:08     72s] (I)       early_global_route_priority property id does not exist.
[05/03 14:48:08     72s] (I)       Start initializing grid graph
[05/03 14:48:08     72s] (I)       End initializing grid graph
[05/03 14:48:08     72s] (I)       Model blockages into capacity
[05/03 14:48:08     72s] (I)       Read Num Blocks=3100  Num Prerouted Wires=0  Num CS=0
[05/03 14:48:08     72s] (I)       Started Modeling ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Started Modeling Layer 1 ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Started Modeling Layer 2 ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Layer 1 (H) : #blockages 1542 : #preroutes 0
[05/03 14:48:08     72s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Started Modeling Layer 3 ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:48:08     72s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Started Modeling Layer 4 ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:48:08     72s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Started Modeling Layer 5 ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:48:08     72s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Started Modeling Layer 6 ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:48:08     72s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Started Modeling Layer 7 ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:48:08     72s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Number of ignored nets = 0
[05/03 14:48:08     72s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:48:08     72s] (I)       Number of clock nets = 0.  Ignored: No
[05/03 14:48:08     72s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:48:08     72s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:48:08     72s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:48:08     72s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:48:08     72s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:48:08     72s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:48:08     72s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:48:08     72s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1814.9 MB
[05/03 14:48:08     72s] (I)       Ndr track 0 does not exist
[05/03 14:48:08     72s] (I)       Layer1  viaCost=100.00
[05/03 14:48:08     72s] (I)       Layer2  viaCost=100.00
[05/03 14:48:08     72s] (I)       Layer3  viaCost=100.00
[05/03 14:48:08     72s] (I)       Layer4  viaCost=100.00
[05/03 14:48:08     72s] (I)       Layer5  viaCost=100.00
[05/03 14:48:08     72s] (I)       Layer6  viaCost=100.00
[05/03 14:48:08     72s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:48:08     72s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:48:08     72s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:48:08     72s] (I)       Site width          :   864  (dbu)
[05/03 14:48:08     72s] (I)       Row height          :  4320  (dbu)
[05/03 14:48:08     72s] (I)       GCell width         :  4320  (dbu)
[05/03 14:48:08     72s] (I)       GCell height        :  4320  (dbu)
[05/03 14:48:08     72s] (I)       Grid                :   220   167     7
[05/03 14:48:08     72s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:48:08     72s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:48:08     72s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:48:08     72s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:48:08     72s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:48:08     72s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:48:08     72s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:48:08     72s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:48:08     72s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:48:08     72s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:48:08     72s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:48:08     72s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:48:08     72s] (I)       --------------------------------------------------------
[05/03 14:48:08     72s] 
[05/03 14:48:08     72s] [NR-eGR] ============ Routing rule table ============
[05/03 14:48:08     72s] [NR-eGR] Rule id: 0  Nets: 2299 
[05/03 14:48:08     72s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:48:08     72s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:48:08     72s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:48:08     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:48:08     72s] [NR-eGR] ========================================
[05/03 14:48:08     72s] [NR-eGR] 
[05/03 14:48:08     72s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:48:08     72s] (I)       blocked tracks on layer2 : = 116923 / 256960 (45.50%)
[05/03 14:48:08     72s] (I)       blocked tracks on layer3 : = 111555 / 274548 (40.63%)
[05/03 14:48:08     72s] (I)       blocked tracks on layer4 : = 6002 / 206360 (2.91%)
[05/03 14:48:08     72s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:48:08     72s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:48:08     72s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:48:08     72s] (I)       After initializing earlyGlobalRoute syMemory usage = 1814.9 MB
[05/03 14:48:08     72s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       ============= Initialization =============
[05/03 14:48:08     72s] (I)       numLocalWires=834  numGlobalNetBranches=313  numLocalNetBranches=110
[05/03 14:48:08     72s] (I)       totalPins=8022  totalGlobalPin=7493 (93.41%)
[05/03 14:48:08     72s] (I)       Started Build MST ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Generate topology with single threads
[05/03 14:48:08     72s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       total 2D Cap : 949194 = (462023 H, 487171 V)
[05/03 14:48:08     72s] (I)       ============  Phase 1a Route ============
[05/03 14:48:08     72s] (I)       Started Phase 1a ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 7
[05/03 14:48:08     72s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Usage: 32085 = (18119 H, 13966 V) = (3.92% H, 2.87% V) = (1.957e+04um H, 1.508e+04um V)
[05/03 14:48:08     72s] (I)       
[05/03 14:48:08     72s] (I)       ============  Phase 1b Route ============
[05/03 14:48:08     72s] (I)       Started Phase 1b ( Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:08     72s] (I)       Usage: 32097 = (18122 H, 13975 V) = (3.92% H, 2.87% V) = (1.957e+04um H, 1.509e+04um V)
[05/03 14:48:08     72s] (I)       
[05/03 14:48:08     72s] (I)       earlyGlobalRoute overflow: 0.06% H + 0.00% V
[05/03 14:48:08     72s] 
[05/03 14:48:08     72s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[05/03 14:48:08     72s] Finished Early Global Route rough congestion estimation: mem = 1814.9M
[05/03 14:48:08     72s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.037, REAL:0.041, MEM:1814.9M
[05/03 14:48:08     72s] earlyGlobalRoute rough estimation gcell size 1 row height
[05/03 14:48:08     72s] OPERPROF: Starting CDPad at level 1, MEM:1814.9M
[05/03 14:48:08     72s] CDPadU 0.290 -> 0.281. R=0.220, N=2142, GS=1.080
[05/03 14:48:08     72s] OPERPROF: Finished CDPad at level 1, CPU:0.085, REAL:0.086, MEM:1814.9M
[05/03 14:48:08     72s] no activity file in design. spp won't run.
[05/03 14:48:08     72s] NP #FI/FS/SF FL/PI: 1104/0/0 2142/0
[05/03 14:48:08     72s] no activity file in design. spp won't run.
[05/03 14:48:08     72s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:48:08     72s] OPERPROF: Starting npPlace at level 1, MEM:1814.9M
[05/03 14:48:08     72s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/03 14:48:08     72s] No instances found in the vector
[05/03 14:48:08     72s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1814.9M, DRC: 0)
[05/03 14:48:08     72s] 0 (out of 0) MH cells were successfully legalized.
[05/03 14:48:09     72s] OPERPROF: Finished npPlace at level 1, CPU:0.077, REAL:0.079, MEM:1814.9M
[05/03 14:48:09     72s] no activity file in design. spp won't run.
[05/03 14:48:09     72s] NP #FI/FS/SF FL/PI: 1104/0/0 2142/0
[05/03 14:48:09     72s] no activity file in design. spp won't run.
[05/03 14:48:09     72s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:48:09     72s] OPERPROF: Starting npPlace at level 1, MEM:1814.9M
[05/03 14:48:09     72s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/03 14:48:09     72s] No instances found in the vector
[05/03 14:48:09     72s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1814.9M, DRC: 0)
[05/03 14:48:09     72s] 0 (out of 0) MH cells were successfully legalized.
[05/03 14:48:09     72s] Iteration 10: Total net bbox = 3.217e+04 (1.80e+04 1.42e+04)
[05/03 14:48:09     72s]               Est.  stn bbox = 3.727e+04 (2.09e+04 1.64e+04)
[05/03 14:48:09     72s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1814.9M
[05/03 14:48:09     72s] OPERPROF: Finished npPlace at level 1, CPU:0.351, REAL:0.357, MEM:1814.9M
[05/03 14:48:09     72s] no activity file in design. spp won't run.
[05/03 14:48:09     72s] NP #FI/FS/SF FL/PI: 1104/0/0 2142/0
[05/03 14:48:09     72s] no activity file in design. spp won't run.
[05/03 14:48:09     72s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/03 14:48:09     72s] OPERPROF: Starting npPlace at level 1, MEM:1814.9M
[05/03 14:48:09     72s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/03 14:48:09     72s] No instances found in the vector
[05/03 14:48:09     72s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1814.9M, DRC: 0)
[05/03 14:48:09     72s] 0 (out of 0) MH cells were successfully legalized.
[05/03 14:48:10     73s] Iteration 11: Total net bbox = 3.248e+04 (1.82e+04 1.43e+04)
[05/03 14:48:10     73s]               Est.  stn bbox = 3.762e+04 (2.11e+04 1.65e+04)
[05/03 14:48:10     73s] OPERPROF: Finished npPlace at level 1, CPU:0.639, REAL:0.657, MEM:1814.9M
[05/03 14:48:10     73s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1814.9M
[05/03 14:48:10     73s] Move report: Timing Driven Placement moves 2142 insts, mean move: 3.35 um, max move: 57.98 um
[05/03 14:48:10     73s] 	Max move on inst (pipo/FE_OFC44_Clear): (119.23, 77.76) --> (122.01, 22.55)
[05/03 14:48:10     73s] no activity file in design. spp won't run.
[05/03 14:48:10     73s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.002, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1814.1M
[05/03 14:48:10     73s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.009, REAL:0.009, MEM:1814.1M
[05/03 14:48:10     73s] 
[05/03 14:48:10     73s] Finished Incremental Placement (cpu=0:00:02.5, real=0:00:03.0, mem=1814.1M)
[05/03 14:48:10     73s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/03 14:48:10     73s] Type 'man IMPSP-9025' for more detail.
[05/03 14:48:10     73s] CongRepair sets shifter mode to gplace
[05/03 14:48:10     73s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1814.1M
[05/03 14:48:10     73s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1814.1M
[05/03 14:48:10     73s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1814.1M
[05/03 14:48:10     73s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:48:10     73s] All LLGs are deleted
[05/03 14:48:10     73s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1814.1M
[05/03 14:48:10     73s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1814.1M
[05/03 14:48:10     73s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1814.1M
[05/03 14:48:10     73s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1814.1M
[05/03 14:48:10     73s] Core basic site is asap7sc7p5t
[05/03 14:48:10     73s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:48:10     73s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:48:10     73s] SiteArray: use 851,968 bytes
[05/03 14:48:10     73s] SiteArray: current memory after site array memory allocation 1814.9M
[05/03 14:48:10     73s] SiteArray: FP blocked sites are writable
[05/03 14:48:10     73s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:48:10     73s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1814.9M
[05/03 14:48:10     73s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:48:10     73s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.001, REAL:0.001, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.063, REAL:0.065, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:         Starting CMU at level 5, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.067, REAL:0.069, MEM:1814.9M
[05/03 14:48:10     73s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1814.9MB).
[05/03 14:48:10     73s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.077, REAL:0.080, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.077, REAL:0.080, MEM:1814.9M
[05/03 14:48:10     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.951737.2
[05/03 14:48:10     73s] OPERPROF:   Starting RefinePlace at level 2, MEM:1814.9M
[05/03 14:48:10     73s] *** Starting place_detail (0:01:14 mem=1814.9M) ***
[05/03 14:48:10     73s] Total net bbox length = 3.343e+04 (1.913e+04 1.429e+04) (ext = 1.836e+03)
[05/03 14:48:10     73s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/03 14:48:10     73s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:48:10     73s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:48:10     73s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1814.9M
[05/03 14:48:10     73s] Starting refinePlace ...
[05/03 14:48:10     73s]   Spread Effort: high, pre-route mode, useDDP on.
[05/03 14:48:10     73s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1814.9MB) @(0:01:14 - 0:01:14).
[05/03 14:48:10     73s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:48:10     73s] wireLenOptFixPriorityInst 0 inst fixed
[05/03 14:48:10     73s] Placement tweakage begins.
[05/03 14:48:10     73s] wire length = 3.773e+04
[05/03 14:48:10     73s] wire length = 3.629e+04
[05/03 14:48:10     73s] Placement tweakage ends.
[05/03 14:48:10     73s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:48:10     73s] 
[05/03 14:48:10     73s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 14:48:10     73s] Move report: legalization moves 2142 insts, mean move: 0.66 um, max move: 2.08 um
[05/03 14:48:10     73s] 	Max move on inst (addL/sub_6_75_Y_add_6_39_g942__9945): (37.81, 56.07) --> (37.80, 54.00)
[05/03 14:48:10     73s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1814.9MB) @(0:01:14 - 0:01:14).
[05/03 14:48:10     73s] Statistics of distance of Instance movement in refine placement:
[05/03 14:48:10     73s]   maximum (X+Y) =         2.08 um
[05/03 14:48:10     73s]   inst (addL/sub_6_75_Y_add_6_39_g942__9945) with max move: (37.812, 56.0708) -> (37.8, 54)
[05/03 14:48:10     73s]   mean    (X+Y) =         0.66 um
[05/03 14:48:10     73s] Total instances moved : 2142
[05/03 14:48:10     73s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.061, REAL:0.062, MEM:1814.9M
[05/03 14:48:10     73s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1814.9MB) @(0:01:14 - 0:01:14).
[05/03 14:48:10     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.951737.2
[05/03 14:48:10     73s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.070, REAL:0.071, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.152, REAL:0.157, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1814.9M
[05/03 14:48:10     73s] Starting Early Global Route congestion estimation: mem = 1814.9M
[05/03 14:48:10     73s] (I)       Started Loading and Dumping File ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Reading DB...
[05/03 14:48:10     73s] (I)       Read data from FE... (mem=1814.9M)
[05/03 14:48:10     73s] (I)       Read nodes and places... (mem=1814.9M)
[05/03 14:48:10     73s] Move report: Detail placement moves 2142 insts, mean move: 0.66 um, max move: 2.08 um
[05/03 14:48:10     73s] 	Max move on inst (addL/sub_6_75_Y_add_6_39_g942__9945): (37.81, 56.07) --> (37.80, 54.00)
[05/03 14:48:10     73s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1814.9MB
[05/03 14:48:10     73s] Summary Report:
[05/03 14:48:10     73s] Instances move: 2142 (out of 2142 movable)
[05/03 14:48:10     73s] Instances flipped: 0
[05/03 14:48:10     73s] Mean displacement: 0.66 um
[05/03 14:48:10     73s] Max displacement: 2.08 um (Instance: addL/sub_6_75_Y_add_6_39_g942__9945) (37.812, 56.0708) -> (37.8, 54)
[05/03 14:48:10     73s] 	Length: 9 sites, height: 1 rows, site name: asap7sc7p5t, cell type: XOR2xp5_ASAP7_75t_SL
[05/03 14:48:10     73s] Total net bbox length = 3.221e+04 (1.785e+04 1.436e+04) (ext = 1.819e+03)
[05/03 14:48:10     73s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1814.9MB
[05/03 14:48:10     73s] *** Finished place_detail (0:01:14 mem=1814.9M) ***
[05/03 14:48:10     73s] (I)       Done Read nodes and places (cpu=0.002s, mem=1814.9M)
[05/03 14:48:10     73s] (I)       Read nets... (mem=1814.9M)
[05/03 14:48:10     73s] (I)       Done Read nets (cpu=0.003s, mem=1814.9M)
[05/03 14:48:10     73s] (I)       Done Read data from FE (cpu=0.006s, mem=1814.9M)
[05/03 14:48:10     73s] (I)       before initializing RouteDB syMemory usage = 1814.9 MB
[05/03 14:48:10     73s] (I)       Honor MSV route constraint: false
[05/03 14:48:10     73s] (I)       Maximum routing layer  : 7
[05/03 14:48:10     73s] (I)       Minimum routing layer  : 2
[05/03 14:48:10     73s] (I)       Supply scale factor H  : 1.00
[05/03 14:48:10     73s] (I)       Supply scale factor V  : 1.00
[05/03 14:48:10     73s] (I)       Tracks used by clock wire: 0
[05/03 14:48:10     73s] (I)       Reverse direction      : 
[05/03 14:48:10     73s] (I)       Honor partition pin guides: true
[05/03 14:48:10     73s] (I)       Route selected nets only: false
[05/03 14:48:10     73s] (I)       Route secondary PG pins: false
[05/03 14:48:10     73s] (I)       Second PG max fanout   : 2147483647
[05/03 14:48:10     73s] (I)       Apply function for special wires: true
[05/03 14:48:10     73s] (I)       Layer by layer blockage reading: true
[05/03 14:48:10     73s] (I)       Offset calculation fix : true
[05/03 14:48:10     73s] (I)       Route stripe layer range: 
[05/03 14:48:10     73s] (I)       Honor partition fences : 
[05/03 14:48:10     73s] (I)       Honor partition pin    : 
[05/03 14:48:10     73s] (I)       Honor partition fences with feedthrough: 
[05/03 14:48:10     73s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:48:10     73s] (I)       build grid graph
[05/03 14:48:10     73s] (I)       build grid graph start
[05/03 14:48:10     73s] [NR-eGR] Track table information for default rule: 
[05/03 14:48:10     73s] [NR-eGR] M1 has no routable track
[05/03 14:48:10     73s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:48:10     73s] [NR-eGR] M3 has single uniform track structure
[05/03 14:48:10     73s] [NR-eGR] M4 has single uniform track structure
[05/03 14:48:10     73s] [NR-eGR] M5 has single uniform track structure
[05/03 14:48:10     73s] [NR-eGR] M6 has single uniform track structure
[05/03 14:48:10     73s] [NR-eGR] M7 has single uniform track structure
[05/03 14:48:10     73s] (I)       build grid graph end
[05/03 14:48:10     73s] (I)       ===========================================================================
[05/03 14:48:10     73s] (I)       == Report All Rule Vias ==
[05/03 14:48:10     73s] (I)       ===========================================================================
[05/03 14:48:10     73s] (I)        Via Rule : (Default)
[05/03 14:48:10     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:48:10     73s] (I)       ---------------------------------------------------------------------------
[05/03 14:48:10     73s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:48:10     73s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:48:10     73s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:48:10     73s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:48:10     73s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:48:10     73s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:48:10     73s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:48:10     73s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:48:10     73s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:48:10     73s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:48:10     73s] (I)       ===========================================================================
[05/03 14:48:10     73s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Num PG vias on layer 1 : 0
[05/03 14:48:10     73s] (I)       Num PG vias on layer 2 : 0
[05/03 14:48:10     73s] (I)       Num PG vias on layer 3 : 0
[05/03 14:48:10     73s] (I)       Num PG vias on layer 4 : 0
[05/03 14:48:10     73s] (I)       Num PG vias on layer 5 : 0
[05/03 14:48:10     73s] (I)       Num PG vias on layer 6 : 0
[05/03 14:48:10     73s] (I)       Num PG vias on layer 7 : 0
[05/03 14:48:10     73s] [NR-eGR] Read 944 PG shapes
[05/03 14:48:10     73s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:48:10     73s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:48:10     73s] [NR-eGR] #Instance Blockages : 1088
[05/03 14:48:10     73s] [NR-eGR] #PG Blockages       : 944
[05/03 14:48:10     73s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:48:10     73s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:48:10     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:48:10     73s] (I)       readDataFromPlaceDB
[05/03 14:48:10     73s] (I)       Read net information..
[05/03 14:48:10     73s] (I)       Read testcase time = 0.000 seconds
[05/03 14:48:10     73s] 
[05/03 14:48:10     73s] [NR-eGR] Read numTotalNets=2299  numIgnoredNets=0
[05/03 14:48:10     73s] (I)       early_global_route_priority property id does not exist.
[05/03 14:48:10     73s] (I)       Start initializing grid graph
[05/03 14:48:10     73s] (I)       End initializing grid graph
[05/03 14:48:10     73s] (I)       Model blockages into capacity
[05/03 14:48:10     73s] (I)       Read Num Blocks=3100  Num Prerouted Wires=0  Num CS=0
[05/03 14:48:10     73s] (I)       Started Modeling ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Modeling Layer 1 ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Modeling Layer 2 ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Layer 1 (H) : #blockages 1542 : #preroutes 0
[05/03 14:48:10     73s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Modeling Layer 3 ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:48:10     73s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Modeling Layer 4 ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:48:10     73s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Modeling Layer 5 ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:48:10     73s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Modeling Layer 6 ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:48:10     73s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Modeling Layer 7 ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:48:10     73s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Number of ignored nets = 0
[05/03 14:48:10     73s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:48:10     73s] (I)       Number of clock nets = 0.  Ignored: No
[05/03 14:48:10     73s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:48:10     73s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:48:10     73s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:48:10     73s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:48:10     73s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:48:10     73s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:48:10     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:48:10     73s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1814.9 MB
[05/03 14:48:10     73s] (I)       Ndr track 0 does not exist
[05/03 14:48:10     73s] (I)       Layer1  viaCost=100.00
[05/03 14:48:10     73s] (I)       Layer2  viaCost=100.00
[05/03 14:48:10     73s] (I)       Layer3  viaCost=100.00
[05/03 14:48:10     73s] (I)       Layer4  viaCost=100.00
[05/03 14:48:10     73s] (I)       Layer5  viaCost=100.00
[05/03 14:48:10     73s] (I)       Layer6  viaCost=100.00
[05/03 14:48:10     73s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:48:10     73s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:48:10     73s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:48:10     73s] (I)       Site width          :   864  (dbu)
[05/03 14:48:10     73s] (I)       Row height          :  4320  (dbu)
[05/03 14:48:10     73s] (I)       GCell width         :  4320  (dbu)
[05/03 14:48:10     73s] (I)       GCell height        :  4320  (dbu)
[05/03 14:48:10     73s] (I)       Grid                :   220   167     7
[05/03 14:48:10     73s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:48:10     73s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:48:10     73s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:48:10     73s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:48:10     73s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:48:10     73s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:48:10     73s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:48:10     73s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:48:10     73s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:48:10     73s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:48:10     73s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:48:10     73s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:48:10     73s] (I)       --------------------------------------------------------
[05/03 14:48:10     73s] 
[05/03 14:48:10     73s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:48:10     73s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:48:10     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:48:10     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:48:10     73s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:48:10     73s] (I)       blocked tracks on layer2 : = 114825 / 256960 (44.69%)
[05/03 14:48:10     73s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:48:10     73s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:48:10     73s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:48:10     73s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:48:10     73s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:48:10     73s] (I)       After initializing earlyGlobalRoute syMemory usage = 1814.9 MB
[05/03 14:48:10     73s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Global Routing ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       ============= Initialization =============
[05/03 14:48:10     73s] (I)       totalPins=8022  totalGlobalPin=7966 (99.30%)
[05/03 14:48:10     73s] (I)       Started Build MST ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Generate topology with single threads
[05/03 14:48:10     73s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] [NR-eGR] ============ Routing rule table ============
[05/03 14:48:10     73s] [NR-eGR] Rule id: 0  Nets: 2299 
[05/03 14:48:10     73s] [NR-eGR] ========================================
[05/03 14:48:10     73s] [NR-eGR] 
[05/03 14:48:10     73s] (I)       total 2D Cap : 641988 = (318676 H, 323312 V)
[05/03 14:48:10     73s] (I)       ============  Phase 1a Route ============
[05/03 14:48:10     73s] [NR-eGR] Layer group 1: route 14 net(s) in layer range [4, 7]
[05/03 14:48:10     73s] (I)       Started Phase 1a ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 3
[05/03 14:48:10     73s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Usage: 1403 = (670 H, 733 V) = (0.21% H, 0.23% V) = (7.236e+02um H, 7.916e+02um V)
[05/03 14:48:10     73s] (I)       
[05/03 14:48:10     73s] (I)       ============  Phase 1b Route ============
[05/03 14:48:10     73s] (I)       Started Phase 1b ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Usage: 1403 = (670 H, 733 V) = (0.21% H, 0.23% V) = (7.236e+02um H, 7.916e+02um V)
[05/03 14:48:10     73s] (I)       
[05/03 14:48:10     73s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 1.515240e+03um
[05/03 14:48:10     73s] (I)       ============  Phase 1c Route ============
[05/03 14:48:10     73s] (I)       Started Phase 1c ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Level2 Grid: 44 x 34
[05/03 14:48:10     73s] (I)       Started Two Level Routing ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Usage: 1409 = (670 H, 739 V) = (0.21% H, 0.23% V) = (7.236e+02um H, 7.981e+02um V)
[05/03 14:48:10     73s] (I)       
[05/03 14:48:10     73s] (I)       ============  Phase 1d Route ============
[05/03 14:48:10     73s] (I)       Started Phase 1d ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Usage: 1409 = (670 H, 739 V) = (0.21% H, 0.23% V) = (7.236e+02um H, 7.981e+02um V)
[05/03 14:48:10     73s] (I)       
[05/03 14:48:10     73s] (I)       ============  Phase 1e Route ============
[05/03 14:48:10     73s] (I)       Started Phase 1e ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Usage: 1409 = (670 H, 739 V) = (0.21% H, 0.23% V) = (7.236e+02um H, 7.981e+02um V)
[05/03 14:48:10     73s] (I)       
[05/03 14:48:10     73s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.521720e+03um
[05/03 14:48:10     73s] [NR-eGR] 
[05/03 14:48:10     73s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:48:10     73s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Build MST ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Generate topology with single threads
[05/03 14:48:10     73s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       total 2D Cap : 951101 = (464212 H, 486889 V)
[05/03 14:48:10     73s] (I)       ============  Phase 1a Route ============
[05/03 14:48:10     73s] [NR-eGR] Layer group 2: route 2285 net(s) in layer range [2, 7]
[05/03 14:48:10     73s] (I)       Started Phase 1a ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/03 14:48:10     73s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Usage: 32713 = (17902 H, 14811 V) = (3.86% H, 3.04% V) = (1.933e+04um H, 1.600e+04um V)
[05/03 14:48:10     73s] (I)       
[05/03 14:48:10     73s] (I)       ============  Phase 1b Route ============
[05/03 14:48:10     73s] (I)       Started Phase 1b ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Usage: 32714 = (17902 H, 14812 V) = (3.86% H, 3.04% V) = (1.933e+04um H, 1.600e+04um V)
[05/03 14:48:10     73s] (I)       
[05/03 14:48:10     73s] (I)       earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 3.533112e+04um
[05/03 14:48:10     73s] (I)       ============  Phase 1c Route ============
[05/03 14:48:10     73s] (I)       Started Phase 1c ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Level2 Grid: 44 x 34
[05/03 14:48:10     73s] (I)       Started Two Level Routing ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Usage: 32716 = (17902 H, 14814 V) = (3.86% H, 3.04% V) = (1.933e+04um H, 1.600e+04um V)
[05/03 14:48:10     73s] (I)       
[05/03 14:48:10     73s] (I)       ============  Phase 1d Route ============
[05/03 14:48:10     73s] (I)       Started Phase 1d ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Usage: 32717 = (17902 H, 14815 V) = (3.86% H, 3.04% V) = (1.933e+04um H, 1.600e+04um V)
[05/03 14:48:10     73s] (I)       
[05/03 14:48:10     73s] (I)       ============  Phase 1e Route ============
[05/03 14:48:10     73s] (I)       Started Phase 1e ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Usage: 32717 = (17902 H, 14815 V) = (3.86% H, 3.04% V) = (1.933e+04um H, 1.600e+04um V)
[05/03 14:48:10     73s] (I)       
[05/03 14:48:10     73s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 3.533436e+04um
[05/03 14:48:10     73s] [NR-eGR] 
[05/03 14:48:10     73s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:48:10     73s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       ============  Phase 1l Route ============
[05/03 14:48:10     73s] (I)       
[05/03 14:48:10     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:48:10     73s] [NR-eGR]                        OverCon           OverCon            
[05/03 14:48:10     73s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/03 14:48:10     73s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/03 14:48:10     73s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:48:10     73s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:48:10     73s] [NR-eGR]      M2  (2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/03 14:48:10     73s] [NR-eGR]      M3  (3)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:48:10     73s] [NR-eGR]      M4  (4)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:48:10     73s] [NR-eGR]      M5  (5)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/03 14:48:10     73s] [NR-eGR]      M6  (6)        10( 0.03%)         3( 0.01%)   ( 0.04%) 
[05/03 14:48:10     73s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/03 14:48:10     73s] [NR-eGR] ---------------------------------------------------------------
[05/03 14:48:10     73s] [NR-eGR] Total               22( 0.01%)         3( 0.00%)   ( 0.01%) 
[05/03 14:48:10     73s] [NR-eGR] 
[05/03 14:48:10     73s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       total 2D Cap : 952758 = (465399 H, 487359 V)
[05/03 14:48:10     73s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[05/03 14:48:10     73s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[05/03 14:48:10     73s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1814.9M
[05/03 14:48:10     73s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.057, REAL:0.110, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF: Starting HotSpotCal at level 1, MEM:1814.9M
[05/03 14:48:10     73s] [hotspot] +------------+---------------+---------------+
[05/03 14:48:10     73s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:48:10     73s] [hotspot] +------------+---------------+---------------+
[05/03 14:48:10     73s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:48:10     73s] [hotspot] +------------+---------------+---------------+
[05/03 14:48:10     73s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:48:10     73s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:48:10     73s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1814.9M
[05/03 14:48:10     73s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1814.9M
[05/03 14:48:10     73s] Starting Early Global Route wiring: mem = 1814.9M
[05/03 14:48:10     73s] (I)       ============= track Assignment ============
[05/03 14:48:10     73s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Started Greedy Track Assignment ( Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/03 14:48:10     73s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] (I)       Run Multi-thread track assignment
[05/03 14:48:10     73s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1814.89 MB )
[05/03 14:48:10     73s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:48:10     73s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7481
[05/03 14:48:10     73s] [NR-eGR]     M2  (2H) length: 1.084979e+04um, number of vias: 11330
[05/03 14:48:10     73s] [NR-eGR]     M3  (3V) length: 1.331984e+04um, number of vias: 1033
[05/03 14:48:10     73s] [NR-eGR]     M4  (4H) length: 5.578568e+03um, number of vias: 544
[05/03 14:48:10     73s] [NR-eGR]     M5  (5V) length: 2.877272e+03um, number of vias: 340
[05/03 14:48:10     73s] [NR-eGR]     M6  (6H) length: 3.436416e+03um, number of vias: 44
[05/03 14:48:10     73s] [NR-eGR]     M7  (7V) length: 1.968040e+02um, number of vias: 0
[05/03 14:48:10     73s] [NR-eGR] Total length: 3.625869e+04um, number of vias: 20772
[05/03 14:48:10     73s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:48:10     73s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/03 14:48:10     73s] [NR-eGR] --------------------------------------------------------------------------
[05/03 14:48:10     73s] Early Global Route wiring runtime: 0.06 seconds, mem = 1764.5M
[05/03 14:48:10     73s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.065, REAL:0.067, MEM:1764.5M
[05/03 14:48:10     73s] SKP cleared!
[05/03 14:48:10     73s] Clear Wl Manager.
[05/03 14:48:10     73s] Tdgp not successfully inited but do clear!
[05/03 14:48:10     73s] 0 delay mode for cte disabled.
[05/03 14:48:10     73s] Clear WL bound data that no need be kept to net call of ip
[05/03 14:48:10     73s] 
[05/03 14:48:10     73s] *** Finished incrementalPlace (cpu=0:00:03.0, real=0:00:03.0)***
[05/03 14:48:10     73s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/03 14:48:10     73s] All LLGs are deleted
[05/03 14:48:10     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1764.5M
[05/03 14:48:10     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1763.7M
[05/03 14:48:10     73s] Start to check current routing status for nets...
[05/03 14:48:10     73s] All nets are already routed correctly.
[05/03 14:48:10     73s] End to check current routing status for nets (mem=1763.7M)
[05/03 14:48:10     73s] Extraction called for design 'MSDAP' of instances=3246 and nets=2833 using extraction engine 'pre_route' .
[05/03 14:48:10     73s] pre_route RC Extraction called for design MSDAP.
[05/03 14:48:10     73s] RC Extraction called in multi-corner(2) mode.
[05/03 14:48:10     73s] RCMode: PreRoute
[05/03 14:48:10     73s]       RC Corner Indexes            0       1   
[05/03 14:48:10     73s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 14:48:10     73s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 14:48:10     73s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 14:48:10     73s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 14:48:10     73s] Shrink Factor                : 1.00000
[05/03 14:48:10     73s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 14:48:10     73s] Using Quantus QRC technology file ...
[05/03 14:48:10     73s] LayerId::1 widthSet size::1
[05/03 14:48:10     73s] LayerId::2 widthSet size::1
[05/03 14:48:10     73s] LayerId::3 widthSet size::1
[05/03 14:48:10     73s] LayerId::4 widthSet size::1
[05/03 14:48:10     73s] LayerId::5 widthSet size::1
[05/03 14:48:10     73s] LayerId::6 widthSet size::1
[05/03 14:48:10     73s] LayerId::7 widthSet size::1
[05/03 14:48:10     73s] LayerId::8 widthSet size::1
[05/03 14:48:10     73s] LayerId::9 widthSet size::1
[05/03 14:48:10     73s] LayerId::10 widthSet size::1
[05/03 14:48:10     73s] Updating RC grid for preRoute extraction ...
[05/03 14:48:10     73s] Initializing multi-corner resistance tables ...
[05/03 14:48:10     73s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1763.660M)
[05/03 14:48:10     74s] Compute RC Scale Done ...
[05/03 14:48:10     74s] **opt_design ... cpu = 0:00:22, real = 0:00:23, mem = 1612.3M, totSessionCpu=0:01:14 **
[05/03 14:48:10     74s] #################################################################################
[05/03 14:48:10     74s] # Design Stage: PreRoute
[05/03 14:48:10     74s] # Design Name: MSDAP
[05/03 14:48:10     74s] # Design Mode: 7nm
[05/03 14:48:10     74s] # Analysis Mode: MMMC OCV 
[05/03 14:48:10     74s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:48:10     74s] # Signoff Settings: SI Off 
[05/03 14:48:10     74s] #################################################################################
[05/03 14:48:10     74s] Calculate early delays in OCV mode...
[05/03 14:48:10     74s] Calculate late delays in OCV mode...
[05/03 14:48:10     74s] Topological Sorting (REAL = 0:00:00.0, MEM = 1771.2M, InitMEM = 1771.2M)
[05/03 14:48:10     74s] Start delay calculation (fullDC) (1 T). (MEM=1771.21)
[05/03 14:48:10     74s] End AAE Lib Interpolated Model. (MEM=1795.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:48:11     74s] Total number of fetched objects 2374
[05/03 14:48:11     74s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:48:11     74s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:48:11     74s] End delay calculation. (MEM=1843.32 CPU=0:00:00.3 REAL=0:00:00.0)
[05/03 14:48:11     74s] End delay calculation (fullDC). (MEM=1843.32 CPU=0:00:00.6 REAL=0:00:01.0)
[05/03 14:48:11     74s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1843.3M) ***
[05/03 14:48:11     74s] *** Check timing (0:00:00.0)
[05/03 14:48:11     74s] Deleting Cell Server ...
[05/03 14:48:11     74s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:48:11     74s] Summary for sequential cells identification: 
[05/03 14:48:11     74s]   Identified SBFF number: 68
[05/03 14:48:11     74s]   Identified MBFF number: 0
[05/03 14:48:11     74s]   Identified SB Latch number: 0
[05/03 14:48:11     74s]   Identified MB Latch number: 0
[05/03 14:48:11     74s]   Not identified SBFF number: 0
[05/03 14:48:11     74s]   Not identified MBFF number: 0
[05/03 14:48:11     74s]   Not identified SB Latch number: 0
[05/03 14:48:11     74s]   Not identified MB Latch number: 0
[05/03 14:48:11     74s]   Number of sequential cells which are not FFs: 64
[05/03 14:48:11     74s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:48:11     74s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:48:11     74s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:48:11     74s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:48:11     74s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:48:11     74s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:48:11     74s]  Setting StdDelay to 2.60
[05/03 14:48:11     74s] Creating Cell Server, finished. 
[05/03 14:48:11     74s] 
[05/03 14:48:11     75s] Deleting Cell Server ...
[05/03 14:48:11     75s] Begin: GigaOpt Optimization in WNS mode
[05/03 14:48:11     75s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/03 14:48:11     75s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/03 14:48:11     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.951737.5
[05/03 14:48:11     75s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:48:11     75s] ### Creating PhyDesignMc. totSessionCpu=0:01:15 mem=1838.3M
[05/03 14:48:11     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:1838.3M
[05/03 14:48:11     75s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:48:11     75s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:15.0/0:01:44.0 (0.7), mem = 1838.3M
[05/03 14:48:11     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1838.3M
[05/03 14:48:11     75s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1838.3M
[05/03 14:48:11     75s] Core basic site is asap7sc7p5t
[05/03 14:48:11     75s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:48:11     75s] SiteArray: non-trimmed site array dimensions = 166 x 1096
[05/03 14:48:11     75s] SiteArray: use 851,968 bytes
[05/03 14:48:11     75s] SiteArray: current memory after site array memory allocation 1839.1M
[05/03 14:48:11     75s] SiteArray: FP blocked sites are writable
[05/03 14:48:11     75s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/03 14:48:11     75s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1839.1M
[05/03 14:48:11     75s] Process 1331 wires and vias for routing blockage and capacity analysis
[05/03 14:48:11     75s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1839.1M
[05/03 14:48:11     75s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.063, REAL:0.064, MEM:1839.1M
[05/03 14:48:11     75s] OPERPROF:     Starting CMU at level 3, MEM:1839.1M
[05/03 14:48:11     75s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1839.1M
[05/03 14:48:11     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.066, REAL:0.068, MEM:1839.1M
[05/03 14:48:11     75s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1839.1MB).
[05/03 14:48:11     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.076, REAL:0.078, MEM:1839.1M
[05/03 14:48:11     75s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=1839.1M
[05/03 14:48:11     75s] 
[05/03 14:48:11     75s] Creating Lib Analyzer ...
[05/03 14:48:11     75s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:48:11     75s] Summary for sequential cells identification: 
[05/03 14:48:11     75s]   Identified SBFF number: 68
[05/03 14:48:11     75s]   Identified MBFF number: 0
[05/03 14:48:11     75s]   Identified SB Latch number: 0
[05/03 14:48:11     75s]   Identified MB Latch number: 0
[05/03 14:48:11     75s]   Not identified SBFF number: 0
[05/03 14:48:11     75s]   Not identified MBFF number: 0
[05/03 14:48:11     75s]   Not identified SB Latch number: 0
[05/03 14:48:11     75s]   Not identified MB Latch number: 0
[05/03 14:48:11     75s]   Number of sequential cells which are not FFs: 64
[05/03 14:48:11     75s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:48:11     75s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:48:11     75s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:48:11     75s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:48:11     75s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:48:11     75s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:48:11     75s]  Setting StdDelay to 2.60
[05/03 14:48:11     75s] Creating Cell Server, finished. 
[05/03 14:48:11     75s] 
[05/03 14:48:11     75s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:48:11     75s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:48:11     75s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:48:11     75s] 
[05/03 14:48:12     75s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:16 mem=1839.1M
[05/03 14:48:12     76s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:16 mem=1839.1M
[05/03 14:48:12     76s] Creating Lib Analyzer, finished. 
[05/03 14:48:12     76s] 
[05/03 14:48:12     76s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[05/03 14:48:12     76s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=1839.1M
[05/03 14:48:12     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=1839.1M
[05/03 14:48:16     79s] *info: 2 special nets excluded.
[05/03 14:48:16     79s] *info: 494 no-driver nets excluded.
[05/03 14:48:17     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.951737.1
[05/03 14:48:17     80s] PathGroup :  reg2reg  TargetSlack : 0.0026 
[05/03 14:48:17     80s] ** GigaOpt Optimizer WNS Slack 0.004 TNS Slack 0.000 Density 20.84
[05/03 14:48:17     80s] **** Begin NDR-Layer Usage Statistics ****
[05/03 14:48:17     80s] Layer 4 has 14 constrained nets 
[05/03 14:48:17     80s] **** End NDR-Layer Usage Statistics ****
[05/03 14:48:17     80s] 
[05/03 14:48:17     80s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=[05/03 14:48:17     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.951737.1
1858.2M) ***
[05/03 14:48:17     80s] 
[05/03 14:48:17     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.951737.5
[05/03 14:48:17     80s] *** SetupOpt [finish] : cpu/real = 0:00:05.9/0:00:06.0 (1.0), totSession cpu/real = 0:01:21.0/0:01:50.0 (0.7), mem = 1839.1M
[05/03 14:48:17     80s] End: GigaOpt Optimization in WNS mode
[05/03 14:48:17     80s] Deleting Cell Server ...
[05/03 14:48:17     80s] *** Check timing (0:00:00.0)
[05/03 14:48:17     80s] Deleting Lib Analyzer.
[05/03 14:48:17     81s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:48:17     81s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:48:17     81s] Summary for sequential cells identification: 
[05/03 14:48:17     81s]   Identified SBFF number: 68
[05/03 14:48:17     81s]   Identified MBFF number: 0
[05/03 14:48:17     81s]   Identified SB Latch number: 0
[05/03 14:48:17     81s]   Identified MB Latch number: 0
[05/03 14:48:17     81s]   Not identified SBFF number: 0
[05/03 14:48:17     81s]   Not identified MBFF number: 0
[05/03 14:48:17     81s]   Not identified SB Latch number: 0
[05/03 14:48:17     81s]   Not identified MB Latch number: 0
[05/03 14:48:17     81s]   Number of sequential cells which are not FFs: 64
[05/03 14:48:17     81s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:48:17     81s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:48:17     81s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:48:17     81s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:48:17     81s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:48:17     81s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:48:17     81s]  Setting StdDelay to 2.60
[05/03 14:48:17     81s] Creating Cell Server, finished. 
[05/03 14:48:17     81s] 
[05/03 14:48:17     81s] Deleting Cell Server ...
[05/03 14:48:17     81s] Begin: GigaOpt Optimization in TNS mode
[05/03 14:48:17     81s] **INFO: Flow update: Low effort is not optimizable.
[05/03 14:48:17     81s] **INFO: Flow update: High effort is not optimizable.
[05/03 14:48:17     81s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[05/03 14:48:17     81s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[05/03 14:48:17     81s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:21.1/0:01:50.2 (0.7), mem = 1803.1M
[05/03 14:48:17     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.951737.6
[05/03 14:48:17     81s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:48:17     81s] ### Creating PhyDesignMc. totSessionCpu=0:01:21 mem=1803.1M
[05/03 14:48:17     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:1803.1M
[05/03 14:48:17     81s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:48:17     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1803.1M
[05/03 14:48:17     81s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:48:17     81s] OPERPROF:     Starting CMU at level 3, MEM:1803.1M
[05/03 14:48:17     81s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1803.1M
[05/03 14:48:17     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.062, REAL:0.063, MEM:1803.1M
[05/03 14:48:17     81s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1803.1MB).
[05/03 14:48:17     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.072, REAL:0.072, MEM:1803.1M
[05/03 14:48:17     81s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=1803.1M
[05/03 14:48:17     81s] 
[05/03 14:48:17     81s] Creating Lib Analyzer ...
[05/03 14:48:17     81s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:48:17     81s] Summary for sequential cells identification: 
[05/03 14:48:17     81s]   Identified SBFF number: 68
[05/03 14:48:17     81s]   Identified MBFF number: 0
[05/03 14:48:17     81s]   Identified SB Latch number: 0
[05/03 14:48:17     81s]   Identified MB Latch number: 0
[05/03 14:48:17     81s]   Not identified SBFF number: 0
[05/03 14:48:17     81s]   Not identified MBFF number: 0
[05/03 14:48:17     81s]   Not identified SB Latch number: 0
[05/03 14:48:17     81s]   Not identified MB Latch number: 0
[05/03 14:48:17     81s]   Number of sequential cells which are not FFs: 64
[05/03 14:48:17     81s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:48:17     81s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:48:17     81s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:48:17     81s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:48:17     81s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:48:17     81s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:48:17     81s]  Setting StdDelay to 2.60
[05/03 14:48:17     81s] Creating Cell Server, finished. 
[05/03 14:48:17     81s] 
[05/03 14:48:18     81s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/03 14:48:18     81s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/03 14:48:18     81s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/03 14:48:18     81s] 
[05/03 14:48:18     81s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:22 mem=1807.1M
[05/03 14:48:18     81s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:22 mem=1807.1M
[05/03 14:48:18     81s] Creating Lib Analyzer, finished. 
[05/03 14:48:18     81s] 
[05/03 14:48:18     81s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[05/03 14:48:18     81s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=1807.1M
[05/03 14:48:18     81s] ### Creating LA Mngr, finished. totSessionCpu=0:01:22 mem=1807.1M
[05/03 14:48:22     85s] *info: 2 special nets excluded.
[05/03 14:48:22     85s] *info: 494 no-driver nets excluded.
[05/03 14:48:23     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.951737.2
[05/03 14:48:23     86s] PathGroup :  reg2reg  TargetSlack : 0.0026 
[05/03 14:48:23     86s] ** GigaOpt Optimizer WNS Slack 0.004 TNS Slack 0.000 Density 20.84
[05/03 14:48:23     86s] Optimizer TNS Opt
[05/03 14:48:23     86s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -922337203685477.625 TNS 0.000
[05/03 14:48:23     86s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1826.2M
[05/03 14:48:23     86s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1826.2M
[05/03 14:48:23     87s] 
[05/03 14:48:23     87s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1842.2M) ***
[05/03 14:48:23     87s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -922337203685477.625 TNS 0.000
[05/03 14:48:23     87s] **** Begin NDR-Layer Usage Statistics ****
[05/03 14:48:23     87s] Layer 4 has 14 constrained nets 
[05/03 14:48:23     87s] **** End NDR-Layer Usage Statistics ****
[05/03 14:48:23     87s] 
[05/03 14:48:23     87s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=[05/03 14:48:23     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.951737.2
1842.2M) ***
[05/03 14:48:23     87s] 
[05/03 14:48:23     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.951737.6
[05/03 14:48:23     87s] *** SetupOpt [finish] : cpu/real = 0:00:06.0/0:00:06.1 (1.0), totSession cpu/real = 0:01:27.1/0:01:56.2 (0.7), mem = 1807.1M
[05/03 14:48:23     87s] End: GigaOpt Optimization in TNS mode
[05/03 14:48:23     87s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/03 14:48:23     87s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/03 14:48:23     87s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=1803.1M
[05/03 14:48:23     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=1803.1M
[05/03 14:48:23     87s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/03 14:48:23     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:27 mem=1822.2M
[05/03 14:48:23     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:1822.2M
[05/03 14:48:23     87s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/03 14:48:23     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1822.2M
[05/03 14:48:23     87s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/03 14:48:23     87s] OPERPROF:     Starting CMU at level 3, MEM:1822.2M
[05/03 14:48:23     87s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1822.2M
[05/03 14:48:23     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.065, MEM:1822.2M
[05/03 14:48:23     87s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1822.2MB).
[05/03 14:48:23     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.074, REAL:0.074, MEM:1822.2M
[05/03 14:48:23     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=1822.2M
[05/03 14:48:23     87s] Begin: Area Reclaim Optimization
[05/03 14:48:23     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.951737.7
[05/03 14:48:23     87s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:27.2/0:01:56.3 (0.7), mem = 1822.2M
[05/03 14:48:23     87s] 
[05/03 14:48:23     87s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/03 14:48:23     87s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=1822.2M
[05/03 14:48:23     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=1822.2M
[05/03 14:48:24     87s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1822.2M
[05/03 14:48:24     87s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1822.2M
[05/03 14:48:24     87s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 20.84
[05/03 14:48:24     87s] +----------+---------+--------+--------+------------+--------+
[05/03 14:48:24     87s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/03 14:48:24     87s] +----------+---------+--------+--------+------------+--------+
[05/03 14:48:24     87s] |    20.84%|        -|   0.000|   0.000|   0:00:00.0| 1822.2M|
[05/03 14:48:24     87s] #optDebug: <stH: 1.0800 MiSeL: 30.7620>
[05/03 14:48:24     87s] |    20.84%|       14|   0.000|   0.000|   0:00:00.0| 1860.4M|
[05/03 14:48:24     88s] |    20.84%|        0|   0.000|   0.000|   0:00:00.0| 1860.4M|
[05/03 14:48:24     88s] |    20.82%|       21|   0.000|   0.000|   0:00:00.0| 1860.4M|
[05/03 14:48:24     88s] |    20.82%|        1|   0.000|   0.000|   0:00:00.0| 1860.4M|
[05/03 14:48:24     88s] |    20.82%|        1|   0.000|   0.000|   0:00:00.0| 1860.4M|
[05/03 14:48:24     88s] |    20.82%|        1|   0.000|   0.000|   0:00:00.0| 1860.4M|
[05/03 14:48:24     88s] |    20.82%|        1|   0.000|   0.000|   0:00:00.0| 1860.4M|
[05/03 14:48:24     88s] #optDebug: <stH: 1.0800 MiSeL: 30.7620>
[05/03 14:48:24     88s] |    20.82%|        0|   0.000|   0.000|   0:00:00.0| 1860.4M|
[05/03 14:48:24     88s] +----------+---------+--------+--------+------------+--------+
[05/03 14:48:24     88s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 20.82
[05/03 14:48:24     88s] 
[05/03 14:48:24     88s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 20 **
[05/03 14:48:24     88s] --------------------------------------------------------------
[05/03 14:48:24     88s] |                                   | Total     | Sequential |
[05/03 14:48:24     88s] --------------------------------------------------------------
[05/03 14:48:24     88s] | Num insts resized                 |      20  |       0    |
[05/03 14:48:24     88s] | Num insts undone                  |       5  |       0    |
[05/03 14:48:24     88s] | Num insts Downsized               |      20  |       0    |
[05/03 14:48:24     88s] | Num insts Samesized               |       0  |       0    |
[05/03 14:48:24     88s] | Num insts Upsized                 |       0  |       0    |
[05/03 14:48:24     88s] | Num multiple commits+uncommits    |       0  |       -    |
[05/03 14:48:24     88s] --------------------------------------------------------------
[05/03 14:48:24     88s] **** Begin NDR-Layer Usage Statistics ****
[05/03 14:48:24     88s] 0 Ndr or Layer constraints added by optimization 
[05/03 14:48:24     88s] **** End NDR-Layer Usage Statistics ****
[05/03 14:48:24     88s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[05/03 14:48:24     88s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1876.4M
[05/03 14:48:24     88s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1876.4M
[05/03 14:48:24     88s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:       Starting CMU at level 4, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.059, REAL:0.060, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.067, REAL:0.068, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.068, REAL:0.068, MEM:1876.4M
[05/03 14:48:25     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.951737.3
[05/03 14:48:25     88s] OPERPROF: Starting RefinePlace at level 1, MEM:1876.4M
[05/03 14:48:25     88s] *** Starting place_detail (0:01:28 mem=1876.4M) ***
[05/03 14:48:25     88s] Total net bbox length = 3.221e+04 (1.785e+04 1.436e+04) (ext = 1.819e+03)
[05/03 14:48:25     88s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/03 14:48:25     88s] Skipping level-shifter placement due to all shifters are placed legally
[05/03 14:48:25     88s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:48:25     88s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1876.4M
[05/03 14:48:25     88s] Starting refinePlace ...
[05/03 14:48:25     88s] 
[05/03 14:48:25     88s] Running Spiral with 1 thread in Normal Mode  fetchWidth=80 
[05/03 14:48:25     88s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:48:25     88s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1876.4MB) @(0:01:28 - 0:01:28).
[05/03 14:48:25     88s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/03 14:48:25     88s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1876.4MB
[05/03 14:48:25     88s] Statistics of distance of Instance movement in refine placement:
[05/03 14:48:25     88s]   maximum (X+Y) =         0.00 um
[05/03 14:48:25     88s]   mean    (X+Y) =         0.00 um
[05/03 14:48:25     88s] Total instances moved : 0
[05/03 14:48:25     88s] Summary Report:
[05/03 14:48:25     88s] Instances move: 0 (out of 2142 movable)
[05/03 14:48:25     88s] Instances flipped: 0
[05/03 14:48:25     88s] Mean displacement: 0.00 um
[05/03 14:48:25     88s] Max displacement: 0.00 um 
[05/03 14:48:25     88s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.021, REAL:0.021, MEM:1876.4M
[05/03 14:48:25     88s] Total net bbox length = 3.221e+04 (1.785e+04 1.436e+04) (ext = 1.819e+03)
[05/03 14:48:25     88s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1876.4MB
[05/03 14:48:25     88s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1876.4MB) @(0:01:28 - 0:01:28).
[05/03 14:48:25     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.951737.3
[05/03 14:48:25     88s] *** Finished place_detail (0:01:28 mem=1876.4M) ***
[05/03 14:48:25     88s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.030, MEM:1876.4M
[05/03 14:48:25     88s] *** maximum move = 0.00 um ***
[05/03 14:48:25     88s] *** Finished re-routing un-routed nets (1876.4M) ***
[05/03 14:48:25     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:     Starting CMU at level 3, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1876.4M
[05/03 14:48:25     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.068, REAL:0.069, MEM:1876.4M
[05/03 14:48:25     88s] 
[05/03 14:48:25     88s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1876.4M) ***
[05/03 14:48:25     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.951737.7
[05/03 14:48:25     88s] *** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:01:28.4/0:01:57.6 (0.8), mem = 1876.4M
[05/03 14:48:25     88s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1803.30M, totSessionCpu=0:01:28).
[05/03 14:48:25     88s] 
[05/03 14:48:25     88s] Active setup views:
[05/03 14:48:25     88s]  PVT_0P63V_100C.setup_view
[05/03 14:48:25     88s]   Dominating endpoints: 0
[05/03 14:48:25     88s]   Dominating TNS: -0.000
[05/03 14:48:25     88s] 
[05/03 14:48:25     88s] Extraction called for design 'MSDAP' of instances=3246 and nets=2833 using extraction engine 'pre_route' .
[05/03 14:48:25     88s] pre_route RC Extraction called for design MSDAP.
[05/03 14:48:25     88s] RC Extraction called in multi-corner(2) mode.
[05/03 14:48:25     88s] RCMode: PreRoute
[05/03 14:48:25     88s]       RC Corner Indexes            0       1   
[05/03 14:48:25     88s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/03 14:48:25     88s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/03 14:48:25     88s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/03 14:48:25     88s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/03 14:48:25     88s] Shrink Factor                : 1.00000
[05/03 14:48:25     88s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/03 14:48:25     88s] Using Quantus QRC technology file ...
[05/03 14:48:25     88s] RC Grid backup saved.
[05/03 14:48:25     88s] LayerId::1 widthSet size::1
[05/03 14:48:25     88s] LayerId::2 widthSet size::1
[05/03 14:48:25     88s] LayerId::3 widthSet size::1
[05/03 14:48:25     88s] LayerId::4 widthSet size::1
[05/03 14:48:25     88s] LayerId::5 widthSet size::1
[05/03 14:48:25     88s] LayerId::6 widthSet size::1
[05/03 14:48:25     88s] LayerId::7 widthSet size::1
[05/03 14:48:25     88s] LayerId::8 widthSet size::1
[05/03 14:48:25     88s] LayerId::9 widthSet size::1
[05/03 14:48:25     88s] LayerId::10 widthSet size::1
[05/03 14:48:25     88s] Skipped RC grid update for preRoute extraction.
[05/03 14:48:25     88s] Initializing multi-corner resistance tables ...
[05/03 14:48:25     88s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1757.887M)
[05/03 14:48:25     88s] Skewing Data Summary (End_of_FINAL)
[05/03 14:48:25     88s] --------------------------------------------------
[05/03 14:48:25     88s]  Total skewed count:0
[05/03 14:48:25     88s] --------------------------------------------------
[05/03 14:48:25     88s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Started Loading and Dumping File ( Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Reading DB...
[05/03 14:48:25     88s] (I)       Read data from FE... (mem=1777.2M)
[05/03 14:48:25     88s] (I)       Read nodes and places... (mem=1777.2M)
[05/03 14:48:25     88s] (I)       Done Read nodes and places (cpu=0.002s, mem=1777.2M)
[05/03 14:48:25     88s] (I)       Read nets... (mem=1777.2M)
[05/03 14:48:25     88s] (I)       Done Read nets (cpu=0.003s, mem=1777.2M)
[05/03 14:48:25     88s] (I)       Done Read data from FE (cpu=0.006s, mem=1777.2M)
[05/03 14:48:25     88s] (I)       before initializing RouteDB syMemory usage = 1777.2 MB
[05/03 14:48:25     88s] (I)       Build term to term wires: false
[05/03 14:48:25     88s] (I)       Honor MSV route constraint: false
[05/03 14:48:25     88s] (I)       Maximum routing layer  : 7
[05/03 14:48:25     88s] (I)       Minimum routing layer  : 2
[05/03 14:48:25     88s] (I)       Supply scale factor H  : 1.00
[05/03 14:48:25     88s] (I)       Supply scale factor V  : 1.00
[05/03 14:48:25     88s] (I)       Tracks used by clock wire: 0
[05/03 14:48:25     88s] (I)       Reverse direction      : 
[05/03 14:48:25     88s] (I)       Honor partition pin guides: true
[05/03 14:48:25     88s] (I)       Route selected nets only: false
[05/03 14:48:25     88s] (I)       Route secondary PG pins: false
[05/03 14:48:25     88s] (I)       Second PG max fanout   : 2147483647
[05/03 14:48:25     88s] (I)       Apply function for special wires: true
[05/03 14:48:25     88s] (I)       Layer by layer blockage reading: true
[05/03 14:48:25     88s] (I)       Offset calculation fix : true
[05/03 14:48:25     88s] (I)       Route stripe layer range: 
[05/03 14:48:25     88s] (I)       Honor partition fences : 
[05/03 14:48:25     88s] (I)       Honor partition pin    : 
[05/03 14:48:25     88s] (I)       Honor partition fences with feedthrough: 
[05/03 14:48:25     88s] (I)       Counted 1331 PG shapes. We will not process PG shapes layer by layer.
[05/03 14:48:25     88s] (I)       build grid graph
[05/03 14:48:25     88s] (I)       build grid graph start
[05/03 14:48:25     88s] [NR-eGR] Track table information for default rule: 
[05/03 14:48:25     88s] [NR-eGR] M1 has no routable track
[05/03 14:48:25     88s] [NR-eGR] M2 has non-uniform track structures
[05/03 14:48:25     88s] [NR-eGR] M3 has single uniform track structure
[05/03 14:48:25     88s] [NR-eGR] M4 has single uniform track structure
[05/03 14:48:25     88s] [NR-eGR] M5 has single uniform track structure
[05/03 14:48:25     88s] [NR-eGR] M6 has single uniform track structure
[05/03 14:48:25     88s] [NR-eGR] M7 has single uniform track structure
[05/03 14:48:25     88s] (I)       build grid graph end
[05/03 14:48:25     88s] (I)       ===========================================================================
[05/03 14:48:25     88s] (I)       == Report All Rule Vias ==
[05/03 14:48:25     88s] (I)       ===========================================================================
[05/03 14:48:25     88s] (I)        Via Rule : (Default)
[05/03 14:48:25     88s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/03 14:48:25     88s] (I)       ---------------------------------------------------------------------------
[05/03 14:48:25     88s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/03 14:48:25     88s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/03 14:48:25     88s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/03 14:48:25     88s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/03 14:48:25     88s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/03 14:48:25     88s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/03 14:48:25     88s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/03 14:48:25     88s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/03 14:48:25     88s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/03 14:48:25     88s] (I)       10    0 : ---                         0 : ---                      
[05/03 14:48:25     88s] (I)       ===========================================================================
[05/03 14:48:25     88s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Num PG vias on layer 1 : 0
[05/03 14:48:25     88s] (I)       Num PG vias on layer 2 : 0
[05/03 14:48:25     88s] (I)       Num PG vias on layer 3 : 0
[05/03 14:48:25     88s] (I)       Num PG vias on layer 4 : 0
[05/03 14:48:25     88s] (I)       Num PG vias on layer 5 : 0
[05/03 14:48:25     88s] (I)       Num PG vias on layer 6 : 0
[05/03 14:48:25     88s] (I)       Num PG vias on layer 7 : 0
[05/03 14:48:25     88s] [NR-eGR] Read 944 PG shapes
[05/03 14:48:25     88s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/03 14:48:25     88s] [NR-eGR] #Routing Blockages  : 0
[05/03 14:48:25     88s] [NR-eGR] #Instance Blockages : 1088
[05/03 14:48:25     88s] [NR-eGR] #PG Blockages       : 944
[05/03 14:48:25     88s] [NR-eGR] #Bump Blockages     : 0
[05/03 14:48:25     88s] [NR-eGR] #Boundary Blockages : 0
[05/03 14:48:25     88s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/03 14:48:25     88s] (I)       readDataFromPlaceDB
[05/03 14:48:25     88s] (I)       Read net information..
[05/03 14:48:25     88s] (I)       Read testcase time = 0.001 seconds
[05/03 14:48:25     88s] 
[05/03 14:48:25     88s] [NR-eGR] Read numTotalNets=2299  numIgnoredNets=0
[05/03 14:48:25     88s] (I)       early_global_route_priority property id does not exist.
[05/03 14:48:25     88s] (I)       Start initializing grid graph
[05/03 14:48:25     88s] (I)       End initializing grid graph
[05/03 14:48:25     88s] (I)       Model blockages into capacity
[05/03 14:48:25     88s] (I)       Read Num Blocks=3100  Num Prerouted Wires=0  Num CS=0
[05/03 14:48:25     88s] (I)       Started Modeling ( Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Started Modeling Layer 1 ( Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Started Modeling Layer 2 ( Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Layer 1 (H) : #blockages 1542 : #preroutes 0
[05/03 14:48:25     88s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Started Modeling Layer 3 ( Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/03 14:48:25     88s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Started Modeling Layer 4 ( Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/03 14:48:25     88s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Started Modeling Layer 5 ( Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/03 14:48:25     88s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Started Modeling Layer 6 ( Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/03 14:48:25     88s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Started Modeling Layer 7 ( Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/03 14:48:25     88s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1777.20 MB )
[05/03 14:48:25     88s] (I)       Number of ignored nets = 0
[05/03 14:48:25     88s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/03 14:48:25     88s] (I)       Number of clock nets = 0.  Ignored: No
[05/03 14:48:25     88s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/03 14:48:25     88s] (I)       Number of special nets = 0.  Ignored: Yes
[05/03 14:48:25     88s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/03 14:48:25     88s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/03 14:48:25     88s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/03 14:48:25     88s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/03 14:48:25     88s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/03 14:48:25     88s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1777.2 MB
[05/03 14:48:25     88s] (I)       Ndr track 0 does not exist
[05/03 14:48:25     88s] (I)       Layer1  viaCost=100.00
[05/03 14:48:25     88s] (I)       Layer2  viaCost=100.00
[05/03 14:48:25     88s] (I)       Layer3  viaCost=100.00
[05/03 14:48:25     88s] (I)       Layer4  viaCost=100.00
[05/03 14:48:25     88s] (I)       Layer5  viaCost=100.00
[05/03 14:48:25     88s] (I)       Layer6  viaCost=100.00
[05/03 14:48:25     88s] (I)       ---------------------Grid Graph Info--------------------
[05/03 14:48:25     88s] (I)       Routing area        : (0, 0) - (947520, 721152)
[05/03 14:48:25     88s] (I)       Core area           : (0, 0) - (947520, 721152)
[05/03 14:48:25     88s] (I)       Site width          :   864  (dbu)
[05/03 14:48:25     88s] (I)       Row height          :  4320  (dbu)
[05/03 14:48:25     88s] (I)       GCell width         :  4320  (dbu)
[05/03 14:48:25     88s] (I)       GCell height        :  4320  (dbu)
[05/03 14:48:25     88s] (I)       Grid                :   220   167     7
[05/03 14:48:25     88s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/03 14:48:25     88s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/03 14:48:25     88s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/03 14:48:25     88s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/03 14:48:25     88s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/03 14:48:25     88s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/03 14:48:25     88s] (I)       Default pitch size  :   576   576   576   768   768  1024  1024
[05/03 14:48:25     88s] (I)       First track coord   :     0   720   576   960   960  1280  1280
[05/03 14:48:25     88s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/03 14:48:25     88s] (I)       Total num of tracks :     0  1168  1644   938  1233   703   924
[05/03 14:48:25     88s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/03 14:48:25     88s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/03 14:48:25     88s] (I)       --------------------------------------------------------
[05/03 14:48:25     88s] 
[05/03 14:48:25     88s] (I)       ID:0  Default:yes NDR Track ID:0[05/03 14:48:25     88s] [NR-eGR] ============ Routing rule table ============
[05/03 14:48:25     88s] [NR-eGR] Rule id: 0  Nets: 2299 
 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/03 14:48:25     88s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=768  L6=1024  L7=1024
[05/03 14:48:25     88s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:48:25     88s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/03 14:48:25     88s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/03 14:48:25     88s] [NR-eGR] ========================================
[05/03 14:48:25     88s] [NR-eGR] 
[05/03 14:48:25     88s] (I)       blocked tracks on layer2 : = 114825 / 256960 (44.69%)
[05/03 14:48:25     88s] (I)       blocked tracks on layer3 : = 111648 / 274548 (40.67%)
[05/03 14:48:25     88s] (I)       blocked tracks on layer4 : = 5574 / 206360 (2.70%)
[05/03 14:48:25     88s] (I)       blocked tracks on layer5 : = 0 / 205911 (0.00%)
[05/03 14:48:25     88s] (I)       blocked tracks on layer6 : = 37180 / 154660 (24.04%)
[05/03 14:48:25     88s] (I)       blocked tracks on layer7 : = 36907 / 154308 (23.92%)
[05/03 14:48:25     88s] (I)       After initializing earlyGlobalRoute syMemory usage = 1778.7 MB
[05/03 14:48:25     88s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Started Global Routing ( Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       ============= Initialization =============
[05/03 14:48:25     88s] (I)       totalPins=8022  totalGlobalPin=7966 (99.30%)
[05/03 14:48:25     88s] (I)       Started Build MST ( Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Generate topology with single threads
[05/03 14:48:25     88s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       total 2D Cap : 951086 = (464197 H, 486889 V)
[05/03 14:48:25     88s] (I)       ============  Phase 1a Route ============
[05/03 14:48:25     88s] [NR-eGR] Layer group 1: route 2299 net(s) in layer range [2, 7]
[05/03 14:48:25     88s] (I)       Started Phase 1a ( Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/03 14:48:25     88s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Usage: 32709 = (17902 H, 14807 V) = (3.86% H, 3.04% V) = (1.933e+04um H, 1.599e+04um V)
[05/03 14:48:25     88s] (I)       
[05/03 14:48:25     88s] (I)       ============  Phase 1b Route ============
[05/03 14:48:25     88s] (I)       Started Phase 1b ( Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Usage: 32710 = (17902 H, 14808 V) = (3.86% H, 3.04% V) = (1.933e+04um H, 1.599e+04um V)
[05/03 14:48:25     88s] (I)       
[05/03 14:48:25     88s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.532680e+04um
[05/03 14:48:25     88s] (I)       ============  Phase 1c Route ============
[05/03 14:48:25     88s] (I)       Started Phase 1c ( Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Level2 Grid: 44 x 34
[05/03 14:48:25     88s] (I)       Started Two Level Routing ( Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Usage: 32718 = (17902 H, 14816 V) = (3.86% H, 3.04% V) = (1.933e+04um H, 1.600e+04um V)
[05/03 14:48:25     88s] (I)       
[05/03 14:48:25     88s] (I)       ============  Phase 1d Route ============
[05/03 14:48:25     88s] (I)       Started Phase 1d ( Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Usage: 32718 = (17902 H, 14816 V) = (3.86% H, 3.04% V) = (1.933e+04um H, 1.600e+04um V)
[05/03 14:48:25     88s] (I)       
[05/03 14:48:25     88s] (I)       ============  Phase 1e Route ============
[05/03 14:48:25     88s] (I)       Started Phase 1e ( Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Usage: 32718 = (17902 H, 14816 V) = (3.86% H, 3.04% V) = (1.933e+04um H, 1.600e+04um V)
[05/03 14:48:25     88s] (I)       
[05/03 14:48:25     88s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.533544e+04um
[05/03 14:48:25     88s] [NR-eGR] 
[05/03 14:48:25     88s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       Run Multi-thread layer assignment with 1 threads
[05/03 14:48:25     88s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       ============  Phase 1l Route ============
[05/03 14:48:25     88s] (I)       
[05/03 14:48:25     88s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/03 14:48:25     88s] [NR-eGR]                        OverCon            
[05/03 14:48:25     88s] [NR-eGR]                         #Gcell     %Gcell
[05/03 14:48:25     88s] [NR-eGR]       Layer                (2)    OverCon 
[05/03 14:48:25     88s] [NR-eGR] ----------------------------------------------
[05/03 14:48:25     88s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/03 14:48:25     88s] [NR-eGR]      M2  (2)         4( 0.02%)   ( 0.02%) 
[05/03 14:48:25     88s] [NR-eGR]      M3  (3)         4( 0.02%)   ( 0.02%) 
[05/03 14:48:25     88s] [NR-eGR]      M4  (4)         4( 0.01%)   ( 0.01%) 
[05/03 14:48:25     88s] [NR-eGR]      M5  (5)         1( 0.00%)   ( 0.00%) 
[05/03 14:48:25     88s] [NR-eGR]      M6  (6)        10( 0.03%)   ( 0.03%) 
[05/03 14:48:25     88s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/03 14:48:25     88s] [NR-eGR] ----------------------------------------------
[05/03 14:48:25     88s] [NR-eGR] Total               23( 0.01%)   ( 0.01%) 
[05/03 14:48:25     88s] [NR-eGR] 
[05/03 14:48:25     88s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] (I)       total 2D Cap : 952743 = (465384 H, 487359 V)
[05/03 14:48:25     88s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[05/03 14:48:25     88s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[05/03 14:48:25     88s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.09 sec, Curr Mem: 1778.68 MB )
[05/03 14:48:25     88s] OPERPROF: Starting HotSpotCal at level 1, MEM:1778.7M
[05/03 14:48:25     88s] [hotspot] +------------+---------------+---------------+
[05/03 14:48:25     88s] [hotspot] |            |   max hotspot | total hotspot |
[05/03 14:48:25     88s] [hotspot] +------------+---------------+---------------+
[05/03 14:48:25     88s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/03 14:48:25     88s] [hotspot] | normalized |          0.00 |          0.00 |
[05/03 14:48:25     88s] [hotspot] +------------+---------------+---------------+
[05/03 14:48:25     88s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/03 14:48:25     88s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1778.7M
[05/03 14:48:25     88s] Starting delay calculation for Setup views
[05/03 14:48:25     88s] #################################################################################
[05/03 14:48:25     88s] # Design Stage: PreRoute
[05/03 14:48:25     88s] # Design Name: MSDAP
[05/03 14:48:25     88s] # Design Mode: 7nm
[05/03 14:48:25     88s] # Analysis Mode: MMMC OCV 
[05/03 14:48:25     88s] # Parasitics Mode: No SPEF/RCDB
[05/03 14:48:25     88s] # Signoff Settings: SI Off 
[05/03 14:48:25     88s] #################################################################################
[05/03 14:48:25     88s] Calculate early delays in OCV mode...
[05/03 14:48:25     88s] Calculate late delays in OCV mode...
[05/03 14:48:25     88s] Topological Sorting (REAL = 0:00:00.0, MEM = 1776.7M, InitMEM = 1776.7M)
[05/03 14:48:25     88s] Start delay calculation (fullDC) (1 T). (MEM=1776.68)
[05/03 14:48:25     88s] End AAE Lib Interpolated Model. (MEM=1801.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:48:26     89s] Total number of fetched objects 2374
[05/03 14:48:26     89s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/03 14:48:26     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/03 14:48:26     89s] End delay calculation. (MEM=1848.79 CPU=0:00:00.3 REAL=0:00:01.0)
[05/03 14:48:26     89s] End delay calculation (fullDC). (MEM=1848.79 CPU=0:00:00.5 REAL=0:00:01.0)
[05/03 14:48:26     89s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1848.8M) ***
[05/03 14:48:26     89s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:29 mem=1848.8M)
[05/03 14:48:26     89s] Reported timing to dir ./timingReports
[05/03 14:48:26     89s] **opt_design ... cpu = 0:00:37, real = 0:00:39, mem = 1688.2M, totSessionCpu=0:01:29 **
[05/03 14:48:26     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1803.8M
[05/03 14:48:26     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.062, MEM:1803.8M
[05/03 14:48:26     89s] 2025/05/03 14:48:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:48:26     89s] 2025/05/03 14:48:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:48:26     89s] 2025/05/03 14:48:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:48:26     89s] 2025/05/03 14:48:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:48:26     89s] 2025/05/03 14:48:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:48:26     89s] 2025/05/03 14:48:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:48:26     89s] 2025/05/03 14:48:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:48:26     89s] 2025/05/03 14:48:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:48:26     89s] 2025/05/03 14:48:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:48:26     89s] 2025/05/03 14:48:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:48:27     89s] 2025/05/03 14:48:27 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:48:27     89s] 2025/05/03 14:48:27 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:48:27     89s] 2025/05/03 14:48:27 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:48:27     89s] 2025/05/03 14:48:27 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:48:27     89s] 2025/05/03 14:48:27 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/03 14:48:27     89s] 2025/05/03 14:48:27 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/03 14:48:27     89s] 
[05/03 14:48:27     89s] ------------------------------------------------------------
[05/03 14:48:27     89s]      opt_design Final Summary                             
[05/03 14:48:27     89s] ------------------------------------------------------------
[05/03 14:48:27     89s] 
[05/03 14:48:27     89s] Setup views included:
[05/03 14:48:27     89s]  PVT_0P63V_100C.setup_view 
[05/03 14:48:27     89s] 
[05/03 14:48:27     89s] +--------------------+---------+---------+---------+
[05/03 14:48:27     89s] |     Setup mode     |   all   | reg2reg | default |
[05/03 14:48:27     89s] +--------------------+---------+---------+---------+
[05/03 14:48:27     89s] |           WNS (ns):|  0.000  |   N/A   |  0.000  |
[05/03 14:48:27     89s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[05/03 14:48:27     89s] |    Violating Paths:|    0    |   N/A   |    0    |
[05/03 14:48:27     89s] |          All Paths:|    0    |   N/A   |    0    |
[05/03 14:48:27     89s] +--------------------+---------+---------+---------+
[05/03 14:48:27     89s] 
[05/03 14:48:27     89s] +----------------+-------------------------------+------------------+
[05/03 14:48:27     89s] |                |              Real             |       Total      |
[05/03 14:48:27     89s] |    DRVs        +------------------+------------+------------------|
[05/03 14:48:27     89s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/03 14:48:27     89s] +----------------+------------------+------------+------------------+
[05/03 14:48:27     89s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/03 14:48:27     89s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/03 14:48:27     89s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:48:27     89s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/03 14:48:27     89s] +----------------+------------------+------------+------------------+
[05/03 14:48:27     89s] 
[05/03 14:48:27     89s] Density: 20.802%
[05/03 14:48:27     89s] Routing Overflow: 0.00% H and 0.01% V
[05/03 14:48:27     89s] ------------------------------------------------------------
[05/03 14:48:27     89s] **opt_design ... cpu = 0:00:37, real = 0:00:40, mem = 1689.5M, totSessionCpu=0:01:30 **
[05/03 14:48:27     89s] Deleting Cell Server ...
[05/03 14:48:27     89s] Deleting Lib Analyzer.
[05/03 14:48:27     89s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/03 14:48:27     89s] Type 'man IMPOPT-3195' for more detail.
[05/03 14:48:27     89s] *** Finished opt_design ***
[05/03 14:48:27     89s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:48:27     89s] UM:*          0.000 ns          0.000 ns  final
[05/03 14:48:27     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1803.8M
[05/03 14:48:27     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.058, REAL:0.058, MEM:1803.8M
[05/03 14:48:27     89s] 
[05/03 14:48:27     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1803.8M
[05/03 14:48:27     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1803.0M
[05/03 14:48:27     89s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:48:27     89s] UM:                                       opt_design_prects
[05/03 14:48:27     89s] 
[05/03 14:48:27     89s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:40.0 real=0:00:42.8)
[05/03 14:48:27     89s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.2 real=0:00:02.4)
[05/03 14:48:27     89s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.4 real=0:00:06.5)
[05/03 14:48:27     89s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.4 real=0:00:01.5)
[05/03 14:48:27     89s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:03.2 real=0:00:03.4)
[05/03 14:48:27     89s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:05.9 real=0:00:06.0)
[05/03 14:48:27     89s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:06.0 real=0:00:06.1)
[05/03 14:48:27     89s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/03 14:48:27     89s] Info: pop threads available for lower-level modules during optimization.
[05/03 14:48:27     89s] Reset maxLocalDensity to default value from 7nm/5nm setting.
[05/03 14:48:27     89s] clean pInstBBox. size 0
[05/03 14:48:27     89s] All LLGs are deleted
[05/03 14:48:27     89s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/03 14:48:27     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1803.0M
[05/03 14:48:27     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1803.0M
[05/03 14:48:27     90s] #optDebug: fT-D <X 1 0 0 0>
[05/03 14:48:27     90s] #optDebug: fT-D <X 1 0 0 0>
[05/03 14:48:27     90s] VSMManager cleared!
[05/03 14:48:27     90s] **place_opt_design ... cpu = 0:00:58, real = 0:01:03, mem = 1746.0M **
[05/03 14:48:27     90s] *** Finished GigaPlace ***
[05/03 14:48:27     90s] 
[05/03 14:48:27     90s] *** Summary of all messages that are not suppressed in this session:
[05/03 14:48:27     90s] Severity  ID               Count  Summary                                  
[05/03 14:48:27     90s] WARNING   IMPSP-12502          2  Slack driven placement is disabled becau...
[05/03 14:48:27     90s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/03 14:48:27     90s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/03 14:48:27     90s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[05/03 14:48:27     90s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/03 14:48:27     90s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[05/03 14:48:27     90s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[05/03 14:48:27     90s] *** Message Summary: 9 warning(s), 1 error(s)
[05/03 14:48:27     90s] 
[05/03 14:48:27     90s] @file 74:
[05/03 14:48:27     90s] @file 75: # 15. Synthesize clock tree
[05/03 14:48:27     90s] @file 76: create_clock_tree_spec
[05/03 14:48:27     90s] Creating clock tree spec for modes (timing configs): my_constraint_mode
[05/03 14:48:27     90s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/03 14:48:27     90s] Creating Cell Server ...(0, 0, 0, 0)
[05/03 14:48:27     90s] Summary for sequential cells identification: 
[05/03 14:48:27     90s]   Identified SBFF number: 68
[05/03 14:48:27     90s]   Identified MBFF number: 0
[05/03 14:48:27     90s]   Identified SB Latch number: 0
[05/03 14:48:27     90s]   Identified MB Latch number: 0
[05/03 14:48:27     90s]   Not identified SBFF number: 0
[05/03 14:48:27     90s]   Not identified MBFF number: 0
[05/03 14:48:27     90s]   Not identified SB Latch number: 0
[05/03 14:48:27     90s]   Not identified MB Latch number: 0
[05/03 14:48:27     90s]   Number of sequential cells which are not FFs: 64
[05/03 14:48:27     90s]  Visiting view : PVT_0P63V_100C.setup_view
[05/03 14:48:27     90s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/03 14:48:27     90s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/03 14:48:27     90s]  Visiting view : PVT_0P77V_0C.hold_view
[05/03 14:48:27     90s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/03 14:48:27     90s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/03 14:48:27     90s]  Setting StdDelay to 2.60
[05/03 14:48:27     90s] Creating Cell Server, finished. 
[05/03 14:48:27     90s] 
[05/03 14:48:27     90s] Reset timing graph...
[05/03 14:48:27     90s] Ignoring AAE DB Resetting ...
[05/03 14:48:27     90s] Reset timing graph done.
[05/03 14:48:28     90s] Ignoring AAE DB Resetting ...
[05/03 14:48:28     90s] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
[05/03 14:48:28     90s] Reset timing graph...
[05/03 14:48:28     90s] Ignoring AAE DB Resetting ...
[05/03 14:48:28     90s] Reset timing graph done.
[05/03 14:48:28     90s] @file 77: ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
[05/03 14:48:28     90s] #% Begin ccopt_design (date=05/03 14:48:28, mem=1562.2M)
[05/03 14:48:28     90s] Setting ::DelayCal::PrerouteDcFastMode 0
[05/03 14:48:28     90s] Runtime...
[05/03 14:48:28     90s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[05/03 14:48:28     90s] (ccopt_design): create_ccopt_clock_tree_spec
[05/03 14:48:28     90s] Creating clock tree spec for modes (timing configs): my_constraint_mode
[05/03 14:48:28     90s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/03 14:48:28     90s] Reset timing graph...
[05/03 14:48:28     90s] Ignoring AAE DB Resetting ...
[05/03 14:48:28     90s] Reset timing graph done.
[05/03 14:48:28     90s] Ignoring AAE DB Resetting ...
[05/03 14:48:28     90s] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
[05/03 14:48:28     90s] Reset timing graph...
[05/03 14:48:28     90s] Ignoring AAE DB Resetting ...
[05/03 14:48:28     90s] Reset timing graph done.
[05/03 14:48:28     90s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[05/03 14:48:28     90s] Set place::cacheFPlanSiteMark to 1
[05/03 14:48:28     90s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/03 14:48:28     90s] Using CCOpt effort standard.
[05/03 14:48:28     90s] CCOpt::Phase::Initialization...
[05/03 14:48:28     90s] Check Prerequisites...
[05/03 14:48:28     90s] **ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
[05/03 14:48:28     90s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/03 14:48:28     90s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:48:28     90s] UM:*                                      Check Prerequisites
[05/03 14:48:28     90s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/03 14:48:28     90s]       timing.setup.tns  timing.setup.wns  snapshot
[05/03 14:48:28     90s] UM:*                                      CCOpt::Phase::Initialization
[05/03 14:48:28     90s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[05/03 14:48:28     90s] Set place::cacheFPlanSiteMark to 0
[05/03 14:48:28     90s] All LLGs are deleted
[05/03 14:48:28     90s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1718.9M
[05/03 14:48:28     90s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1718.9M
[05/03 14:48:28     90s] 
[05/03 14:48:28     90s] *** Summary of all messages that are not suppressed in this session:
[05/03 14:48:28     90s] Severity  ID               Count  Summary                                  
[05/03 14:48:28     90s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[05/03 14:48:28     90s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[05/03 14:48:28     90s] ERROR     IMPCCOPT-4082        1  No timing clocks found therefore cannot ...
[05/03 14:48:28     90s] *** Message Summary: 0 warning(s), 3 error(s)
[05/03 14:48:28     90s] 
[05/03 14:48:28     90s] #% End ccopt_design (date=05/03 14:48:28, total cpu=0:00:00.3, real=0:00:00.0, peak res=1594.6M, current mem=1563.7M)
[05/03 14:48:28     90s] **ERROR: (IMPSE-110):	File 'par.tcl' line 77: errors out.
[05/03 14:48:28     90s] #@ End verbose source par.tcl
[05/03 14:48:28     90s] 
[05/03 14:48:28     90s] 
[05/03 14:48:28     90s] @innovus 3> exit

[05/03 14:51:13     99s] *** Memory Usage v#1 (Current mem = 1695.887M, initial mem = 270.188M) ***
[05/03 14:51:13     99s] 
[05/03 14:51:13     99s] *** Summary of all messages that are not suppressed in this session:
[05/03 14:51:13     99s] Severity  ID               Count  Summary                                  
[05/03 14:51:13     99s] ERROR     IMPSE-110            1  File '%s' line %s: %s.                   
[05/03 14:51:13     99s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/03 14:51:13     99s] WARNING   IMPCPF-980           1  Power domain %s is not bound to any libr...
[05/03 14:51:13     99s] WARNING   IMPPP-358            8  The %s edge of the area you specified is...
[05/03 14:51:13     99s] WARNING   IMPPP-133         1090  The block boundary of instance '%s' was ...
[05/03 14:51:13     99s] WARNING   IMPPP-2030           2  Layer %s allows on grid right way wires ...
[05/03 14:51:13     99s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[05/03 14:51:13     99s] WARNING   IMPSP-12502          2  Slack driven placement is disabled becau...
[05/03 14:51:13     99s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/03 14:51:13     99s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/03 14:51:13     99s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[05/03 14:51:13     99s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/03 14:51:13     99s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[05/03 14:51:13     99s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[05/03 14:51:13     99s] ERROR     IMPCCOPT-4082        2  No timing clocks found therefore cannot ...
[05/03 14:51:13     99s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[05/03 14:51:13     99s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[05/03 14:51:13     99s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[05/03 14:51:13     99s] WARNING   TCLCMD-513           7  The software could not find a matching o...
[05/03 14:51:13     99s] ERROR     TCLCMD-917           9  Cannot find '%s' that match '%s'         
[05/03 14:51:13     99s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[05/03 14:51:13     99s] ERROR     TCLNL-312            2  %s: Invalid list of pins: '%s'           
[05/03 14:51:13     99s] ERROR     TECHLIB-1171        12  The attribute '%s' of group '%s' on line...
[05/03 14:51:13     99s] WARNING   TECHLIB-1277        16  The %s '%s' has been defined for %s %s '...
[05/03 14:51:13     99s] WARNING   TECHLIB-9108        20   '%s' not specified in the library, usin...
[05/03 14:51:13     99s] *** Message Summary: 1159 warning(s), 29 error(s)
[05/03 14:51:13     99s] 
[05/03 14:51:13     99s] --- Ending "Innovus" (totcpu=0:01:40, real=0:04:47, mem=1695.9M) ---
