INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Public/Downloads/Top_Level_Design/Top_Level_Design.srcs/sim_1/new/tb_Top_Level_Design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Top_Level_Design
