Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Updating design information... (UID-85)
Warning: Design 'bch' contains 1585 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
u_chien_search/u_delay_n_find_1_idx_0_out/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_find_1_idx_0_out/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_find_1_idx_0_out/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_find_1_idx_0_out/shift_reg_reg[0][3]/synch_enable
u_chien_search/u_delay_n_find_1_idx_0_out/shift_reg_reg[0][4]/synch_enable
u_chien_search/u_delay_n_find_1_idx_0_out/shift_reg_reg[0][5]/synch_enable
u_chien_search/u_delay_n_find_1_idx_0_out/shift_reg_reg[0][6]/synch_enable
u_chien_search/u_delay_n_find_1_idx_1_out/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_find_1_idx_1_out/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_find_1_idx_1_out/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_find_1_idx_1_out/shift_reg_reg[0][3]/synch_enable
u_chien_search/u_delay_n_find_1_idx_1_out/shift_reg_reg[0][4]/synch_enable
u_chien_search/u_delay_n_find_1_idx_1_out/shift_reg_reg[0][5]/synch_enable
u_chien_search/u_delay_n_find_1_idx_1_out/shift_reg_reg[0][6]/synch_enable
u_chien_search/u_delay_n_find_1_idx_2_out/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_find_1_idx_2_out/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_find_1_idx_2_out/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_find_1_idx_2_out/shift_reg_reg[0][3]/synch_enable
u_chien_search/u_delay_n_find_1_idx_2_out/shift_reg_reg[0][4]/synch_enable
u_chien_search/u_delay_n_find_1_idx_2_out/shift_reg_reg[0][5]/synch_enable
u_chien_search/u_delay_n_find_1_idx_2_out/shift_reg_reg[0][6]/synch_enable
u_chien_search/u_delay_n_find_1_idx_3_out/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_find_1_idx_3_out/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_find_1_idx_3_out/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_find_1_idx_3_out/shift_reg_reg[0][3]/synch_enable
u_chien_search/u_delay_n_find_1_idx_3_out/shift_reg_reg[0][4]/synch_enable
u_chien_search/u_delay_n_find_1_idx_3_out/shift_reg_reg[0][5]/synch_enable
u_chien_search/u_delay_n_find_1_idx_3_out/shift_reg_reg[0][6]/synch_enable
u_chien_search/u_delay_n_find_1_idx_num_out/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_find_1_idx_num_out/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_find_1_idx_num_out/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_find_1_idx_num_out_dly2/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_find_1_idx_num_out_dly2/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_find_1_idx_num_out_dly2/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][3]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][4]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][5]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][6]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][7]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][8]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][9]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][10]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][11]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][12]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][13]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][14]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][15]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][16]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][17]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][18]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][19]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][20]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][21]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][22]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][23]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][24]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][25]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][26]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][27]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][28]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][29]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][30]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][31]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][32]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][33]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][34]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][35]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][36]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][37]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][38]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][39]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][40]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][41]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][42]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][43]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][44]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][45]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][46]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][47]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][48]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][49]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][50]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][51]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][52]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][53]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][54]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][55]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][56]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][57]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][58]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][59]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][60]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][61]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][62]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][63]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][64]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][65]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][66]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][67]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][68]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][69]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][70]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][71]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][72]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][73]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][74]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][75]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][76]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][77]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][78]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][79]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][80]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][81]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][82]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][83]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][84]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][85]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][86]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][87]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][88]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][89]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][90]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][91]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][92]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][93]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][94]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][95]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][96]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][97]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][98]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][99]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][100]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][101]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][102]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][103]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][104]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][105]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][106]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][107]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][108]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][109]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][110]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][111]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][112]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][113]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][114]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][115]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][116]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][117]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][118]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][119]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][120]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][121]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][122]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][123]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][124]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][125]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][126]/synch_enable
u_chien_search/u_delay_n_is_root/shift_reg_reg[0][127]/synch_enable
u_chien_search/u_delay_n_mult1/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_mult1/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_mult1/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_mult1/shift_reg_reg[0][3]/synch_enable
u_chien_search/u_delay_n_mult1/shift_reg_reg[0][4]/synch_enable
u_chien_search/u_delay_n_mult1/shift_reg_reg[0][5]/synch_enable
u_chien_search/u_delay_n_mult1/shift_reg_reg[0][6]/synch_enable
u_chien_search/u_delay_n_mult1/shift_reg_reg[0][7]/synch_enable
u_chien_search/u_delay_n_mult1/shift_reg_reg[0][8]/synch_enable
u_chien_search/u_delay_n_mult1/shift_reg_reg[0][9]/synch_enable
u_chien_search/u_delay_n_mult2/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_mult2/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_mult2/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_mult2/shift_reg_reg[0][3]/synch_enable
u_chien_search/u_delay_n_mult2/shift_reg_reg[0][4]/synch_enable
u_chien_search/u_delay_n_mult2/shift_reg_reg[0][5]/synch_enable
u_chien_search/u_delay_n_mult2/shift_reg_reg[0][6]/synch_enable
u_chien_search/u_delay_n_mult2/shift_reg_reg[0][7]/synch_enable
u_chien_search/u_delay_n_mult2/shift_reg_reg[0][8]/synch_enable
u_chien_search/u_delay_n_mult2/shift_reg_reg[0][9]/synch_enable
u_chien_search/u_delay_n_mult3/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_mult3/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_mult3/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_mult3/shift_reg_reg[0][3]/synch_enable
u_chien_search/u_delay_n_mult3/shift_reg_reg[0][4]/synch_enable
u_chien_search/u_delay_n_mult3/shift_reg_reg[0][5]/synch_enable
u_chien_search/u_delay_n_mult3/shift_reg_reg[0][6]/synch_enable
u_chien_search/u_delay_n_mult3/shift_reg_reg[0][7]/synch_enable
u_chien_search/u_delay_n_mult3/shift_reg_reg[0][8]/synch_enable
u_chien_search/u_delay_n_mult3/shift_reg_reg[0][9]/synch_enable
u_chien_search/u_delay_n_mult4/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_mult4/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_mult4/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_mult4/shift_reg_reg[0][3]/synch_enable
u_chien_search/u_delay_n_mult4/shift_reg_reg[0][4]/synch_enable
u_chien_search/u_delay_n_mult4/shift_reg_reg[0][5]/synch_enable
u_chien_search/u_delay_n_mult4/shift_reg_reg[0][6]/synch_enable
u_chien_search/u_delay_n_mult4/shift_reg_reg[0][7]/synch_enable
u_chien_search/u_delay_n_mult4/shift_reg_reg[0][8]/synch_enable
u_chien_search/u_delay_n_mult4/shift_reg_reg[0][9]/synch_enable
u_chien_search/u_delay_n_o_valid/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_o_valid/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_o_valid/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_o_valid/shift_reg_reg[1][0]/synch_enable
u_chien_search/u_delay_n_o_valid/shift_reg_reg[1][1]/synch_enable
u_chien_search/u_delay_n_o_valid/shift_reg_reg[1][2]/synch_enable
u_chien_search/u_delay_n_o_valid_2/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_o_valid_2/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_o_valid_2/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_o_valid_2/shift_reg_reg[1][0]/synch_enable
u_chien_search/u_delay_n_o_valid_2/shift_reg_reg[1][1]/synch_enable
u_chien_search/u_delay_n_o_valid_2/shift_reg_reg[1][2]/synch_enable
u_chien_search/u_delay_n_valid/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_valid/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_valid/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_valid/shift_reg_reg[0][3]/synch_enable
u_chien_search/u_delay_n_valid_2/shift_reg_reg[0][0]/synch_enable
u_chien_search/u_delay_n_valid_2/shift_reg_reg[0][1]/synch_enable
u_chien_search/u_delay_n_valid_2/shift_reg_reg[0][2]/synch_enable
u_chien_search/u_delay_n_valid_2/shift_reg_reg[0][3]/synch_enable
u_data_buf/shift_reg_reg[0][0]/synch_enable
u_data_buf/shift_reg_reg[0][1]/synch_enable
u_data_buf/shift_reg_reg[0][2]/synch_enable
u_data_buf/shift_reg_reg[0][3]/synch_enable
u_data_buf/shift_reg_reg[0][4]/synch_enable
u_data_buf/shift_reg_reg[0][5]/synch_enable
u_data_buf/shift_reg_reg[0][6]/synch_enable
u_data_buf/shift_reg_reg[0][7]/synch_enable
u_data_buf/shift_reg_reg[0][8]/synch_enable
u_data_buf/shift_reg_reg[0][9]/synch_enable
u_data_buf/shift_reg_reg[0][10]/synch_enable
u_data_buf/shift_reg_reg[0][11]/synch_enable
u_data_buf/shift_reg_reg[0][12]/synch_enable
u_data_buf/shift_reg_reg[0][13]/synch_enable
u_data_buf/shift_reg_reg[0][14]/synch_enable
u_data_buf/shift_reg_reg[0][15]/synch_enable
u_data_buf/shift_reg_reg[0][16]/synch_enable
u_data_buf/shift_reg_reg[0][17]/synch_enable
u_data_buf/shift_reg_reg[0][18]/synch_enable
u_data_buf/shift_reg_reg[0][19]/synch_enable
u_data_buf/shift_reg_reg[0][20]/synch_enable
u_data_buf/shift_reg_reg[0][21]/synch_enable
u_data_buf/shift_reg_reg[0][22]/synch_enable
u_data_buf/shift_reg_reg[0][23]/synch_enable
u_data_buf/shift_reg_reg[0][24]/synch_enable
u_data_buf/shift_reg_reg[0][25]/synch_enable
u_data_buf/shift_reg_reg[0][26]/synch_enable
u_data_buf/shift_reg_reg[0][27]/synch_enable
u_data_buf/shift_reg_reg[0][28]/synch_enable
u_data_buf/shift_reg_reg[0][29]/synch_enable
u_data_buf/shift_reg_reg[0][30]/synch_enable
u_data_buf/shift_reg_reg[0][31]/synch_enable
u_data_buf/shift_reg_reg[0][32]/synch_enable
u_data_buf/shift_reg_reg[0][33]/synch_enable
u_data_buf/shift_reg_reg[0][34]/synch_enable
u_data_buf/shift_reg_reg[0][35]/synch_enable
u_data_buf/shift_reg_reg[0][36]/synch_enable
u_data_buf/shift_reg_reg[0][37]/synch_enable
u_data_buf/shift_reg_reg[0][38]/synch_enable
u_data_buf/shift_reg_reg[0][39]/synch_enable
u_data_buf/shift_reg_reg[0][40]/synch_enable
u_data_buf/shift_reg_reg[0][41]/synch_enable
u_data_buf/shift_reg_reg[0][42]/synch_enable
u_data_buf/shift_reg_reg[0][43]/synch_enable
u_data_buf/shift_reg_reg[0][44]/synch_enable
u_data_buf/shift_reg_reg[0][45]/synch_enable
u_data_buf/shift_reg_reg[0][46]/synch_enable
u_data_buf/shift_reg_reg[0][47]/synch_enable
u_data_buf/shift_reg_reg[0][48]/synch_enable
u_data_buf/shift_reg_reg[0][49]/synch_enable
u_data_buf/shift_reg_reg[0][50]/synch_enable
u_data_buf/shift_reg_reg[0][51]/synch_enable
u_data_buf/shift_reg_reg[0][52]/synch_enable
u_data_buf/shift_reg_reg[0][53]/synch_enable
u_data_buf/shift_reg_reg[0][54]/synch_enable
u_data_buf/shift_reg_reg[0][55]/synch_enable
u_data_buf/shift_reg_reg[0][56]/synch_enable
u_data_buf/shift_reg_reg[0][57]/synch_enable
u_data_buf/shift_reg_reg[0][58]/synch_enable
u_data_buf/shift_reg_reg[0][59]/synch_enable
u_data_buf/shift_reg_reg[0][60]/synch_enable
u_data_buf/shift_reg_reg[0][61]/synch_enable
u_data_buf/shift_reg_reg[0][62]/synch_enable
u_data_buf/shift_reg_reg[0][63]/synch_enable
u_error_bit_saver_output_selector_pulser/u_delay_n/shift_reg_reg[0][0]/synch_enable
u_ibm/delay_valid/shift_reg_reg[0][0]/synch_enable
u_llr_mem/delay_data0/shift_reg_reg[0][0]/synch_enable
u_llr_mem/delay_data0/shift_reg_reg[0][1]/synch_enable
u_llr_mem/delay_data0/shift_reg_reg[0][2]/synch_enable
u_llr_mem/delay_data0/shift_reg_reg[0][3]/synch_enable
u_llr_mem/delay_data0/shift_reg_reg[0][4]/synch_enable
u_llr_mem/delay_data0/shift_reg_reg[0][5]/synch_enable
u_llr_mem/delay_data0/shift_reg_reg[0][6]/synch_enable
u_llr_mem/delay_data1/shift_reg_reg[0][0]/synch_enable
u_llr_mem/delay_data1/shift_reg_reg[0][1]/synch_enable
u_llr_mem/delay_data1/shift_reg_reg[0][2]/synch_enable
u_llr_mem/delay_data1/shift_reg_reg[0][3]/synch_enable
u_llr_mem/delay_data1/shift_reg_reg[0][4]/synch_enable
u_llr_mem/delay_data1/shift_reg_reg[0][5]/synch_enable
u_llr_mem/delay_data1/shift_reg_reg[0][6]/synch_enable
u_llr_mem/delay_data2/shift_reg_reg[0][0]/synch_enable
u_llr_mem/delay_data2/shift_reg_reg[0][1]/synch_enable
u_llr_mem/delay_data2/shift_reg_reg[0][2]/synch_enable
u_llr_mem/delay_data2/shift_reg_reg[0][3]/synch_enable
u_llr_mem/delay_data2/shift_reg_reg[0][4]/synch_enable
u_llr_mem/delay_data2/shift_reg_reg[0][5]/synch_enable
u_llr_mem/delay_data2/shift_reg_reg[0][6]/synch_enable
u_llr_mem/delay_data3/shift_reg_reg[0][0]/synch_enable
u_llr_mem/delay_data3/shift_reg_reg[0][1]/synch_enable
u_llr_mem/delay_data3/shift_reg_reg[0][2]/synch_enable
u_llr_mem/delay_data3/shift_reg_reg[0][3]/synch_enable
u_llr_mem/delay_data3/shift_reg_reg[0][4]/synch_enable
u_llr_mem/delay_data3/shift_reg_reg[0][5]/synch_enable
u_llr_mem/delay_data3/shift_reg_reg[0][6]/synch_enable
u_output_selector/u_delay_n_out/shift_reg_reg[0][0]/synch_enable
u_output_selector/u_delay_n_out/shift_reg_reg[0][1]/synch_enable
u_output_selector/u_delay_n_out/shift_reg_reg[0][2]/synch_enable
u_output_selector/u_delay_n_out/shift_reg_reg[0][3]/synch_enable
u_output_selector/u_delay_n_out/shift_reg_reg[0][4]/synch_enable
u_output_selector/u_delay_n_out/shift_reg_reg[0][5]/synch_enable
u_output_selector/u_delay_n_out/shift_reg_reg[0][6]/synch_enable
u_output_selector/u_delay_n_out/shift_reg_reg[0][7]/synch_enable
u_output_selector/u_delay_n_out/shift_reg_reg[0][8]/synch_enable
u_output_selector/u_delay_n_out/shift_reg_reg[0][9]/synch_enable
u_output_selector/u_delay_n_valid/shift_reg_reg[0][0]/synch_enable
u_syndrome/u_delay_n_clear_and_wen/shift_reg_reg[0][0]/synch_enable
u_syndrome/u_delay_n_rx_bit/shift_reg_reg[0][0]/synch_enable
u_syndrome/u_delay_n_rx_bit/shift_reg_reg[0][1]/synch_enable
u_syndrome/u_delay_n_rx_bit/shift_reg_reg[0][2]/synch_enable
u_syndrome/u_delay_n_rx_bit/shift_reg_reg[0][3]/synch_enable
u_syndrome/u_delay_n_rx_bit/shift_reg_reg[0][4]/synch_enable
u_syndrome/u_delay_n_rx_bit/shift_reg_reg[0][5]/synch_enable
u_syndrome/u_delay_n_rx_bit/shift_reg_reg[0][6]/synch_enable
u_syndrome/u_delay_n_rx_bit/shift_reg_reg[0][7]/synch_enable
u_syndrome/u_delay_n_wen/shift_reg_reg[0][0]/synch_enable
u_syndrome_switch/delay_S1/shift_reg_reg[0][0]/synch_enable
u_syndrome_switch/delay_S1/shift_reg_reg[0][1]/synch_enable
u_syndrome_switch/delay_S1/shift_reg_reg[0][2]/synch_enable
u_syndrome_switch/delay_S1/shift_reg_reg[0][3]/synch_enable
u_syndrome_switch/delay_S1/shift_reg_reg[0][4]/synch_enable
u_syndrome_switch/delay_S1/shift_reg_reg[0][5]/synch_enable
u_syndrome_switch/delay_S1/shift_reg_reg[0][6]/synch_enable
u_syndrome_switch/delay_S1/shift_reg_reg[0][7]/synch_enable
u_syndrome_switch/delay_S1/shift_reg_reg[0][8]/synch_enable
u_syndrome_switch/delay_S1/shift_reg_reg[0][9]/synch_enable
u_syndrome_switch/delay_S2/shift_reg_reg[0][0]/synch_enable
u_syndrome_switch/delay_S2/shift_reg_reg[0][1]/synch_enable
u_syndrome_switch/delay_S2/shift_reg_reg[0][2]/synch_enable
u_syndrome_switch/delay_S2/shift_reg_reg[0][3]/synch_enable
u_syndrome_switch/delay_S2/shift_reg_reg[0][4]/synch_enable
u_syndrome_switch/delay_S2/shift_reg_reg[0][5]/synch_enable
u_syndrome_switch/delay_S2/shift_reg_reg[0][6]/synch_enable
u_syndrome_switch/delay_S2/shift_reg_reg[0][7]/synch_enable
u_syndrome_switch/delay_S2/shift_reg_reg[0][8]/synch_enable
u_syndrome_switch/delay_S2/shift_reg_reg[0][9]/synch_enable
u_syndrome_switch/delay_S3/shift_reg_reg[0][0]/synch_enable
u_syndrome_switch/delay_S3/shift_reg_reg[0][1]/synch_enable
u_syndrome_switch/delay_S3/shift_reg_reg[0][2]/synch_enable
u_syndrome_switch/delay_S3/shift_reg_reg[0][3]/synch_enable
u_syndrome_switch/delay_S3/shift_reg_reg[0][4]/synch_enable
u_syndrome_switch/delay_S3/shift_reg_reg[0][5]/synch_enable
u_syndrome_switch/delay_S3/shift_reg_reg[0][6]/synch_enable
u_syndrome_switch/delay_S3/shift_reg_reg[0][7]/synch_enable
u_syndrome_switch/delay_S3/shift_reg_reg[0][8]/synch_enable
u_syndrome_switch/delay_S3/shift_reg_reg[0][9]/synch_enable
u_syndrome_switch/delay_S4/shift_reg_reg[0][0]/synch_enable
u_syndrome_switch/delay_S4/shift_reg_reg[0][1]/synch_enable
u_syndrome_switch/delay_S4/shift_reg_reg[0][2]/synch_enable
u_syndrome_switch/delay_S4/shift_reg_reg[0][3]/synch_enable
u_syndrome_switch/delay_S4/shift_reg_reg[0][4]/synch_enable
u_syndrome_switch/delay_S4/shift_reg_reg[0][5]/synch_enable
u_syndrome_switch/delay_S4/shift_reg_reg[0][6]/synch_enable
u_syndrome_switch/delay_S4/shift_reg_reg[0][7]/synch_enable
u_syndrome_switch/delay_S4/shift_reg_reg[0][8]/synch_enable
u_syndrome_switch/delay_S4/shift_reg_reg[0][9]/synch_enable
u_syndrome_switch/delay_S5/shift_reg_reg[0][0]/synch_enable
u_syndrome_switch/delay_S5/shift_reg_reg[0][1]/synch_enable
u_syndrome_switch/delay_S5/shift_reg_reg[0][2]/synch_enable
u_syndrome_switch/delay_S5/shift_reg_reg[0][3]/synch_enable
u_syndrome_switch/delay_S5/shift_reg_reg[0][4]/synch_enable
u_syndrome_switch/delay_S5/shift_reg_reg[0][5]/synch_enable
u_syndrome_switch/delay_S5/shift_reg_reg[0][6]/synch_enable
u_syndrome_switch/delay_S5/shift_reg_reg[0][7]/synch_enable
u_syndrome_switch/delay_S5/shift_reg_reg[0][8]/synch_enable
u_syndrome_switch/delay_S5/shift_reg_reg[0][9]/synch_enable
u_syndrome_switch/delay_S6/shift_reg_reg[0][0]/synch_enable
u_syndrome_switch/delay_S6/shift_reg_reg[0][1]/synch_enable
u_syndrome_switch/delay_S6/shift_reg_reg[0][2]/synch_enable
u_syndrome_switch/delay_S6/shift_reg_reg[0][3]/synch_enable
u_syndrome_switch/delay_S6/shift_reg_reg[0][4]/synch_enable
u_syndrome_switch/delay_S6/shift_reg_reg[0][5]/synch_enable
u_syndrome_switch/delay_S6/shift_reg_reg[0][6]/synch_enable
u_syndrome_switch/delay_S6/shift_reg_reg[0][7]/synch_enable
u_syndrome_switch/delay_S6/shift_reg_reg[0][8]/synch_enable
u_syndrome_switch/delay_S6/shift_reg_reg[0][9]/synch_enable
u_syndrome_switch/delay_S7/shift_reg_reg[0][0]/synch_enable
u_syndrome_switch/delay_S7/shift_reg_reg[0][1]/synch_enable
u_syndrome_switch/delay_S7/shift_reg_reg[0][2]/synch_enable
u_syndrome_switch/delay_S7/shift_reg_reg[0][3]/synch_enable
u_syndrome_switch/delay_S7/shift_reg_reg[0][4]/synch_enable
u_syndrome_switch/delay_S7/shift_reg_reg[0][5]/synch_enable
u_syndrome_switch/delay_S7/shift_reg_reg[0][6]/synch_enable
u_syndrome_switch/delay_S7/shift_reg_reg[0][7]/synch_enable
u_syndrome_switch/delay_S7/shift_reg_reg[0][8]/synch_enable
u_syndrome_switch/delay_S7/shift_reg_reg[0][9]/synch_enable
u_syndrome_switch/delay_S8/shift_reg_reg[0][0]/synch_enable
u_syndrome_switch/delay_S8/shift_reg_reg[0][1]/synch_enable
u_syndrome_switch/delay_S8/shift_reg_reg[0][2]/synch_enable
u_syndrome_switch/delay_S8/shift_reg_reg[0][3]/synch_enable
u_syndrome_switch/delay_S8/shift_reg_reg[0][4]/synch_enable
u_syndrome_switch/delay_S8/shift_reg_reg[0][5]/synch_enable
u_syndrome_switch/delay_S8/shift_reg_reg[0][6]/synch_enable
u_syndrome_switch/delay_S8/shift_reg_reg[0][7]/synch_enable
u_syndrome_switch/delay_S8/shift_reg_reg[0][8]/synch_enable
u_syndrome_switch/delay_S8/shift_reg_reg[0][9]/synch_enable
u_syndrome_switch/delay_valid/shift_reg_reg[0][0]/synch_enable
u_syndrome_switch/u_pulser_input_valid/u_delay_n/shift_reg_reg[0][0]/synch_enable
u_syndrome_switch/u_pulser_valid/u_delay_n/shift_reg_reg[0][0]/synch_enable

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
