library ieee;
use ieee.std_logic_1164.all;


entity Demultiplexor4 is
port(
	entrada :in std_logic;
	salida1,salida2,salida3,salida4 : out std_logic;
	selector :in std_logic_vector(1 downto 0));
	end Demultiplexor4;
	
architecture behavorial of Demultiplexor4 is 
begin
	with selector select entrada <=
		salida1 when "00",
		salida2 when "01",
		salida3 when "10",
		salida4 when "11",
		'0' when others;
end behavorial;