Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec  9 14:25:56 2021
| Host         : ET-di-sim running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AUDIO_SYSTEM_TOP_timing_summary_routed.rpt -pb AUDIO_SYSTEM_TOP_timing_summary_routed.pb -rpx AUDIO_SYSTEM_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : AUDIO_SYSTEM_TOP
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.074        0.000                      0                 6544        0.047        0.000                      0                 6544        4.146        0.000                       0                  2251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 4.074        0.000                      0                 6544        0.047        0.000                      0                 6544        4.146        0.000                       0                  2251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[33]1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 0.538ns (9.726%)  route 4.993ns (90.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 14.468 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.370     4.576    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X12Y136        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDRE (Prop_fdre_C_Q)         0.433     5.009 f  INST_AUDIO_CODEC_COM/Q_reg[1]/Q
                         net (fo=8, routed)           0.728     5.737    INST_AUDIO_CODEC_COM/Q_reg_n_0_[1]
    SLICE_X12Y136        LUT6 (Prop_lut6_I0_O)        0.105     5.842 r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG[15]_i_1/O
                         net (fo=131, routed)         4.265    10.107    INST_AUDIO_PROCESSING/INST_FIR_FILTER/SHIFT_IN
    DSP48_X2Y36          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[33]1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.421    14.468    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X2Y36          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[33]1/CLK
                         clock pessimism              0.159    14.627    
                         clock uncertainty           -0.035    14.592    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.410    14.182    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[33]1
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[25]1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 0.538ns (9.910%)  route 4.891ns (90.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 14.457 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.370     4.576    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X12Y136        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDRE (Prop_fdre_C_Q)         0.433     5.009 f  INST_AUDIO_CODEC_COM/Q_reg[1]/Q
                         net (fo=8, routed)           0.728     5.737    INST_AUDIO_CODEC_COM/Q_reg_n_0_[1]
    SLICE_X12Y136        LUT6 (Prop_lut6_I0_O)        0.105     5.842 r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG[15]_i_1/O
                         net (fo=131, routed)         4.163    10.005    INST_AUDIO_PROCESSING/INST_FIR_FILTER/SHIFT_IN
    DSP48_X2Y31          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[25]1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.410    14.457    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X2Y31          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[25]1/CLK
                         clock pessimism              0.159    14.616    
                         clock uncertainty           -0.035    14.581    
    DSP48_X2Y31          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.410    14.171    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[25]1
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[14]_rep__10/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 0.538ns (9.608%)  route 5.062ns (90.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 14.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.370     4.576    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X12Y136        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDRE (Prop_fdre_C_Q)         0.433     5.009 f  INST_AUDIO_CODEC_COM/Q_reg[1]/Q
                         net (fo=8, routed)           0.728     5.737    INST_AUDIO_CODEC_COM/Q_reg_n_0_[1]
    SLICE_X12Y136        LUT6 (Prop_lut6_I0_O)        0.105     5.842 r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG[15]_i_1/O
                         net (fo=131, routed)         4.334    10.175    INST_AUDIO_CODEC_COM/SHIFT_IN
    SLICE_X79Y90         FDRE                                         r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[14]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.340    14.387    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X79Y90         FDRE                                         r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[14]_rep__10/C
                         clock pessimism              0.159    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X79Y90         FDRE (Setup_fdre_C_CE)      -0.168    14.342    INST_AUDIO_CODEC_COM/SHIFT_IN_REG_reg[14]_rep__10
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[31]1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 0.538ns (9.913%)  route 4.889ns (90.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.466 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.370     4.576    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X12Y136        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDRE (Prop_fdre_C_Q)         0.433     5.009 f  INST_AUDIO_CODEC_COM/Q_reg[1]/Q
                         net (fo=8, routed)           0.728     5.737    INST_AUDIO_CODEC_COM/Q_reg_n_0_[1]
    SLICE_X12Y136        LUT6 (Prop_lut6_I0_O)        0.105     5.842 r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG[15]_i_1/O
                         net (fo=131, routed)         4.161    10.003    INST_AUDIO_PROCESSING/INST_FIR_FILTER/SHIFT_IN
    DSP48_X2Y35          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[31]1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.419    14.466    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X2Y35          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[31]1/CLK
                         clock pessimism              0.159    14.625    
                         clock uncertainty           -0.035    14.590    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.410    14.180    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[31]1
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[29]1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.538ns (9.937%)  route 4.876ns (90.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.370     4.576    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X12Y136        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDRE (Prop_fdre_C_Q)         0.433     5.009 f  INST_AUDIO_CODEC_COM/Q_reg[1]/Q
                         net (fo=8, routed)           0.728     5.737    INST_AUDIO_CODEC_COM/Q_reg_n_0_[1]
    SLICE_X12Y136        LUT6 (Prop_lut6_I0_O)        0.105     5.842 r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG[15]_i_1/O
                         net (fo=131, routed)         4.148     9.990    INST_AUDIO_PROCESSING/INST_FIR_FILTER/SHIFT_IN
    DSP48_X2Y34          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[29]1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.418    14.465    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X2Y34          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[29]1/CLK
                         clock pessimism              0.159    14.624    
                         clock uncertainty           -0.035    14.589    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.410    14.179    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[29]1
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  4.189    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[26][4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.589ns (10.510%)  route 5.015ns (89.490%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.368     4.574    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X13Y135        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.379     4.953 f  INST_AUDIO_CODEC_COM/Q_reg[5]/Q
                         net (fo=6, routed)           0.858     5.811    INST_AUDIO_CODEC_COM/Q[1]
    SLICE_X13Y135        LUT6 (Prop_lut6_I0_O)        0.105     5.916 f  INST_AUDIO_CODEC_COM/LUT_IDX_COS[6]_i_6/O
                         net (fo=2, routed)           0.351     6.266    INST_AUDIO_CODEC_COM/LUT_IDX_COS[6]_i_6_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.105     6.371 r  INST_AUDIO_CODEC_COM/LUT_IDX_COS[6]_i_2/O
                         net (fo=2160, routed)        3.806    10.178    INST_AUDIO_PROCESSING/INST_FIR_FILTER/SAVE_R_LOAD_L
    SLICE_X80Y84         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[26][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.339    14.386    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X80Y84         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[26][4]/C
                         clock pessimism              0.159    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X80Y84         FDRE (Setup_fdre_C_CE)      -0.136    14.373    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[26][4]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[26][6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.589ns (10.510%)  route 5.015ns (89.490%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.368     4.574    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X13Y135        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.379     4.953 f  INST_AUDIO_CODEC_COM/Q_reg[5]/Q
                         net (fo=6, routed)           0.858     5.811    INST_AUDIO_CODEC_COM/Q[1]
    SLICE_X13Y135        LUT6 (Prop_lut6_I0_O)        0.105     5.916 f  INST_AUDIO_CODEC_COM/LUT_IDX_COS[6]_i_6/O
                         net (fo=2, routed)           0.351     6.266    INST_AUDIO_CODEC_COM/LUT_IDX_COS[6]_i_6_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.105     6.371 r  INST_AUDIO_CODEC_COM/LUT_IDX_COS[6]_i_2/O
                         net (fo=2160, routed)        3.806    10.178    INST_AUDIO_PROCESSING/INST_FIR_FILTER/SAVE_R_LOAD_L
    SLICE_X80Y84         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[26][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.339    14.386    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X80Y84         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[26][6]/C
                         clock pessimism              0.159    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X80Y84         FDRE (Setup_fdre_C_CE)      -0.136    14.373    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[26][6]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[26][7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.589ns (10.510%)  route 5.015ns (89.490%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.368     4.574    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X13Y135        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.379     4.953 f  INST_AUDIO_CODEC_COM/Q_reg[5]/Q
                         net (fo=6, routed)           0.858     5.811    INST_AUDIO_CODEC_COM/Q[1]
    SLICE_X13Y135        LUT6 (Prop_lut6_I0_O)        0.105     5.916 f  INST_AUDIO_CODEC_COM/LUT_IDX_COS[6]_i_6/O
                         net (fo=2, routed)           0.351     6.266    INST_AUDIO_CODEC_COM/LUT_IDX_COS[6]_i_6_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.105     6.371 r  INST_AUDIO_CODEC_COM/LUT_IDX_COS[6]_i_2/O
                         net (fo=2160, routed)        3.806    10.178    INST_AUDIO_PROCESSING/INST_FIR_FILTER/SAVE_R_LOAD_L
    SLICE_X80Y84         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[26][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.339    14.386    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X80Y84         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[26][7]/C
                         clock pessimism              0.159    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X80Y84         FDRE (Setup_fdre_C_CE)      -0.136    14.373    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[26][7]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[28][1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.589ns (10.510%)  route 5.015ns (89.490%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.368     4.574    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X13Y135        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.379     4.953 f  INST_AUDIO_CODEC_COM/Q_reg[5]/Q
                         net (fo=6, routed)           0.858     5.811    INST_AUDIO_CODEC_COM/Q[1]
    SLICE_X13Y135        LUT6 (Prop_lut6_I0_O)        0.105     5.916 f  INST_AUDIO_CODEC_COM/LUT_IDX_COS[6]_i_6/O
                         net (fo=2, routed)           0.351     6.266    INST_AUDIO_CODEC_COM/LUT_IDX_COS[6]_i_6_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.105     6.371 r  INST_AUDIO_CODEC_COM/LUT_IDX_COS[6]_i_2/O
                         net (fo=2160, routed)        3.806    10.178    INST_AUDIO_PROCESSING/INST_FIR_FILTER/SAVE_R_LOAD_L
    SLICE_X80Y84         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[28][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.339    14.386    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X80Y84         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[28][1]/C
                         clock pessimism              0.159    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X80Y84         FDRE (Setup_fdre_C_CE)      -0.136    14.373    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[28][1]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[27]1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.538ns (9.958%)  route 4.865ns (90.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.370     4.576    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X12Y136        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDRE (Prop_fdre_C_Q)         0.433     5.009 f  INST_AUDIO_CODEC_COM/Q_reg[1]/Q
                         net (fo=8, routed)           0.728     5.737    INST_AUDIO_CODEC_COM/Q_reg_n_0_[1]
    SLICE_X12Y136        LUT6 (Prop_lut6_I0_O)        0.105     5.842 r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG[15]_i_1/O
                         net (fo=131, routed)         4.137     9.979    INST_AUDIO_PROCESSING/INST_FIR_FILTER/SHIFT_IN
    DSP48_X2Y33          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[27]1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        1.416    14.463    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X2Y33          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[27]1/CLK
                         clock pessimism              0.159    14.622    
                         clock uncertainty           -0.035    14.587    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.410    14.177    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[27]1
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.292ns (69.441%)  route 0.129ns (30.559%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.574     1.488    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][9]/Q
                         net (fo=3, routed)           0.129     1.745    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][9]
    SLICE_X11Y100        LUT2 (Prop_lut2_I1_O)        0.099     1.844 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[3][11]_i_4/O
                         net (fo=1, routed)           0.000     1.844    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[3][11]_i_4_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.909 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.909    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][11]_i_1_n_6
    SLICE_X11Y100        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.843     2.003    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][9]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.862    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.309ns (69.673%)  route 0.135ns (30.327%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.574     1.488    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][9]/Q
                         net (fo=3, routed)           0.135     1.751    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][9]
    SLICE_X11Y100        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.181     1.932 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][11]_i_1_n_4
    SLICE_X11Y100        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.843     2.003    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][11]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.862    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][11]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[50][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.336ns (70.846%)  route 0.138ns (29.154%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.564     1.478    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[50][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[50][2]/Q
                         net (fo=2, routed)           0.138     1.780    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[50][2]
    SLICE_X58Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.899 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][3]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.953 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][7]_i_1_n_7
    SLICE_X58Y100        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.833     1.994    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X58Y100        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][4]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134     1.882    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[50][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.349ns (71.624%)  route 0.138ns (28.376%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.564     1.478    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[50][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[50][2]/Q
                         net (fo=2, routed)           0.138     1.780    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[50][2]
    SLICE_X58Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.899 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][3]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.966 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.966    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][7]_i_1_n_5
    SLICE_X58Y100        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.833     1.994    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X58Y100        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][6]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134     1.882    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][6]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.274ns (58.677%)  route 0.193ns (41.323%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.574     1.488    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][13]/Q
                         net (fo=3, routed)           0.193     1.845    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][13]
    SLICE_X11Y101        LUT2 (Prop_lut2_I1_O)        0.045     1.890 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[3][15]_i_4/O
                         net (fo=1, routed)           0.000     1.890    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[3][15]_i_4_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.955 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.955    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][15]_i_1_n_6
    SLICE_X11Y101        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.843     2.003    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][13]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.105     1.862    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[113][10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[112][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.261%)  route 0.283ns (66.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.563     1.477    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X43Y107        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[113][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[113][10]/Q
                         net (fo=1, routed)           0.283     1.901    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[113][10]
    SLICE_X56Y107        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[112][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.830     1.990    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X56Y107        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[112][10]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X56Y107        FDRE (Hold_fdre_C_D)         0.059     1.798    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[112][10]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_ADD_MULT/OUT_LINE_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_CODEC_COM/SHIFT_OUT_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.567     1.481    INST_AUDIO_PROCESSING/INST_ADD_MULT/CLK_IBUF_BUFG
    SLICE_X11Y114        FDRE                                         r  INST_AUDIO_PROCESSING/INST_ADD_MULT/OUT_LINE_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  INST_AUDIO_PROCESSING/INST_ADD_MULT/OUT_LINE_reg[8]/Q
                         net (fo=1, routed)           0.053     1.676    INST_AUDIO_CODEC_COM/SHIFT_OUT_REG_reg[15]_1[8]
    SLICE_X10Y114        LUT4 (Prop_lut4_I0_O)        0.045     1.721 r  INST_AUDIO_CODEC_COM/SHIFT_OUT_REG[8]_i_1/O
                         net (fo=1, routed)           0.000     1.721    INST_AUDIO_CODEC_COM/SHIFT_OUT_REG_NEXT[8]
    SLICE_X10Y114        FDRE                                         r  INST_AUDIO_CODEC_COM/SHIFT_OUT_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.836     1.997    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X10Y114        FDRE                                         r  INST_AUDIO_CODEC_COM/SHIFT_OUT_REG_reg[8]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.121     1.615    INST_AUDIO_CODEC_COM/SHIFT_OUT_REG_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[50][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.372ns (72.903%)  route 0.138ns (27.097%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.564     1.478    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[50][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[50][2]/Q
                         net (fo=2, routed)           0.138     1.780    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[50][2]
    SLICE_X58Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.899 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][3]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.989 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.989    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][7]_i_1_n_6
    SLICE_X58Y100        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.833     1.994    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X58Y100        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][5]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134     1.882    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[49][5]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[48][11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[47][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.308ns (63.755%)  route 0.175ns (36.245%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.563     1.477    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X59Y100        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[48][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[48][11]/Q
                         net (fo=2, routed)           0.175     1.793    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[48][11]
    SLICE_X57Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.906 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[47][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.906    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[47][11]_i_1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[47][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[47][15]_i_1_n_7
    SLICE_X57Y99         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[47][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.834     1.994    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[47][12]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.105     1.853    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[47][12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.331ns (68.641%)  route 0.151ns (31.359%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.574     1.488    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][10]/Q
                         net (fo=3, routed)           0.151     1.803    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[4][10]
    SLICE_X11Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.916 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.916    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][11]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.970 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][15]_i_1_n_7
    SLICE_X11Y101        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2314, routed)        0.843     2.003    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][12]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.105     1.862    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728      DSP48_X0Y43    INST_AUDIO_PROCESSING/INST_ADD_MULT/COS_LINE_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X0Y44    INST_AUDIO_PROCESSING/INST_ADD_MULT/SLICE_LINE_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y135  INST_AUDIO_CODEC_COM/Q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y135  INST_AUDIO_CODEC_COM/Q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y136  INST_AUDIO_CODEC_COM/Q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y136  INST_AUDIO_CODEC_COM/Q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y136  INST_AUDIO_CODEC_COM/Q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y136  INST_AUDIO_CODEC_COM/Q_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y135  INST_AUDIO_CODEC_COM/Q_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y104  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][0]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y104  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][0]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][10]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][10]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][11]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][11]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X14Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][12]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X14Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][12]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X14Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][13]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X14Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][13]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y104  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][0]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y104  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][0]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][10]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][10]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][11]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][11]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X14Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][12]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X14Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][12]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X14Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][13]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X14Y107  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][13]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK



