
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000290                       # Number of seconds simulated
sim_ticks                                   289974069                       # Number of ticks simulated
final_tick                               4971213842967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173349                       # Simulator instruction rate (inst/s)
host_op_rate                                   311355                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               91434567                       # Simulator tick rate (ticks/s)
host_mem_usage                                4490152                       # Number of bytes of host memory used
host_seconds                                     3.17                       # Real time elapsed on the host
sim_insts                                      549751                       # Number of instructions simulated
sim_ops                                        987420                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        53248                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.dtb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst              128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data               64                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         1792                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker          512                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       125568                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data        69312                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              251008                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       125568                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         125696                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks        52288                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total            52288                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          832                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.dtb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 1                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           28                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker            8                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1962                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data         1083                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 3922                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks            817                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total                 817                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide    183630213                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.dtb.walker        662128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        662128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              441419                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              220709                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      6179863                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      1765675                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    433031824                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    239028270                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              865622229                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         441419                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    433031824                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         433473243                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks        180319572                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total             180319572                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks        180319572                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide    183630213                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       662128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       662128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             441419                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             220709                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      6179863                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      1765675                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    433031824                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    239028270                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total            1045941801                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                      830                       # number of replacements
testsys.iocache.tagsinuse                    8.270204                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                      830                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                            0                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             4971064147000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     8.270204                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.516888                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.516888                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_misses::pc.south_bridge.ide           14                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total              14                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide          832                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total            832                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide          846                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total              846                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide          846                       # number of overall misses
testsys.iocache.overall_misses::total             846                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide       622000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total       622000                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide    148164896                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total    148164896                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide    148786896                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total    148786896                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide    148786896                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total    148786896                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide           14                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total            14                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide          832                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total          832                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide          846                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total            846                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide          846                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total           846                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total             1                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total            1                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 44428.571429                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 44428.571429                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 178082.807692                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 178082.807692                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 175871.035461                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 175871.035461                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 175871.035461                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 175871.035461                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs       986500                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                  92                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 10722.826087                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks            817                       # number of writebacks
testsys.iocache.writebacks::total                 817                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           14                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide          832                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total          832                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide          846                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total          846                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide          846                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total          846                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide       444200                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total       444200                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide    138143800                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total    138143800                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    138588000                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total    138588000                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    138588000                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total    138588000                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 31728.571429                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 31728.571429                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 166038.221154                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 166038.221154                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 163815.602837                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 163815.602837                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 163815.602837                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 163815.602837                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages           13                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes        53248                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs           13                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                           214                       # number of replacements
testsys.l2.tagsinuse                      1659.046428                       # Cycle average of tags in use
testsys.l2.total_refs                              56                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                           214                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          0.261682                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks           57.564968                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        2.999955                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              1.604298                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.999985                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    19.965834                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     6.485692                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   1106.397209                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    460.028490                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.014054                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000732                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000732                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000392                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000244                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.004874                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.001583                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.270117                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.112312                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.405041                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         2415                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker          133                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst         2018                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data          330                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   4896                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks             444                       # number of Writeback hits
testsys.l2.Writeback_hits::total                  444                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total                   1                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data           52                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                   52                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         2415                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker          133                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst         2018                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data          382                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    4948                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         2415                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker          133                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst         2018                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data          382                       # number of overall hits
testsys.l2.overall_hits::total                   4948                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 1                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           28                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker            9                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         1994                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data          816                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 2856                       # number of ReadReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          280                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                280                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  1                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           28                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker            9                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         1994                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data         1096                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  3136                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 1                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           28                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker            9                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         1994                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data         1096                       # number of overall misses
testsys.l2.overall_misses::total                 3136                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      2960298                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker       832514                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    204915659                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data     85490896                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      294199367                       # number of ReadReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     28826123                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     28826123                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      2960298                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker       832514                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    204915659                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data    114317019                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       323025490                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      2960298                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker       832514                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    204915659                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data    114317019                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      323025490                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               1                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         2443                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker          142                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         4012                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data         1146                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               7752                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks          444                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total              444                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total               1                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          332                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              332                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                1                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         2443                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker          142                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         4012                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data         1478                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                8084                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               1                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         2443                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker          142                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         4012                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data         1478                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               8084                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.011461                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.063380                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.497009                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.712042                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.368421                       # miss rate for ReadReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.843373                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.843373                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.011461                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.063380                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.497009                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.741543                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.387927                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.011461                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.063380                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.497009                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.741543                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.387927                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 105724.928571                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 92501.555556                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 102766.127884                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 104768.254902                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 103010.982843                       # average ReadReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 102950.439286                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 102950.439286                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 105724.928571                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 92501.555556                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 102766.127884                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 104303.849453                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 103005.577168                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 105724.928571                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 92501.555556                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 102766.127884                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 104303.849453                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 103005.577168                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks                   8                       # number of writebacks
testsys.l2.writebacks::total                        8                       # number of writebacks
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           28                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker            9                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         1994                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data          816                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            2847                       # number of ReadReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          280                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           280                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           28                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker            9                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         1994                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data         1096                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             3127                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           28                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker            9                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         1994                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data         1096                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            3127                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2807998                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       782628                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    193908892                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data     81024040                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    278523558                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     27272223                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     27272223                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      2807998                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker       782628                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    193908892                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data    108296263                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    305795781                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      2807998                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker       782628                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    193908892                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data    108296263                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    305795781                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data      3180468                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total      3180468                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      7060980                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total      7060980                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data     10241448                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total     10241448                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.011461                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.063380                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.497009                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.712042                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.367260                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.843373                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.843373                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.011461                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.063380                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.497009                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.741543                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.386813                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.011461                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.063380                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.497009                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.741543                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.386813                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 100285.642857                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 86958.666667                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 97246.184554                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 99294.166667                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 97830.543730                       # average ReadReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 97400.796429                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 97400.796429                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 100285.642857                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 86958.666667                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 97246.184554                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 98810.458942                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 97792.063000                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 100285.642857                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 86958.666667                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 97246.184554                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 98810.458942                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 97792.063000                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1651.498712                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks            0.550974                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        2.999955                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.999986                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.999985                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    20.679418                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     6.964682                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   1136.171922                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data    478.131793                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.000017                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000631                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000213                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.034673                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.014591                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.050400                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.itb.walker            1                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst           32                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data           11                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                     44                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks               8                       # number of Writeback hits
testsys.l3.Writeback_hits::total                    8                       # number of Writeback hits
testsys.l3.demand_hits::switch_cpus.itb.walker            1                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst           32                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data           11                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                      44                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.itb.walker            1                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst           32                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data           11                       # number of overall hits
testsys.l3.overall_hits::total                     44                       # number of overall hits
testsys.l3.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 1                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           28                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker            8                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1962                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data          805                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 2812                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total                 2                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          278                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                278                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  1                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           28                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1962                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data         1083                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  3090                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 1                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           28                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker            8                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1962                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data         1083                       # number of overall misses
testsys.l3.overall_misses::total                 3090                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      2709698                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker       740928                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    186762606                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data     78048630                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      268261862                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     26145725                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     26145725                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      2709698                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker       740928                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    186762606                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data    104194355                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       294407587                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      2709698                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker       740928                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    186762606                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data    104194355                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      294407587                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               1                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           28                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker            9                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         1994                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data          816                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               2856                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks            8                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total                8                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total               2                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          278                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              278                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                1                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           28                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker            9                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         1994                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data         1094                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                3134                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               1                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           28                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker            9                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         1994                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data         1094                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               3134                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.888889                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.983952                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.986520                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.984594                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total              1                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.888889                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.983952                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.989945                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.985960                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.888889                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.983952                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.989945                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.985960                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 96774.928571                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker        92616                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 95189.911315                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 96954.819876                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 95398.955192                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 94049.370504                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 94049.370504                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 96774.928571                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker        92616                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 95189.911315                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 96209.007387                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 95277.536246                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 96774.928571                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker        92616                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 95189.911315                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 96209.007387                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 95277.536246                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           28                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker            8                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1962                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data          805                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            2803                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          278                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           278                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           28                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1962                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data         1083                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             3081                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           28                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker            8                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1962                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data         1083                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            3081                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2322161                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       628855                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    159189050                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data     66824363                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    228964429                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data       156800                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total       156800                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     22180769                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     22180769                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      2322161                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker       628855                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    159189050                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data     89005132                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    251145198                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      2322161                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker       628855                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    159189050                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data     89005132                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    251145198                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data      2834000                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total      2834000                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data      6316500                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total      6316500                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data      9150500                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total      9150500                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.888889                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.983952                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.986520                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.981443                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.888889                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.983952                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.989945                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.983089                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.888889                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.983952                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.989945                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.983089                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 82934.321429                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 78606.875000                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 81136.111111                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 83011.631056                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 81685.490189                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        78400                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total        78400                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79786.938849                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 79786.938849                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 82934.321429                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 78606.875000                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 81136.111111                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 82183.870729                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 81514.183057                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 82934.321429                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 78606.875000                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 81136.111111                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 82183.870729                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 81514.183057                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         18                       # Number of instructions committed
testsys.cpu.committedOps                           27                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   27                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          27                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 64                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                41                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            1                       # number of memory refs
testsys.cpu.num_load_insts                          1                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                  3504                       # number of replacements
testsys.cpu.icache.tagsinuse               417.253974                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                   26593                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                  3504                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  7.589326                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.614582                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   416.639393                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.001200                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.813749                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.814949                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           19                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        30504                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          30523                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           19                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        30504                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           30523                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           19                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        30504                       # number of overall hits
testsys.cpu.icache.overall_hits::total          30523                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         4647                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         4649                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         4647                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          4649                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         4647                       # number of overall misses
testsys.cpu.icache.overall_misses::total         4649                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    291429247                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    291429247                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    291429247                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    291429247                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    291429247                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    291429247                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           21                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        35151                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        35172                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           21                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        35151                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        35172                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           21                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        35151                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        35172                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.095238                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.132201                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.132179                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.095238                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.132201                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.132179                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.095238                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.132201                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.132179                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62713.416613                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 62686.437298                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62713.416613                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 62686.437298                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62713.416613                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 62686.437298                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          635                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          635                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          635                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          635                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          635                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          635                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         4012                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         4012                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         4012                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         4012                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         4012                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         4012                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    228689626                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    228689626                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    228689626                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    228689626                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    228689626                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    228689626                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.114136                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.114068                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.114136                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.114068                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.114136                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.114068                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 57001.402293                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57001.402293                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 57001.402293                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 57001.402293                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 57001.402293                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 57001.402293                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements          134                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse       9.591281                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs           178                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs          134                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.328358                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.332034                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     9.259247                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.020752                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.578703                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.599455                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker          254                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total          254                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker          254                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total          254                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker          254                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total          254                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker          142                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total          145                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker          142                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total          145                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker          142                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total          145                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      2622876                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      2622876                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      2622876                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      2622876                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      2622876                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      2622876                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker          396                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total          399                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker          396                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total          399                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker          396                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total          399                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.358586                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.363409                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.358586                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.363409                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.358586                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.363409                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 18470.957746                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 18088.800000                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 18470.957746                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 18088.800000                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 18470.957746                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 18088.800000                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker          142                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total          142                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker          142                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total          142                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker          142                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total          142                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      2176875                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      2176875                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      2176875                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      2176875                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      2176875                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      2176875                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.358586                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.355890                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.358586                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.355890                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.358586                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.355890                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 15330.105634                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15330.105634                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 15330.105634                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 15330.105634                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 15330.105634                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 15330.105634                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         2431                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      13.342815                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs           291                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         2431                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.119704                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     1.064742                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    12.278073                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.066546                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.767380                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.833926                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker          374                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total          374                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker          374                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total          374                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker          374                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total          374                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         2444                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         2447                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         2444                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         2447                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         2444                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         2447                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     31441519                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     31441519                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     31441519                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     31441519                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     31441519                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     31441519                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         2818                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         2821                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         2818                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         2821                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         2818                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         2821                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.867282                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.867423                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.867282                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.867423                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.867282                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.867423                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 12864.778642                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12849.006539                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 12864.778642                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12849.006539                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 12864.778642                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12849.006539                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         2444                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         2444                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         2444                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         2444                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         2444                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         2444                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     23909732                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     23909732                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     23909732                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     23909732                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     23909732                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     23909732                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.867282                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.866359                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.867282                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.866359                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.867282                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.866359                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  9783.032733                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9783.032733                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  9783.032733                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9783.032733                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  9783.032733                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9783.032733                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                   968                       # number of replacements
testsys.cpu.dcache.tagsinuse               403.518240                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                   24145                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                   968                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 24.943182                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.412199                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   403.106041                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000805                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.787316                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.788122                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        34672                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          34672                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data        20744                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total         20744                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        55416                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           55416                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        55416                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          55416                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data         2316                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total         2317                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          345                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          345                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         2661                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          2662                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         2661                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         2662                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    201534109                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total    201534109                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     32183566                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     32183566                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    233717675                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    233717675                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    233717675                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    233717675                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        36988                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        36989                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data        21089                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total        21089                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            1                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        58077                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        58078                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            1                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        58077                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        58078                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.062615                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.062640                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016359                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.016359                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.045818                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.045835                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.045818                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.045835                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 87018.181779                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 86980.625378                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 93285.698551                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 93285.698551                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 87830.768508                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 87797.774230                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 87830.768508                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 87797.774230                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks          444                       # number of writebacks
testsys.cpu.dcache.writebacks::total              444                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         1170                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total         1170                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           12                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data         1182                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total         1182                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data         1182                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total         1182                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         1146                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total         1146                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          333                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          333                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data         1479                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total         1479                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data         1479                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total         1479                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     92343823                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total     92343823                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     29951497                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     29951497                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    122295320                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total    122295320                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    122295320                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total    122295320                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data      3323537                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3323537                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      7329648                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      7329648                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     10653185                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total     10653185                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.030983                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030982                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.015790                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015790                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.025466                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.025466                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.025466                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.025466                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80579.252182                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80579.252182                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 89944.435435                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89944.435435                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 82687.843137                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 82687.843137                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 82687.843137                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 82687.843137                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                  822592                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           48799                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        48799                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         7327                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        35460                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits           21564                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles       200710                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                227406                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              48799                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches        21564                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                69804                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          27763                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              1929                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles        161030                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles           24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles          520                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            35151                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         4474                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             42                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       454116                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.955729                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.431436                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          386055     85.01%     85.01% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            3052      0.67%     85.68% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            2783      0.61%     86.30% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            3858      0.85%     87.15% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            6199      1.37%     88.51% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            4158      0.92%     89.43% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            6269      1.38%     90.81% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            3316      0.73%     91.54% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           38426      8.46%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       454116                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.059323                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.276451                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles          196601                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles       171851                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            63807                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles         1745                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles         20099                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        417672                       # Number of instructions handled by decode
testsys.switch_cpus.rename.SquashCycles         20099                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles          201845                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles         103924                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        55623                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            60221                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles        12391                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        396968                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents          151                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents          2896                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents         7539                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents          102                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands       435411                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups       992838                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups       992748                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups           90                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps       284880                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps          150520                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts         1356                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts         1357                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            36076                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        49538                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        30382                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads         2266                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores         1170                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            368213                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded         2132                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           334587                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued         1540                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined       108222                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined       153473                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved          980                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       454116                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.736788                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.505951                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       331802     73.07%     73.07% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        39861      8.78%     81.84% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        25951      5.71%     87.56% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3        19849      4.37%     91.93% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4        14699      3.24%     95.17% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5        10843      2.39%     97.55% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         8031      1.77%     99.32% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         2560      0.56%     99.89% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          520      0.11%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       454116                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            883     49.52%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     49.52% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           454     25.46%     74.99% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          446     25.01%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         4080      1.22%      1.22% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       259072     77.43%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd           10      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        44803     13.39%     92.04% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        26622      7.96%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        334587                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.406747                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt               1783                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005329                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads      1127512                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       478666                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       319405                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads           28                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes           46                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            9                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        332276                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses             14                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         5479                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads        16357                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         9247                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles         20099                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles          90973                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles          929                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       370345                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         5991                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        49538                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        30382                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts         1745                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents           490                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents          152                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect         1832                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         6611                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         8443                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       324711                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        42566                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts         9876                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               68092                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           33781                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             25526                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.394741                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                320203                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               319414                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers           208118                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           339119                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.388302                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.613702                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts       116990                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls         1152                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         7394                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       434165                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.583543                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.546141                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       348861     80.35%     80.35% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        30476      7.02%     87.37% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2        16405      3.78%     91.15% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3        13337      3.07%     94.22% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         8173      1.88%     96.10% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         3472      0.80%     96.90% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6         2329      0.54%     97.44% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         2865      0.66%     98.10% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8         8247      1.90%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       434165                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts       133942                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps        253354                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 54312                       # Number of memory references committed
testsys.switch_cpus.commit.loads                33178                       # Number of loads committed
testsys.switch_cpus.commit.membars                126                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             27956                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts           251304                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events         8247                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads              796060                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             761025                       # The number of ROB writes
testsys.switch_cpus.timesIdled                   2405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 368476                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles                2518                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts             133942                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps               253354                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total       133942                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      6.141404                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                6.141404                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.162829                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.162829                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          644389                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         348581                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads               18                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes              57                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads         139684                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes          1005                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        11128                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         6680                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         4418744                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          711008                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            5147560                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      4418744                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       4418744                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       646423                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          646423                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1391                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          835                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           552343                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           107006                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              661575                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data           85493                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total              85493                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     38375845                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     23036543                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15238410853                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2451970973                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17751794213                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15238410853                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15238410853                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2229244160                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2229244160                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     38375845                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     23036543                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15238410853                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4681215133                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19981038373                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                         870802                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    415791                       # Number of instructions committed
drivesys.cpu.committedOps                      734039                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              732225                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                  323                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        60572                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     732225                       # number of integer instructions
drivesys.cpu.num_fp_insts                         323                       # number of float instructions
drivesys.cpu.num_int_register_reads           1938041                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes           838747                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                546                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes               270                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      192561                       # number of memory refs
drivesys.cpu.num_load_insts                    107085                       # Number of load instructions
drivesys.cpu.num_store_insts                    85476                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                   870802                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 20.003772                       # Number of seconds simulated
sim_ticks                                20003772382488                       # Number of ticks simulated
final_tick                               24975275160897                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127313                       # Simulator instruction rate (inst/s)
host_op_rate                                   242533                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            15917919379                       # Simulator tick rate (ticks/s)
host_mem_usage                                4551480                       # Number of bytes of host memory used
host_seconds                                  1256.68                       # Real time elapsed on the host
sim_insts                                   159991450                       # Number of instructions simulated
sim_ops                                     304787607                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide      1060864                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet           780096                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker        16384                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         5184                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       545152                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data      3330880                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total             5738560                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       545152                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         545152                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks      3108032                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total          3108032                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide        16576                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet             12189                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker          256                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker           81                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         8518                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data        52045                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                89665                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks          48563                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total               48563                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide        53033                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet               38997                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker          819                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker          259                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst        27252                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data       166513                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total                 286874                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst        27252                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total             27252                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks           155372                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total                155372                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks           155372                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide        53033                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet              38997                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker          819                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker          259                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst        27252                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data       166513                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total                442246                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                    39838                       # number of replacements
testsys.iocache.tagsinuse                   13.896215                       # Cycle average of tags in use
testsys.iocache.total_refs                      12184                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                    39851                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.305739                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.066174                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        13.830041                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.004136                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.864378                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.868513                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet           3257                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total              3257                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet          1396                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total             1396                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet            4653                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total               4653                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet           4653                       # number of overall hits
testsys.iocache.overall_hits::total              4653                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide          260                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet        20648                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total           20908                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide        16640                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet        22483                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total          39123                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide        16900                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet         43131                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total            60031                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide        16900                       # number of overall misses
testsys.iocache.overall_misses::ethernet        43131                       # number of overall misses
testsys.iocache.overall_misses::total           60031                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide     11376000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet    839037164                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total    850413164                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide   2928767920                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet   1513858000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   4442625920                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide   2940143920                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet   2352895164                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total   5293039084                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide   2940143920                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet   2352895164                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total   5293039084                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide          260                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet        23905                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total         24165                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide        16640                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet        23879                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total        40519                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide        16900                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet        47784                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total          64684                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide        16900                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet        47784                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total         64684                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.863752                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.865218                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.941539                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.965547                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.902624                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.928066                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.902624                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.928066                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 43753.846154                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 40635.275281                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 40674.056055                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 176007.687500                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67333.451941                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 113555.349027                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 173973.013018                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 54552.297976                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 88171.762656                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 173973.013018                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 54552.297976                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 88171.762656                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs     21595600                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                1892                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 11414.164905                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          28933                       # number of writebacks
testsys.iocache.writebacks::total               28933                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          260                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet        20648                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total        20908                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide        16640                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet        22483                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total        39123                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide        16900                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet        43131                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total        60031                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide        16900                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet        43131                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total        60031                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      8076100                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet    581780617                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total    589856717                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide   2728220000                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet   1236145001                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   3964365001                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2736296100                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet   1817925618                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   4554221718                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2736296100                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet   1817925618                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   4554221718                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.863752                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.865218                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.941539                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.965547                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.902624                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.928066                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.902624                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.928066                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 31061.923077                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 28176.124419                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 28212.010570                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 163955.528846                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 54981.319263                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 101330.802878                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 161911.011834                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 42148.932740                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 75864.498642                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 161911.011834                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 42148.932740                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 75864.498642                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages          260                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes      1064960                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs          260                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                        489450                       # number of replacements
testsys.l2.tagsinuse                      4040.472199                       # Cycle average of tags in use
testsys.l2.total_refs                         5337817                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                        493502                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                         10.816201                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks          954.234284                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        0.008311                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        1.004184                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.000014                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    30.134554                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker    10.690457                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   1830.718661                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data   1213.681734                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.232967                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000002                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000245                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.007357                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.002610                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.446953                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.296309                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.986443                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker       803928                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker        52581                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst      3303857                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data       574382                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                4734748                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks          678107                       # number of Writeback hits
testsys.l2.Writeback_hits::total               678107                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data        31450                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total               31450                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data       160874                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total               160874                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker       803928                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker        52581                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst      3303857                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data       735256                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                 4895622                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker       803928                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker        52581                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst      3303857                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data       735256                       # number of overall hits
testsys.l2.overall_hits::total                4895622                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker         6654                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker         2228                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst       244867                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data       153195                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total               406944                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data         9587                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total              9587                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data        93038                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total              93038                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker         6654                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker         2228                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst       244867                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data       246233                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                499982                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker         6654                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker         2228                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst       244867                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data       246233                       # number of overall misses
testsys.l2.overall_misses::total               499982                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker    162201507                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker     55163470                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst   6008186510                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data   5161632442                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total    11387183929                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data    336005506                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total    336005506                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data   5737686096                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total   5737686096                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker    162201507                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker     55163470                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst   6008186510                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data  10899318538                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total     17124870025                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker    162201507                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker     55163470                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst   6008186510                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data  10899318538                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total    17124870025                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker       810582                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker        54809                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst      3548724                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data       727577                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total            5141692                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks       678107                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total           678107                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data        41037                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total           41037                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data       253912                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total           253912                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker       810582                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker        54809                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst      3548724                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data       981489                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total             5395604                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker       810582                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker        54809                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst      3548724                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data       981489                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total            5395604                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.008209                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.040650                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.069001                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.210555                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.079146                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.233618                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.233618                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.366418                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.366418                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.008209                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.040650                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.069001                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.250877                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.092665                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.008209                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.040650                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.069001                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.250877                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.092665                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 24376.541479                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 24759.187612                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 24536.530076                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 33693.217416                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 27982.189021                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 35048.034422                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 35048.034422                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 61670.350781                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 61670.350781                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 24376.541479                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 24759.187612                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 24536.530076                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 44264.247838                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 34250.973085                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 24376.541479                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 24759.187612                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 24536.530076                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 44264.247838                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 34250.973085                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks              152638                       # number of writebacks
testsys.l2.writebacks::total                   152638                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.itb.walker            2                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.data            8                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total                11                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.itb.walker            2                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.data            8                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total                 11                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.itb.walker            2                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.data            8                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total                11                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker         6654                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker         2226                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst       244866                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data       153187                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total          406933                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data         9587                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total         9587                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data        93038                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total         93038                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker         6654                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker         2226                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst       244866                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data       246225                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total           499971                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker         6654                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker         2226                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst       244866                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data       246225                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total          499971                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker    126507567                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker     42763940                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   4615314084                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data   4308494761                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total   9093080352                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data    526091611                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total    526091611                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   5215118135                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total   5215118135                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker    126507567                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker     42763940                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst   4615314084                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data   9523612896                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total  14308198487                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker    126507567                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker     42763940                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst   4615314084                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data   9523612896                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total  14308198487                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1472153469                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total   1472153469                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   3175542037                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total   3175542037                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data   4647695506                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total   4647695506                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.008209                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.040614                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.069001                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.210544                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.079144                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.233618                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.233618                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.366418                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.366418                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.008209                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.040614                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.069001                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.250869                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.092663                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.008209                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.040614                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.069001                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.250869                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.092663                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 19012.258341                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 19211.114106                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 18848.325549                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 28125.720596                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 22345.399248                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 54875.520079                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 54875.520079                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 56053.635450                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 56053.635450                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 19012.258341                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 19211.114106                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 18848.325549                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 38678.496887                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 28618.056821                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 19012.258341                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 19211.114106                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 18848.325549                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 38678.496887                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 28618.056821                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                         35020                       # number of replacements
testsys.l3.tagsinuse                     32240.514342                       # Cycle average of tags in use
testsys.l3.total_refs                          483066                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                         67557                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                          7.150495                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        19539.846482                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        2.034945                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        1.020089                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              0.288238                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.041542                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   134.923147                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker    47.218132                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   5183.102438                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   7332.039327                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.596309                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000062                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000009                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000001                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.004118                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.001441                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.158176                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.223756                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.983902                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker         6398                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker         2145                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst       236347                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data       118723                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                 363613                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks          152638                       # number of Writeback hits
testsys.l3.Writeback_hits::total               152638                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data          165                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                 165                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data        44191                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total                44191                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker         6398                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker         2145                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst       236347                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data       162914                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                  407804                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker         6398                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker         2145                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst       236347                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data       162914                       # number of overall hits
testsys.l3.overall_hits::total                 407804                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker          256                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker           81                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         8519                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data        34464                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                43320                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data        16544                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total             16544                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data        41725                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total              41725                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker          256                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker           81                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         8519                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data        76189                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                 85045                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker          256                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker           81                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         8519                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data        76189                       # number of overall misses
testsys.l3.overall_misses::total                85045                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker     23985845                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker      7573558                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    797108660                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   2174042929                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total     3002710992                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data    256585483                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total    256585483                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data   3705043922                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total   3705043922                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker     23985845                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker      7573558                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    797108660                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data   5879086851                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total      6707754914                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker     23985845                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker      7573558                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    797108660                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data   5879086851                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total     6707754914                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker         6654                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker         2226                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst       244866                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data       153187                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total             406933                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks       152638                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total           152638                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data        16709                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total           16709                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data        85916                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total            85916                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker         6654                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker         2226                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst       244866                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data       239103                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total              492849                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker         6654                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker         2226                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst       244866                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data       239103                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total             492849                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.038473                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.036388                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.034790                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.224980                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.106455                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.990125                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.990125                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.485649                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.485649                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.038473                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.036388                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.034790                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.318645                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.172558                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.038473                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.036388                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.034790                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.318645                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.172558                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 93694.707031                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 93500.716049                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93568.336659                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 63081.561310                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 69314.658172                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 15509.277261                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 15509.277261                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 88796.738694                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 88796.738694                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 93694.707031                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 93500.716049                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93568.336659                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 77164.509982                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 78873.007396                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 93694.707031                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 93500.716049                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93568.336659                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 77164.509982                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 78873.007396                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks               19630                       # number of writebacks
testsys.l3.writebacks::total                    19630                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker          256                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker           81                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         8519                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data        34464                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total           43320                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data        16544                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total        16544                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data        41725                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total         41725                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker          256                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker           81                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         8519                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data        76189                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total            85045                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker          256                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker           81                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         8519                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data        76189                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total           85045                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     20399191                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      6438994                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    677043624                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   1689379211                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   2393261020                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data    917367122                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total    917367122                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data   3103602133                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total   3103602133                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker     20399191                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker      6438994                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    677043624                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data   4792981344                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total   5496863153                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker     20399191                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker      6438994                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    677043624                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data   4792981344                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total   5496863153                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1313210248                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total   1313210248                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data   2821259311                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total   2821259311                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data   4134469559                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total   4134469559                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.038473                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.036388                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.034790                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.224980                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.106455                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.990125                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.990125                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.485649                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.485649                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.038473                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.036388                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.034790                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.318645                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.172558                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.038473                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.036388                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.034790                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.318645                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.172558                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 79684.339844                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 79493.753086                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79474.542082                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 49018.663272                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 55246.099261                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 55450.140353                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 55450.140353                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74382.315950                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 74382.315950                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 79684.339844                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 79493.753086                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79474.542082                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 62909.099004                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 64634.759868                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 79684.339844                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 79493.753086                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79474.542082                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 62909.099004                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 64634.759868                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                       382570                       # Bytes Transmitted
testsys.ethernet.rxBytes                       481275                       # Bytes Received
testsys.ethernet.txPackets                       5526                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                       4675                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                  3186                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                  4670                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                  345473                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                     10201                       # Total Packets
testsys.ethernet.totBytes                      863845                       # Total Bytes
testsys.ethernet.totPPS                           510                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                   152999                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                   192474                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                            276                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                            234                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                3015                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements               3548762                       # number of replacements
testsys.cpu.icache.tagsinuse               511.996300                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                11832989                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs               3549274                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  3.333918                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.996300                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.999993                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.999993                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst     11828835                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total       11828835                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst     11828835                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total        11828835                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst     11828835                       # number of overall hits
testsys.cpu.icache.overall_hits::total       11828835                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst      3698587                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total      3698587                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst      3698587                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total       3698587                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst      3698587                       # number of overall misses
testsys.cpu.icache.overall_misses::total      3698587                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  49428171641                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total  49428171641                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst  49428171641                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total  49428171641                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst  49428171641                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total  49428171641                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst     15527422                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total     15527422                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst     15527422                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total     15527422                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst     15527422                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total     15527422                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.238197                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.238197                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.238197                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.238197                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.238197                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.238197                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13364.068938                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 13364.068938                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13364.068938                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 13364.068938                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13364.068938                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 13364.068938                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets        99910                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              3                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets 33303.333333                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       149686                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total       149686                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst       149686                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total       149686                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst       149686                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total       149686                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3548901                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total      3548901                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst      3548901                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total      3548901                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst      3548901                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total      3548901                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  35104912508                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total  35104912508                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  35104912508                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total  35104912508                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  35104912508                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total  35104912508                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.228557                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.228557                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.228557                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.228557                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.228557                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.228557                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  9891.770018                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9891.770018                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  9891.770018                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total  9891.770018                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  9891.770018                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total  9891.770018                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements        54875                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      13.737942                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs         79433                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs        54889                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.447157                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle 4972568580300                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    13.737942                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.858621                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.858621                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker        79094                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total        79094                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker        79094                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total        79094                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker        79094                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total        79094                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker        55089                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total        55089                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker        55089                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total        55089                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker        55089                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total        55089                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker    962086479                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total    962086479                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker    962086479                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total    962086479                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker    962086479                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total    962086479                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker       134183                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total       134183                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker       134183                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total       134183                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker       134183                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total       134183                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.410551                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.410551                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.410551                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.410551                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.410551                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.410551                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 17464.221151                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 17464.221151                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 17464.221151                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 17464.221151                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 17464.221151                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 17464.221151                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks          866                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total          866                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker        55089                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total        55089                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker        55089                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total        55089                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker        55089                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total        55089                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker    792831944                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total    792831944                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker    792831944                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total    792831944                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker    792831944                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total    792831944                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.410551                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.410551                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.410551                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.410551                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.410551                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.410551                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 14391.837645                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14391.837645                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 14391.837645                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 14391.837645                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 14391.837645                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 14391.837645                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements       811413                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.296982                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs        111533                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs       811428                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.137453                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.296982                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.956061                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.956061                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker       111063                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total       111063                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker       111063                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total       111063                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker       111063                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total       111063                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker       811981                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total       811981                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker       811981                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total       811981                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker       811981                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total       811981                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker  12849521301                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total  12849521301                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker  12849521301                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total  12849521301                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker  12849521301                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total  12849521301                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker       923044                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total       923044                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker       923044                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total       923044                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker       923044                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total       923044                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.879677                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.879677                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.879677                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.879677                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.879677                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.879677                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 15824.903909                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 15824.903909                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 15824.903909                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 15824.903909                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 15824.903909                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 15824.903909                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks         1674                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total         1674                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker       811981                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total       811981                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker       811981                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total       811981                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker       811981                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total       811981                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker  10371351446                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  10371351446                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker  10371351446                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  10371351446                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker  10371351446                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  10371351446                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.879677                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.879677                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.879677                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.879677                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.879677                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.879677                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 12772.899176                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12772.899176                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 12772.899176                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 12772.899176                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 12772.899176                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 12772.899176                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                971816                       # number of replacements
testsys.cpu.dcache.tagsinuse               511.995191                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                32420060                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                972328                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 33.342720                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::switch_cpus.data   511.995191                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.999991                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.999991                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data     19984848                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total       19984848                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data     12358974                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total      12358974                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data     32343822                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total        32343822                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data     32343822                       # number of overall hits
testsys.cpu.dcache.overall_hits::total       32343822                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data      1184836                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total      1184836                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data       296188                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total       296188                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data      1481024                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total       1481024                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data      1481024                       # number of overall misses
testsys.cpu.dcache.overall_misses::total      1481024                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  29146277032                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total  29146277032                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  10083417323                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total  10083417323                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data  39229694355                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total  39229694355                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data  39229694355                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total  39229694355                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data     21169684                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total     21169684                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data     12655162                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total     12655162                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data     33824846                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total     33824846                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data     33824846                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total     33824846                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.055969                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.055969                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.023405                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.023405                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.043785                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.043785                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.043785                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.043785                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 24599.418850                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 24599.418850                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 34043.976539                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 34043.976539                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26488.223253                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 26488.223253                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26488.223253                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 26488.223253                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks       675567                       # number of writebacks
testsys.cpu.dcache.writebacks::total           675567                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       455918                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total       455918                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         3431                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total         3431                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data       459349                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total       459349                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data       459349                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total       459349                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       728918                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total       728918                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       292757                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total       292757                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data      1021675                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total      1021675                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data      1021675                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total      1021675                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  14183720333                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total  14183720333                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   8970704625                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total   8970704625                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  23154424958                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total  23154424958                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  23154424958                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total  23154424958                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1535894336                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1535894336                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   3305663925                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   3305663925                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   4841558261                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total   4841558261                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.034432                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034432                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.023133                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023133                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.030205                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.030205                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.030205                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.030205                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 19458.595251                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19458.595251                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 30642.152451                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30642.152451                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22663.200096                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 22663.200096                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22663.200096                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 22663.200096                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles               243211828                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups        19601483                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted     19601483                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect      2422423                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups     16668584                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits        10343192                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles    122185576                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts              95477312                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches           19601483                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches     10343192                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles             31078172                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles        8534419                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles            616391                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles      52645145                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles       109939                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles       100403                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines         15527424                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes      1655994                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes          23782                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples    212678810                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.864035                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.315891                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0       182556749     85.84%     85.84% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1         2348104      1.10%     86.94% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2         1465800      0.69%     87.63% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3         2347497      1.10%     88.73% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4         1915806      0.90%     89.63% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5         2134412      1.00%     90.64% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6         2257222      1.06%     91.70% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7         1664719      0.78%     92.48% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8        15988501      7.52%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total    212678810                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.080594                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.392569                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles       120100233                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles     57212495                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles         28864922                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles       558009                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles       5943151                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts     179935921                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts          108                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles       5943151                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles       121860544                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles       17586594                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles     35690682                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles         27656507                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles      3941332                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts     174564050                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents        18928                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents        292092                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents      2444643                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents        16125                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands    192646698                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups    437652473                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups    434172379                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups      3480094                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps    149033304                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps        43613498                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts      1017032                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts      1030265                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts         12715139                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads     25649625                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores     15625253                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads      2121192                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores      1261073                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded         167049885                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded      1371716                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued        157825692                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued       359245                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined     31646643                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined     45095414                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved       379664                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples    212678810                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.742085                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.480759                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0    152342000     71.63%     71.63% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1     20783152      9.77%     81.40% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2     14042868      6.60%     88.01% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3      9131190      4.29%     92.30% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4      6950747      3.27%     95.57% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5      4808368      2.26%     97.83% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6      2932130      1.38%     99.21% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7      1381214      0.65%     99.86% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8       307141      0.14%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total    212678810                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu         288209     32.13%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     32.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd        34177      3.81%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     35.93% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead        339827     37.88%     73.81% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite       234927     26.19%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass      1162270      0.74%      0.74% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu    116891781     74.06%     74.80% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     74.80% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     74.80% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd       949706      0.60%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.40% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead     24256416     15.37%     90.77% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite     14565519      9.23%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total     157825692                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.648923                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt             897140                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005684                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads    527503600                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes    198330250                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses    152423441                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads      2368881                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes      1772215                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1076151                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses     156364882                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses        1195680                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads      2383665                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads      5250879                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses        27145                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation        38577                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores      2944318                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads        36284                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles       5943151                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles       14252312                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles       148495                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts    168421601                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts      1303855                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts     25649625                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts     15625309                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts      1210405                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents         54139                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents         6492                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents        38577                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect      1039118                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect      1652978                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts      2692096                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts    155218529                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts     23599096                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts      2607163                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs            37855120                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches        15685353                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores          14256024                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.638203                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent             153733525                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count            153499592                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers         99352675                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers        155038259                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.631135                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.640827                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts     34529591                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls       992052                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts      2430097                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples    206853348                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.646737                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.610509                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0    161645554     78.15%     78.15% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1     16325418      7.89%     86.04% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2      7916716      3.83%     89.86% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3      8125887      3.93%     93.79% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4      4117131      1.99%     95.78% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5      1704917      0.82%     96.61% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6      1331700      0.64%     97.25% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7      1228340      0.59%     97.85% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8      4457685      2.15%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total    206853348                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts     70447268                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps     133779680                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs              33079751                       # Number of memory references committed
testsys.switch_cpus.commit.loads             20398757                       # Number of loads committed
testsys.switch_cpus.commit.membars             128877                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches          14028084                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts            857083                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts        132434914                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events      4457685                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads           370467830                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes          342573290                       # The number of ROB writes
testsys.switch_cpus.timesIdled                1640627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles               30533018                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles         59826958753                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts           70447268                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps            133779680                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total     70447268                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      3.452395                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                3.452395                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.289654                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.289654                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads       307127297                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes      166819574                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads          1914286                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes         1014431                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads       71288368                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes        947457                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide         5784                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet          755723                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker       484512                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        71504                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst       943862400                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data       158394276                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total         1103574199                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst    943862400                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total     943862400                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      2961408                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet       657018                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data    105844396                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total       109462822                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide          723                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet            24595                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker        60564                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker         8938                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst        117982800                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         24960244                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total           143037864                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        46272                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet           23273                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data        15596682                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total           15666227                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide          289                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet              37779                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker        24221                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker         3575                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst           47184220                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data            7918220                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total              55168304                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst      47184220                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total         47184220                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide       148042                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet             32845                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data           5291222                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total              5472109                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide       148332                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet             70624                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker        24221                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker         3575                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst          47184220                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data          13209442                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total             60640413                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          723                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      2961408                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          723                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                      481275                       # Bytes Transmitted
drivesys.ethernet.rxBytes                      382570                       # Bytes Received
drivesys.ethernet.txPackets                      4675                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                      5526                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                 3476                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                 5521                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth                 345473                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                    10201                       # Total Packets
drivesys.ethernet.totBytes                     863845                       # Total Bytes
drivesys.ethernet.totPPS                          510                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                  192474                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                  152999                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                           234                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                           276                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts               2753                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                    60072032378                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                  88461476                       # Number of instructions committed
drivesys.cpu.committedOps                   169080990                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses           167607232                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses               622068                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts     11534880                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                  167607232                       # number of integer instructions
drivesys.cpu.num_fp_insts                      622068                       # number of float instructions
drivesys.cpu.num_int_register_reads         429133720                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes        189494850                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads            1037544                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes            507311                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                    40586084                       # number of memory refs
drivesys.cpu.num_load_insts                  24967950                       # Number of load instructions
drivesys.cpu.num_store_insts                 15618134                       # Number of store instructions
drivesys.cpu.num_idle_cycles             59874063384.480713                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             197968993.519286                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.003296                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.996704                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
