{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701689727717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701689727717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 17:05:27 2023 " "Processing started: Mon Dec  4 17:05:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701689727717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701689727717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c iitb_risc --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c iitb_risc --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701689727718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701689727885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701689727885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitb_risc-behavioral " "Found design unit 1: iitb_risc-behavioral" {  } { { "iitb_risc.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733818 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitb_risc " "Found entity 1: iitb_risc" {  } { { "iitb_risc.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitb_risc_tb-sim " "Found design unit 1: iitb_risc_tb-sim" {  } { { "iitb_risc_tb.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733818 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitb_risc_tb " "Found entity 1: iitb_risc_tb" {  } { { "iitb_risc_tb.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ir_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ir_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_memory-behavioral " "Found design unit 1: ir_memory-behavioral" {  } { { "components/ir_memory.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733819 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir_memory " "Found entity 1: ir_memory" {  } { { "components/ir_memory.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ir_fetch_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ir_fetch_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_fetch_buffer-behavorial " "Found design unit 1: ir_fetch_buffer-behavorial" {  } { { "components/ir_fetch_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_fetch_buffer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733819 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir_fetch_buffer " "Found entity 1: ir_fetch_buffer" {  } { { "components/ir_fetch_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_fetch_buffer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ir_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ir_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_decoder-behavorial " "Found design unit 1: ir_decoder-behavorial" {  } { { "components/ir_decoder.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733820 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir_decoder " "Found entity 1: ir_decoder" {  } { { "components/ir_decoder.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ir_decoder_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ir_decoder_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_decoder_buffer-behavorial " "Found design unit 1: ir_decoder_buffer-behavorial" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733820 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir_decoder_buffer " "Found entity 1: ir_decoder_buffer" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavorial " "Found design unit 1: register_file-behavorial" {  } { { "components/register_file.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/register_file.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733821 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "components/register_file.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/register_file.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reservation_station.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reservation_station.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reservation_station-behavorial " "Found design unit 1: reservation_station-behavorial" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733822 ""} { "Info" "ISGN_ENTITY_NAME" "1 reservation_station " "Found entity 1: reservation_station" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/arith_logic_pipeline/alu.vhd 10 5 " "Found 10 design units, including 5 entities, in source file components/arith_logic_pipeline/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add16-add_bhavorial " "Found design unit 1: add16-add_bhavorial" {  } { { "components/arith_logic_pipeline/alu.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733823 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add17-add_bhavorial " "Found design unit 2: add17-add_bhavorial" {  } { { "components/arith_logic_pipeline/alu.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733823 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sub-sub_bhavorial " "Found design unit 3: sub-sub_bhavorial" {  } { { "components/arith_logic_pipeline/alu.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733823 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 nand_ab-nand_bhavorial " "Found design unit 4: nand_ab-nand_bhavorial" {  } { { "components/arith_logic_pipeline/alu.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733823 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alu-behavorial " "Found design unit 5: alu-behavorial" {  } { { "components/arith_logic_pipeline/alu.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733823 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "components/arith_logic_pipeline/alu.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733823 ""} { "Info" "ISGN_ENTITY_NAME" "2 add16 " "Found entity 2: add16" {  } { { "components/arith_logic_pipeline/alu.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733823 ""} { "Info" "ISGN_ENTITY_NAME" "3 add17 " "Found entity 3: add17" {  } { { "components/arith_logic_pipeline/alu.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733823 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub " "Found entity 4: sub" {  } { { "components/arith_logic_pipeline/alu.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733823 ""} { "Info" "ISGN_ENTITY_NAME" "5 nand_ab " "Found entity 5: nand_ab" {  } { { "components/arith_logic_pipeline/alu.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/arith_logic_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/arith_logic_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arith_logic_pipeline-behavorial " "Found design unit 1: arith_logic_pipeline-behavorial" {  } { { "components/arith_logic_pipeline.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733824 ""} { "Info" "ISGN_ENTITY_NAME" "1 arith_logic_pipeline " "Found entity 1: arith_logic_pipeline" {  } { { "components/arith_logic_pipeline.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/load_store_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/load_store_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_store_pipeline-behavorial " "Found design unit 1: load_store_pipeline-behavorial" {  } { { "components/load_store_pipeline.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/load_store_pipeline.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733824 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_store_pipeline " "Found entity 1: load_store_pipeline" {  } { { "components/load_store_pipeline.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/load_store_pipeline.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reorder_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reorder_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reorder_buffer-behavorial " "Found design unit 1: reorder_buffer-behavorial" {  } { { "components/reorder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reorder_buffer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733825 ""} { "Info" "ISGN_ENTITY_NAME" "1 reorder_buffer " "Found entity 1: reorder_buffer" {  } { { "components/reorder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reorder_buffer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bit16_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bit16_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16_adder-behavorial " "Found design unit 1: bit16_adder-behavorial" {  } { { "components/bit16_adder.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/bit16_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733825 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16_adder " "Found entity 1: bit16_adder" {  } { { "components/bit16_adder.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/bit16_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behavioral " "Found design unit 1: data_memory-behavioral" {  } { { "components/data_memory.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/data_memory.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733826 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "components/data_memory.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/data_memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file iitb_risc_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitb_risc_lib " "Found design unit 1: iitb_risc_lib" {  } { { "iitb_risc_lib.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc_lib.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733826 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 iitb_risc_lib-body " "Found design unit 2: iitb_risc_lib-body" {  } { { "iitb_risc_lib.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc_lib.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/flags/zero_flag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/flags/zero_flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_flag-behavorial " "Found design unit 1: zero_flag-behavorial" {  } { { "components/flags/zero_flag.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/flags/zero_flag.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733827 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_flag " "Found entity 1: zero_flag" {  } { { "components/flags/zero_flag.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/flags/zero_flag.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/flags/carry_flag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/flags/carry_flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_flag-behavorial " "Found design unit 1: carry_flag-behavorial" {  } { { "components/flags/carry_flag.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/flags/carry_flag.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733827 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_flag " "Found entity 1: carry_flag" {  } { { "components/flags/carry_flag.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/flags/carry_flag.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701689733827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701689733827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iitb_risc " "Elaborating entity \"iitb_risc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701689733874 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "orignal_destination_tag_ls_in_ls_pipeline iitb_risc.vhd(88) " "Verilog HDL or VHDL warning at iitb_risc.vhd(88): object \"orignal_destination_tag_ls_in_ls_pipeline\" assigned a value but never read" {  } { { "iitb_risc.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701689733877 "|iitb_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag_out iitb_risc.vhd(96) " "Verilog HDL or VHDL warning at iitb_risc.vhd(96): object \"zero_flag_out\" assigned a value but never read" {  } { { "iitb_risc.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701689733877 "|iitb_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_flag_out iitb_risc.vhd(97) " "Verilog HDL or VHDL warning at iitb_risc.vhd(97): object \"carry_flag_out\" assigned a value but never read" {  } { { "iitb_risc.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701689733877 "|iitb_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_branch iitb_risc.vhd(103) " "Verilog HDL or VHDL warning at iitb_risc.vhd(103): object \"is_branch\" assigned a value but never read" {  } { { "iitb_risc.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701689733877 "|iitb_risc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_memory ir_memory:inst_ir_memory " "Elaborating entity \"ir_memory\" for hierarchy \"ir_memory:inst_ir_memory\"" {  } { { "iitb_risc.vhd" "inst_ir_memory" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689733900 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IR_memory ir_memory.vhd(23) " "VHDL Signal Declaration warning at ir_memory.vhd(23): used explicit default value for signal \"IR_memory\" because signal was never assigned a value" {  } { { "components/ir_memory.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_memory.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701689734102 "|iitb_risc|ir_memory:inst_ir_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_memory ir_memory.vhd(27) " "VHDL Process Statement warning at ir_memory.vhd(27): signal \"IR_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_memory.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_memory.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734103 "|iitb_risc|ir_memory:inst_ir_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_memory ir_memory.vhd(28) " "VHDL Process Statement warning at ir_memory.vhd(28): signal \"IR_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_memory.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_memory.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734103 "|iitb_risc|ir_memory:inst_ir_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_memory ir_memory.vhd(30) " "VHDL Process Statement warning at ir_memory.vhd(30): signal \"IR_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_memory.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_memory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734103 "|iitb_risc|ir_memory:inst_ir_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_memory ir_memory.vhd(31) " "VHDL Process Statement warning at ir_memory.vhd(31): signal \"IR_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_memory.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_memory.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734103 "|iitb_risc|ir_memory:inst_ir_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_fetch_buffer ir_fetch_buffer:inst_ir_buffer " "Elaborating entity \"ir_fetch_buffer\" for hierarchy \"ir_fetch_buffer:inst_ir_buffer\"" {  } { { "iitb_risc.vhd" "inst_ir_buffer" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734103 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ir_fetch_buffer.vhd(39) " "VHDL Process Statement warning at ir_fetch_buffer.vhd(39): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_fetch_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_fetch_buffer.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734104 "|iitb_risc|ir_fetch_buffer:inst_ir_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_fetch_buffer ir_fetch_buffer.vhd(57) " "VHDL Process Statement warning at ir_fetch_buffer.vhd(57): signal \"ir_fetch_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_fetch_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_fetch_buffer.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734104 "|iitb_risc|ir_fetch_buffer:inst_ir_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_fetch_buffer ir_fetch_buffer.vhd(58) " "VHDL Process Statement warning at ir_fetch_buffer.vhd(58): signal \"ir_fetch_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_fetch_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_fetch_buffer.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734104 "|iitb_risc|ir_fetch_buffer:inst_ir_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_decoder ir_decoder:inst_ir_decoder " "Elaborating entity \"ir_decoder\" for hierarchy \"ir_decoder:inst_ir_decoder\"" {  } { { "iitb_risc.vhd" "inst_ir_decoder" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_decoder_buffer ir_decoder_buffer:inst_ir_decoder_buffer " "Elaborating entity \"ir_decoder_buffer\" for hierarchy \"ir_decoder_buffer:inst_ir_decoder_buffer\"" {  } { { "iitb_risc.vhd" "inst_ir_decoder_buffer" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734105 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ir_decoder_buffer.vhd(67) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(67): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_decoder_buffer ir_decoder_buffer.vhd(105) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(105): signal \"ir_decoder_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_decoder_buffer ir_decoder_buffer.vhd(106) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(106): signal \"ir_decoder_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_decoder_buffer ir_decoder_buffer.vhd(107) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(107): signal \"ir_decoder_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_decoder_buffer ir_decoder_buffer.vhd(108) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(108): signal \"ir_decoder_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_decoder_buffer ir_decoder_buffer.vhd(109) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(109): signal \"ir_decoder_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_decoder_buffer ir_decoder_buffer.vhd(110) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(110): signal \"ir_decoder_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_decoder_buffer ir_decoder_buffer.vhd(111) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(111): signal \"ir_decoder_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_decoder_buffer ir_decoder_buffer.vhd(112) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(112): signal \"ir_decoder_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_decoder_buffer ir_decoder_buffer.vhd(113) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(113): signal \"ir_decoder_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_decoder_buffer ir_decoder_buffer.vhd(114) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(114): signal \"ir_decoder_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_decoder_buffer ir_decoder_buffer.vhd(115) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(115): signal \"ir_decoder_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_decoder_buffer ir_decoder_buffer.vhd(116) " "VHDL Process Statement warning at ir_decoder_buffer.vhd(116): signal \"ir_decoder_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/ir_decoder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734106 "|iitb_risc|ir_decoder_buffer:inst_ir_decoder_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16_adder bit16_adder:inst_pc_adder_2_bit16_adder " "Elaborating entity \"bit16_adder\" for hierarchy \"bit16_adder:inst_pc_adder_2_bit16_adder\"" {  } { { "iitb_risc.vhd" "inst_pc_adder_2_bit16_adder" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:inst_register_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:inst_register_file\"" {  } { { "iitb_risc.vhd" "inst_register_file" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734107 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destination_operand_in_valid register_file.vhd(135) " "VHDL Process Statement warning at register_file.vhd(135): signal \"destination_operand_in_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/register_file.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/register_file.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734111 "|iitb_risc|register_file:inst_register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag_pointer register_file.vhd(136) " "VHDL Process Statement warning at register_file.vhd(136): signal \"tag_pointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/register_file.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/register_file.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734111 "|iitb_risc|register_file:inst_register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset register_file.vhd(145) " "VHDL Process Statement warning at register_file.vhd(145): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/register_file.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/register_file.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734112 "|iitb_risc|register_file:inst_register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station reservation_station:inst_reservation_station " "Elaborating entity \"reservation_station\" for hierarchy \"reservation_station:inst_reservation_station\"" {  } { { "iitb_risc.vhd" "inst_reservation_station" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734154 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reservation_station.vhd(96) " "VHDL Process Statement warning at reservation_station.vhd(96): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(292) " "VHDL Process Statement warning at reservation_station.vhd(292): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(293) " "VHDL Process Statement warning at reservation_station.vhd(293): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(295) " "VHDL Process Statement warning at reservation_station.vhd(295): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(296) " "VHDL Process Statement warning at reservation_station.vhd(296): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(297) " "VHDL Process Statement warning at reservation_station.vhd(297): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(298) " "VHDL Process Statement warning at reservation_station.vhd(298): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(299) " "VHDL Process Statement warning at reservation_station.vhd(299): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(300) " "VHDL Process Statement warning at reservation_station.vhd(300): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(301) " "VHDL Process Statement warning at reservation_station.vhd(301): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(302) " "VHDL Process Statement warning at reservation_station.vhd(302): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(303) " "VHDL Process Statement warning at reservation_station.vhd(303): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(311) " "VHDL Process Statement warning at reservation_station.vhd(311): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(312) " "VHDL Process Statement warning at reservation_station.vhd(312): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(314) " "VHDL Process Statement warning at reservation_station.vhd(314): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(315) " "VHDL Process Statement warning at reservation_station.vhd(315): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(316) " "VHDL Process Statement warning at reservation_station.vhd(316): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(317) " "VHDL Process Statement warning at reservation_station.vhd(317): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(318) " "VHDL Process Statement warning at reservation_station.vhd(318): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(319) " "VHDL Process Statement warning at reservation_station.vhd(319): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(320) " "VHDL Process Statement warning at reservation_station.vhd(320): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(321) " "VHDL Process Statement warning at reservation_station.vhd(321): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reservation_station reservation_station.vhd(322) " "VHDL Process Statement warning at reservation_station.vhd(322): signal \"reservation_station\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "orignal_destination_tag_al reservation_station.vhd(248) " "VHDL Process Statement warning at reservation_station.vhd(248): inferring latch(es) for signal or variable \"orignal_destination_tag_al\", which holds its previous value in one or more paths through the process" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 248 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "orignal_destination_tag_ls reservation_station.vhd(248) " "VHDL Process Statement warning at reservation_station.vhd(248): inferring latch(es) for signal or variable \"orignal_destination_tag_ls\", which holds its previous value in one or more paths through the process" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 248 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orignal_destination_tag_ls\[0\]\[0\] reservation_station.vhd(248) " "Inferred latch for \"orignal_destination_tag_ls\[0\]\[0\]\" at reservation_station.vhd(248)" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orignal_destination_tag_ls\[0\]\[1\] reservation_station.vhd(248) " "Inferred latch for \"orignal_destination_tag_ls\[0\]\[1\]\" at reservation_station.vhd(248)" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orignal_destination_tag_ls\[0\]\[2\] reservation_station.vhd(248) " "Inferred latch for \"orignal_destination_tag_ls\[0\]\[2\]\" at reservation_station.vhd(248)" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orignal_destination_tag_al\[0\]\[0\] reservation_station.vhd(248) " "Inferred latch for \"orignal_destination_tag_al\[0\]\[0\]\" at reservation_station.vhd(248)" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orignal_destination_tag_al\[0\]\[1\] reservation_station.vhd(248) " "Inferred latch for \"orignal_destination_tag_al\[0\]\[1\]\" at reservation_station.vhd(248)" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orignal_destination_tag_al\[0\]\[2\] reservation_station.vhd(248) " "Inferred latch for \"orignal_destination_tag_al\[0\]\[2\]\" at reservation_station.vhd(248)" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orignal_destination_tag_al\[1\]\[0\] reservation_station.vhd(248) " "Inferred latch for \"orignal_destination_tag_al\[1\]\[0\]\" at reservation_station.vhd(248)" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orignal_destination_tag_al\[1\]\[1\] reservation_station.vhd(248) " "Inferred latch for \"orignal_destination_tag_al\[1\]\[1\]\" at reservation_station.vhd(248)" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "orignal_destination_tag_al\[1\]\[2\] reservation_station.vhd(248) " "Inferred latch for \"orignal_destination_tag_al\[1\]\[2\]\" at reservation_station.vhd(248)" {  } { { "components/reservation_station.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701689734166 "|iitb_risc|reservation_station:inst_reservation_station"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith_logic_pipeline arith_logic_pipeline:\\arith_logic_pipeline:0:inst_arith_logic_pipeline " "Elaborating entity \"arith_logic_pipeline\" for hierarchy \"arith_logic_pipeline:\\arith_logic_pipeline:0:inst_arith_logic_pipeline\"" {  } { { "iitb_risc.vhd" "\\arith_logic_pipeline:0:inst_arith_logic_pipeline" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734167 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "is_branch arith_logic_pipeline.vhd(31) " "VHDL Signal Declaration warning at arith_logic_pipeline.vhd(31): used implicit default value for signal \"is_branch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/arith_logic_pipeline.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1701689734167 "|iitb_risc|arith_logic_pipeline:\arith_logic_pipeline:0:inst_arith_logic_pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrf_destination_tag_in arith_logic_pipeline.vhd(72) " "VHDL Process Statement warning at arith_logic_pipeline.vhd(72): signal \"rrf_destination_tag_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/arith_logic_pipeline.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734167 "|iitb_risc|arith_logic_pipeline:\arith_logic_pipeline:0:inst_arith_logic_pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arith_logic_pipeline:\\arith_logic_pipeline:0:inst_arith_logic_pipeline\|alu:inst_alu " "Elaborating entity \"alu\" for hierarchy \"arith_logic_pipeline:\\arith_logic_pipeline:0:inst_arith_logic_pipeline\|alu:inst_alu\"" {  } { { "components/arith_logic_pipeline.vhd" "inst_alu" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734168 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(187) " "VHDL Process Statement warning at alu.vhd(187): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/arith_logic_pipeline/alu.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734168 "|iitb_risc|arith_logic_pipeline:\arith_logic_pipeline:0:inst_arith_logic_pipeline|alu:inst_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add16 arith_logic_pipeline:\\arith_logic_pipeline:0:inst_arith_logic_pipeline\|alu:inst_alu\|add16:inst_add " "Elaborating entity \"add16\" for hierarchy \"arith_logic_pipeline:\\arith_logic_pipeline:0:inst_arith_logic_pipeline\|alu:inst_alu\|add16:inst_add\"" {  } { { "components/arith_logic_pipeline/alu.vhd" "inst_add" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add17 arith_logic_pipeline:\\arith_logic_pipeline:0:inst_arith_logic_pipeline\|alu:inst_alu\|add17:inst_add_c " "Elaborating entity \"add17\" for hierarchy \"arith_logic_pipeline:\\arith_logic_pipeline:0:inst_arith_logic_pipeline\|alu:inst_alu\|add17:inst_add_c\"" {  } { { "components/arith_logic_pipeline/alu.vhd" "inst_add_c" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub arith_logic_pipeline:\\arith_logic_pipeline:0:inst_arith_logic_pipeline\|alu:inst_alu\|sub:inst_sub " "Elaborating entity \"sub\" for hierarchy \"arith_logic_pipeline:\\arith_logic_pipeline:0:inst_arith_logic_pipeline\|alu:inst_alu\|sub:inst_sub\"" {  } { { "components/arith_logic_pipeline/alu.vhd" "inst_sub" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_ab arith_logic_pipeline:\\arith_logic_pipeline:0:inst_arith_logic_pipeline\|alu:inst_alu\|nand_ab:inst_nand " "Elaborating entity \"nand_ab\" for hierarchy \"arith_logic_pipeline:\\arith_logic_pipeline:0:inst_arith_logic_pipeline\|alu:inst_alu\|nand_ab:inst_nand\"" {  } { { "components/arith_logic_pipeline/alu.vhd" "inst_nand" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_store_pipeline load_store_pipeline:inst_load_store_pipeline " "Elaborating entity \"load_store_pipeline\" for hierarchy \"load_store_pipeline:inst_load_store_pipeline\"" {  } { { "iitb_risc.vhd" "inst_load_store_pipeline" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734172 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destination_in load_store_pipeline.vhd(40) " "VHDL Process Statement warning at load_store_pipeline.vhd(40): signal \"destination_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/load_store_pipeline.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/load_store_pipeline.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734173 "|iitb_risc|load_store_pipeline:inst_load_store_pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand_2_value load_store_pipeline.vhd(44) " "VHDL Process Statement warning at load_store_pipeline.vhd(44): signal \"operand_2_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/load_store_pipeline.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/load_store_pipeline.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734173 "|iitb_risc|load_store_pipeline:inst_load_store_pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm6 load_store_pipeline.vhd(44) " "VHDL Process Statement warning at load_store_pipeline.vhd(44): signal \"imm6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/load_store_pipeline.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/load_store_pipeline.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734173 "|iitb_risc|load_store_pipeline:inst_load_store_pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:inst_data_memory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:inst_data_memory\"" {  } { { "iitb_risc.vhd" "inst_data_memory" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734175 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_memory data_memory.vhd(29) " "VHDL Process Statement warning at data_memory.vhd(29): signal \"data_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/data_memory.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/data_memory.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734175 "|iitb_risc|data_memory:inst_data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_buffer reorder_buffer:inst_reorder_buffer " "Elaborating entity \"reorder_buffer\" for hierarchy \"reorder_buffer:inst_reorder_buffer\"" {  } { { "iitb_risc.vhd" "inst_reorder_buffer" { Text "/home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701689734176 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reorder_buffer.vhd(54) " "VHDL Process Statement warning at reorder_buffer.vhd(54): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/reorder_buffer.vhd" "" { Text "/home/pratikyabaji/Desktop/iitb_risc/components/reorder_buffer.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701689734179 "|iitb_risc|reorder_buffer:inst_reorder_buffer"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "876 " "Peak virtual memory: 876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701689735252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 17:05:35 2023 " "Processing ended: Mon Dec  4 17:05:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701689735252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701689735252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701689735252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701689735252 ""}
