
---------- Begin Simulation Statistics ----------
final_tick                               13975876050084                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131212                       # Simulator instruction rate (inst/s)
host_mem_usage                               17329464                       # Number of bytes of host memory used
host_op_rate                                   182279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3767.44                       # Real time elapsed on the host
host_tick_rate                                8153425                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   494333901                       # Number of instructions simulated
sim_ops                                     686725667                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030718                       # Number of seconds simulated
sim_ticks                                 30717565686                       # Number of ticks simulated
system.cpu0.committedInsts                         21                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          505                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       299014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         1333                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       598776                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         1333                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   4                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       15     62.50%     62.50% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     12.50%     75.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      6     25.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                4                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2052640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      4090836                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          259                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 53                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       20     76.92%     76.92% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     19.23%     96.15% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1271019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2539768                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          335                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu2.num_int_insts                          19                       # number of integer instructions
system.cpu2.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         4                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1079123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2799                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2158999                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2799                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu3.num_fp_insts                           17                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu3.num_int_insts                          10                       # number of integer instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        5     22.73%     22.73% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     22.73%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     31.82%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     22.73%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      2092261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        4201860                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1087845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2255998                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        112858549                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        99701769                       # number of cc regfile writes
system.switch_cpus0.committedInsts          124418998                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            201462116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.741405                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.741405                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           125388                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          125498                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 152582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1663800                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        22212973                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.747091                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            57645068                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          17757509                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12879346                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     46108901                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        48742                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     21394713                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    298369870                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     39887559                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3366988                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    253405127                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         26146                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        51143                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1506380                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles        85706                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        54476                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       819084                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       844716                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        328165775                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            252278216                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.584233                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        191725409                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.734874                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             253076017                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       390754012                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      214744445                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.348790                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.348790                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       619984      0.24%      0.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    195096443     75.98%     76.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1706694      0.66%     76.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       429658      0.17%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     40611753     15.82%     92.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     18056678      7.03%     99.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       125498      0.05%     99.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       125409      0.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     256772117                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         250907                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads       501814                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       250797                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes       414348                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5506032                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021443                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3934442     71.46%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1140737     20.72%     92.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       430853      7.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     261407258                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    611345300                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    252027419                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    394915773                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         298369870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        256772117                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     96907661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       704521                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    150063573                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     92092329                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.788203                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.562393                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28785128     31.26%     31.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      7985361      8.67%     39.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9938080     10.79%     50.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10074799     10.94%     61.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9572466     10.39%     72.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8065737      8.76%     80.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7966018      8.65%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5366378      5.83%     95.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4338362      4.71%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     92092329                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.783591                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      7740906                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3501422                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     46108901                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     21394713                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      109835180                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                92244911                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1856                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         93114039                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        37933477                       # number of cc regfile writes
system.switch_cpus1.committedInsts           61499147                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            105915646                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.499938                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.499938                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  12174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1444492                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        24590646                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.832925                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            42050767                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           8772879                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       35926430                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     38199283                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        55030                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9891815                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    192829492                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     33277888                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      4349748                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    169077969                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        168521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      3377925                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1397945                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      3694372                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         3990                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       787227                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       657265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        176663480                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            167037994                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655311                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        115769489                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.810810                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             168182139                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       242295403                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      135792644                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.666694                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.666694                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        71423      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128862304     74.30%     74.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       175723      0.10%     74.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       443977      0.26%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     34747652     20.04%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      9126639      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     173427718                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3353323                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019336                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2953343     88.07%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        367823     10.97%     99.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        32157      0.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     176709618                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    443083651                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    167037994                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    279746926                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         192829492                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        173427718                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     86913664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       642156                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     92536332                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     92232737                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.880327                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.737331                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     55219266     59.87%     59.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5601584      6.07%     65.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3793142      4.11%     70.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2584295      2.80%     72.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3806900      4.13%     76.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5001018      5.42%     82.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      6050918      6.56%     88.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5456145      5.92%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4719469      5.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     92232737                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.880079                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3591808                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1150015                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     38199283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9891815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       91111354                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                92244911                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         45137635                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        54345422                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.368980                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.368980                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        404199847                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       198343048                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  21045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       153364                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         2765371                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            3.252785                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            98352743                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          23617987                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       15758807                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     75347175                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        64584                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     23699382                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    303149335                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     74734756                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       246175                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    300052818                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        204164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       453129                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        153425                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       720173                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         4110                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        34489                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       118875                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        455463681                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            299932761                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.525701                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        239437892                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              3.251483                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             300004090                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       312021755                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       73201308                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.710177                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.710177                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        53206      0.02%      0.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86556044     28.82%     28.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       187361      0.06%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     55718428     18.55%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      3366059      1.12%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     55938908     18.63%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10869615      3.62%     70.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4012381      1.34%     72.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     63950977     21.30%     93.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     19615136      6.53%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     300298994                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      233483776                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    453634813                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    219943974                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    224541064                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13911475                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.046325                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          78019      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           616      0.00%      0.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      2967600     21.33%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt           50      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      6649210     47.80%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        286480      2.06%     71.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168410      1.21%     72.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3705591     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        55499      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80673487                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    253235777                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     79988787                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     84610571                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         303149335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        300298994                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5998259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       137262                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9330973                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     92223866                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     3.256196                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.864840                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28456886     30.86%     30.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5831417      6.32%     37.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7740073      8.39%     45.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6909498      7.49%     53.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9666746     10.48%     63.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      8698815      9.43%     72.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8851254      9.60%     82.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5563062      6.03%     88.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     10506115     11.39%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     92223866                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  3.255453                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5172112                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1869278                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     75347175                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     23699382                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104156865                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                92244911                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         21166511                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        24619435                       # number of cc regfile writes
system.switch_cpus3.committedInsts           58415686                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             82196797                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.579112                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.579112                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         96006388                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        46953109                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  58958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         6949                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         3366878                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.891911                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            21650742                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           4329069                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       27993484                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     17334193                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1485                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      4335134                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts     82354790                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     17321673                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17726                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts     82274264                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        129493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      5002714                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7364                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      5320437                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          539                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         2222                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         4727                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        103437453                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count             82256648                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.617202                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers         63841768                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.891720                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent              82262246                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads        70744004                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       25861882                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.633267                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.633267                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         2196      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     31633014     38.44%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         3511      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            7      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           90      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       363055      0.44%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          518      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     11486285     13.96%     52.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      1751819      2.13%     54.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       362031      0.44%     55.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     14548786     17.68%     73.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       482571      0.59%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1262303      1.53%     75.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        32030      0.04%     75.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     16066552     19.52%     94.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      4297222      5.22%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      82291990                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       54540705                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    107561489                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     52997235                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     53166942                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1590923                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.019333                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          25664      1.61%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         86990      5.47%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       277165     17.42%     24.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     24.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt         1588      0.10%     24.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv           11      0.00%     24.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     24.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      1010306     63.50%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt           17      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     88.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         45029      2.83%     90.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          424      0.03%     90.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       140130      8.81%     99.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         3599      0.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      29340012                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    150800967                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     29259413                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     29346371                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded          82354781                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued         82291990                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       157993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         1600                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       271145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     92185953                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.892674                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.121151                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     73853842     80.11%     80.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3654133      3.96%     84.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1930507      2.09%     86.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1495283      1.62%     87.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      1791568      1.94%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2263959      2.46%     92.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2035805      2.21%     94.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1696751      1.84%     96.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3464105      3.76%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     92185953                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.892103                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1048984                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       968303                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     17334193                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      4335134                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       34197129                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                92244911                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     47862905                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47862909                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     47863600                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47863604                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       272864                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        272869                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       272968                       # number of overall misses
system.cpu0.dcache.overall_misses::total       272973                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  12718813455                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12718813455                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  12718813455                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12718813455                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     48135769                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48135778                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     48136568                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48136577                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.555556                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005669                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005669                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.555556                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.005671                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005671                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 46612.281045                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46611.426930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 46594.521904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46593.668440                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       187050                       # number of writebacks
system.cpu0.dcache.writebacks::total           187050                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data        85105                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85105                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data        85105                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85105                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       187759                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       187759                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       187859                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       187859                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   5341875111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5341875111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   5342631354                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5342631354                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003901                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003901                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003903                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003903                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 28450.700691                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28450.700691                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 28439.581569                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28439.581569                       # average overall mshr miss latency
system.cpu0.dcache.replacements                187050                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     33208875                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33208875                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       209682                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       209685                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  12292998363                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12292998363                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     33418557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     33418560                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.006274                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006275                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 58626.865267                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58626.026483                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data        84884                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        84884                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       124798                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       124798                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4939036020                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4939036020                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003734                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003734                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 39576.243369                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39576.243369                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            4                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     14654030                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      14654034                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        63182                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63184                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    425815092                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    425815092                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     14717212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14717218                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.004293                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004293                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6739.500047                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6739.286718                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          221                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          221                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        62961                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62961                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    402839091                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    402839091                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.004278                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.004278                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  6398.232096                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6398.232096                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          695                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          695                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          799                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          799                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.130163                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.130163                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          100                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          100                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       756243                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       756243                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.125156                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.125156                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  7562.430000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  7562.430000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.157298                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           48051492                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           187562                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           256.189911                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     3.058546                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   508.098751                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.005974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.992380                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998354                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        385280178                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       385280178                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           25                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     32708931                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        32708956                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           25                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     32708931                       # number of overall hits
system.cpu0.icache.overall_hits::total       32708956                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       115846                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115848                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       115846                       # number of overall misses
system.cpu0.icache.overall_misses::total       115848                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    648454896                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    648454896                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    648454896                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    648454896                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           27                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     32824777                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     32824804                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           27                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     32824777                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     32824804                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.074074                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.003529                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003529                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.074074                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.003529                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003529                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5597.559657                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5597.463021                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5597.559657                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5597.463021                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       111669                       # number of writebacks
system.cpu0.icache.writebacks::total           111669                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3657                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3657                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3657                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3657                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       112189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       112189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       112189                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       112189                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    578528559                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    578528559                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    578528559                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    578528559                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003418                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003418                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003418                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003418                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  5156.731578                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  5156.731578                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  5156.731578                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  5156.731578                       # average overall mshr miss latency
system.cpu0.icache.replacements                111669                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           25                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     32708931                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       32708956                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       115846                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115848                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    648454896                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    648454896                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     32824777                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     32824804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.074074                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.003529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5597.559657                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5597.463021                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3657                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3657                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       112189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       112189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    578528559                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    578528559                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.003418                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003418                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  5156.731578                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  5156.731578                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.368381                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           32821147                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           112191                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           292.547058                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.065673                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   510.302707                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002081                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.996685                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998766                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        262710623                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       262710623                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         237084                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       132158                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       203120                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          304                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          304                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         62669                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        62669                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       237084                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       336035                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       562782                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total             898817                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     14326016                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     23975168                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            38301184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        36575                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                2340800                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        336616                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.005466                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.073731                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              334776     99.45%     99.45% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                1840      0.55%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          336616                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       398336931                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      112087767                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      187472999                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       111113                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       149027                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         260140                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       111113                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       149027                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        260140                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1060                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        38530                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        39597                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1060                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        38530                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        39597                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     90805104                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   4653378963                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   4744184067                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     90805104                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   4653378963                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   4744184067                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       112173                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       187557                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       299737                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       112173                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       187557                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       299737                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.009450                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.205431                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.132106                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.009450                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.205431                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.132106                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 85665.192453                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 120772.877316                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 119811.704599                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 85665.192453                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 120772.877316                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 119811.704599                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        36559                       # number of writebacks
system.cpu0.l2cache.writebacks::total           36559                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1060                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        38530                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        39590                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1060                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        38530                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        39590                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     90452124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   4640548473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   4731000597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     90452124                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   4640548473                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   4731000597                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.009450                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.205431                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.132082                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.009450                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.205431                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.132082                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85332.192453                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 120439.877316                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 119499.888785                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85332.192453                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 120439.877316                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 119499.888785                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                36559                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       108729                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       108729                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       108729                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       108729                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       189856                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       189856                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       189856                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       189856                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          304                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          304                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          304                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          304                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        60895                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        60895                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         1772                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1774                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    132836031                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    132836031                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        62667                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        62669                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.028276                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.028307                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 74963.900113                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 74879.386133                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         1772                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1772                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    132245955                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    132245955                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.028276                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.028276                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 74630.900113                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 74630.900113                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       111113                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data        88132                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       199245                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1060                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        36758                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        37823                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     90805104                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4520542932                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4611348036                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       112173                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       124890                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       237068                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.009450                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.294323                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.159545                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 85665.192453                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 122981.199521                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 121919.150676                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1060                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        36758                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        37818                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     90452124                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4508302518                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4598754642                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.009450                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.294323                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.159524                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 85332.192453                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 122648.199521                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 121602.269871                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3984.537080                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            598626                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           40655                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           14.724536                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   160.809896                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.340145                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.438186                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   351.091053                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3470.857800                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.039260                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000083                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000351                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.085716                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.847377                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.972787                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1221                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         1717                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          972                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         9618671                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        9618671                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  30717555686                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32007.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32007.numOps                      0                       # Number of Ops committed
system.cpu0.thread32007.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     30764299                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30764300                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     30764299                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30764300                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2861385                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2861390                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2861385                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2861390                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 101975461128                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 101975461128                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 101975461128                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 101975461128                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     33625684                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     33625690                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     33625684                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     33625690                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.085095                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.085095                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.085095                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.085095                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 35638.497136                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35638.434861                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 35638.497136                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35638.434861                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1660                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    97.647059                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2037593                       # number of writebacks
system.cpu1.dcache.writebacks::total          2037593                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       808268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       808268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       808268                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       808268                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2053117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2053117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2053117                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2053117                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  55287271386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55287271386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  55287271386                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55287271386                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061058                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061058                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061058                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061058                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26928.456287                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26928.456287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26928.456287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26928.456287                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2037593                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     25140248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25140248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2599339                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2599344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  98952766848                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  98952766848                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     27739587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     27739592                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.093705                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093705                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 38068.434647                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38068.361420                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       808211                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       808211                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1791128                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1791128                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  52352036559                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52352036559                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064569                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064569                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 29228.528926                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29228.528926                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      5624051                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5624052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       262046                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       262046                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   3022694280                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3022694280                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5886097                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5886098                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044519                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044519                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11534.975844                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11534.975844                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           57                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       261989                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       261989                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2935234827                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2935234827                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11203.656745                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11203.656745                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.842909                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           32828618                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2038105                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.107422                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005857                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.837051                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000011                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999682                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999693                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          508                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        271043625                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       271043625                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           15                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     26212362                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        26212377                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           15                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     26212362                       # number of overall hits
system.cpu1.icache.overall_hits::total       26212377                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          126                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           130                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          126                       # number of overall misses
system.cpu1.icache.overall_misses::total          130                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     13421898                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13421898                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     13421898                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13421898                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           19                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     26212488                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     26212507                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           19                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     26212488                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     26212507                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.210526                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.210526                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst       106523                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 103245.369231                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst       106523                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 103245.369231                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           47                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           47                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      8639685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8639685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      8639685                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8639685                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 109363.101266                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 109363.101266                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 109363.101266                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 109363.101266                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           15                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     26212362                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       26212377                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          126                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          130                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     13421898                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13421898                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     26212488                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     26212507                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.210526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst       106523                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 103245.369231                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           47                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      8639685                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8639685                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 109363.101266                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 109363.101266                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           81.067199                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26212460                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         315812.771084                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     4.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    77.067200                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.007812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.150522                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.158334                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        209700139                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       209700139                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1791214                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1325484                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1621814                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        15056                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        15056                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        246974                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       246974                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1791214                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          166                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      6143914                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            6144080                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    260844608                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           260849920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       909706                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               58221184                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2962950                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000116                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.011159                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2962620     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 317      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                  13      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2962950                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2719281663                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          78921                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2041075548                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1124500                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1124500                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1124500                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1124500                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       913600                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       913688                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       913600                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       913688                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      8586405                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  49415309559                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  49423895964                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      8586405                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  49415309559                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  49423895964                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           79                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2038100                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2038188                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           79                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2038100                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2038188                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.448261                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.448284                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.448261                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.448284                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 108688.670886                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 54088.561251                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 54092.749346                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 108688.670886                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 54088.561251                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 54092.749346                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       909706                       # number of writebacks
system.cpu1.l2cache.writebacks::total          909706                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       913600                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       913679                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       913600                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       913679                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      8560098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  49111080759                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  49119640857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      8560098                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  49111080759                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  49119640857                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.448261                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.448280                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.448261                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.448280                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 108355.670886                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 53755.561251                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 53760.282175                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 108355.670886                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 53755.561251                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 53760.282175                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               909706                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1125019                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1125019                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1125019                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1125019                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       912523                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       912523                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       912523                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       912523                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        15056                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        15056                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        15056                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        15056                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       128197                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       128197                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       118777                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       118777                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2193363774                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2193363774                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       246974                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       246974                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.480929                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.480929                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 18466.233143                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 18466.233143                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       118777                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       118777                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2153811033                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2153811033                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.480929                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.480929                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18133.233143                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18133.233143                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       996303                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       996303                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       794823                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       794911                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8586405                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  47221945785                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  47230532190                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           79                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1791126                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1791214                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.443756                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.443783                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 108688.670886                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 59411.901499                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 59416.126069                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       794823                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       794902                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8560098                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  46957269726                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  46965829824                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.443756                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.443778                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 108355.670886                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 59078.901499                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59083.798788                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4077.171425                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           4090786                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          913802                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.476666                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.866812                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.050879                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.072836                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.458121                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4075.722778                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000212                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000012                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000018                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000112                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995050                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.995403                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          443                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3364                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        66366378                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       66366378                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  30717555686                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32007.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32007.numOps                      0                       # Number of Ops committed
system.cpu1.thread32007.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            4                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     89558838                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        89558842                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            4                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     89558838                       # number of overall hits
system.cpu2.dcache.overall_hits::total       89558842                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5017696                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5017702                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5017697                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5017703                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  44080940934                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  44080940934                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  44080940934                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  44080940934                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     94576534                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94576544                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     94576535                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94576545                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.600000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.053054                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.053054                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.600000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.053054                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.053054                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  8785.095975                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8785.085470                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  8785.094224                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8785.083719                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1268103                       # number of writebacks
system.cpu2.dcache.writebacks::total          1268103                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3746169                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3746169                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3746169                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3746169                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1271527                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1271527                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1271528                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1271528                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  16690637322                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  16690637322                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  16690723236                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  16690723236                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.013444                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013444                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013444                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013444                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 13126.451363                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13126.451363                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 13126.508607                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13126.508607                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1268103                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     66043813                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       66043814                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4984989                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4984994                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  43913899143                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43913899143                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     71028802                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     71028808                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.070183                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070183                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  8809.226890                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8809.218054                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3746162                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3746162                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1238827                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1238827                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  16534496619                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16534496619                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 13346.897201                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13346.897201                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23515025                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23515028                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        32707                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        32708                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    167041791                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    167041791                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.001389                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001389                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  5107.218363                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5107.062217                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        32700                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        32700                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    156140703                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    156140703                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.001389                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001389                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4774.945046                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4774.945046                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data        85914                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        85914                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        85914                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        85914                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.763126                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           90830676                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1268615                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            71.598299                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.006729                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.756398                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003919                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995618                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999537                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        757880975                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       757880975                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20651634                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20651657                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20651634                       # number of overall hits
system.cpu2.icache.overall_hits::total       20651657                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          145                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           147                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          145                       # number of overall misses
system.cpu2.icache.overall_misses::total          147                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     13278375                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13278375                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     13278375                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13278375                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           25                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20651779                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20651804                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           25                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20651779                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20651804                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.080000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.080000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst        91575                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 90329.081633                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst        91575                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 90329.081633                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          130                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          130                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     11819835                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11819835                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     11819835                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11819835                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90921.807692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 90921.807692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90921.807692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 90921.807692                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20651634                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20651657                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          145                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          147                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     13278375                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13278375                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20651779                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20651804                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst        91575                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 90329.081633                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          130                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     11819835                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11819835                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 90921.807692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 90921.807692                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          129.632539                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20651789                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              132                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         156452.946970                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   127.632539                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.249282                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.253189                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          132                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        165214564                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       165214564                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1238962                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       304398                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1078472                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         2916                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         2916                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         29785                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        29785                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1238964                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          264                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3811167                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3811431                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         8448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    162349952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           162358400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       114767                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                7345088                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1386432                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000325                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.018033                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1385981     99.97%     99.97% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 451      0.03%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1386432                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1690296678                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.5                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         129870                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1268311419                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1150085                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1150086                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1150085                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1150086                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          129                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       118526                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       118663                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          129                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       118526                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       118663                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     11726262                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  11502527292                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  11514253554                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     11726262                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  11502527292                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  11514253554                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          130                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1268611                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1268749                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          130                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1268611                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1268749                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.093430                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.093528                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.093430                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.093528                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 90901.255814                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 97046.447969                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 97033.224796                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 90901.255814                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 97046.447969                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 97033.224796                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       114767                       # number of writebacks
system.cpu2.l2cache.writebacks::total          114767                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       118526                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       118655                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          129                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       118526                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       118655                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     11683305                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11463058134                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11474741439                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     11683305                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11463058134                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11474741439                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.093430                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.093521                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.093430                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.093521                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90568.255814                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 96713.447969                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 96706.767005                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90568.255814                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 96713.447969                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 96706.767005                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               114767                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       289083                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       289083                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       289083                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       289083                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       978904                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       978904                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       978904                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       978904                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         2916                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         2916                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         2916                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         2916                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        29521                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        29521                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          263                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          264                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     11138184                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     11138184                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        29784                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        29785                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.008830                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.008864                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 42350.509506                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 42190.090909                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          263                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          263                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     11050605                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     11050605                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.008830                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.008830                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 42017.509506                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 42017.509506                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1120564                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1120565                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       118263                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       118399                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     11726262                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11491389108                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  11503115370                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          130                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1238827                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1238964                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.095464                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.095563                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90901.255814                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 97168.083915                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 97155.511195                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       118263                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       118392                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     11683305                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  11452007529                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  11463690834                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.095464                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.095557                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 90568.255814                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 96835.083915                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96828.255575                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4055.483631                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2539652                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          118863                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           21.366212                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    40.173166                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.035366                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.366319                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     2.868609                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4011.040170                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.009808                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000009                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000334                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000700                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.979258                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.990108                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2712                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        40753295                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       40753295                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  30717555686                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     16748886                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16748888                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     16959654                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16959656                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3361266                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3361269                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3419041                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3419044                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 153923516736                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 153923516736                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 153923516736                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 153923516736                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     20110152                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20110157                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     20378695                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20378700                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.167143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.167143                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.167775                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.167775                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 45793.316190                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45793.275318                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 45019.500128                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45019.460626                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1000                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          750                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.631579                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           75                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1078889                       # number of writebacks
system.cpu3.dcache.writebacks::total          1078889                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      2315302                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2315302                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      2315302                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2315302                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1045964                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1045964                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1079619                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1079619                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  67986736539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  67986736539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  71700957267                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  71700957267                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.052012                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052012                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.052978                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052978                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 64999.117120                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 64999.117120                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 66413.204350                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 66413.204350                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1078889                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     12684744                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12684746                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3097283                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3097286                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 136829591775                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 136829591775                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     15782027                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15782032                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.600000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.196254                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.196254                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 44177.297255                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44177.254466                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      2315271                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2315271                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       782012                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       782012                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  50981214087                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50981214087                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.049551                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.049551                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 65192.368003                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 65192.368003                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      4064142                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4064142                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       263983                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       263983                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17093924961                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17093924961                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      4328125                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4328125                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.060992                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.060992                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 64753.885519                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64753.885519                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           31                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       263952                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       263952                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  17005522452                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  17005522452                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.060985                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.060985                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 64426.571695                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64426.571695                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       210768                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       210768                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        57775                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        57775                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       268543                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       268543                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.215142                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.215142                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        33655                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        33655                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3714220728                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3714220728                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.125324                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.125324                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 110361.632090                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 110361.632090                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.613623                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           18039281                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1079401                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.712307                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158487062                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.044434                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.569189                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000087                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999159                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999245                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          237                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        164109001                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       164109001                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      5110852                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5110870                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      5110852                       # number of overall hits
system.cpu3.icache.overall_hits::total        5110870                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          541                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           543                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          541                       # number of overall misses
system.cpu3.icache.overall_misses::total          543                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     47102850                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47102850                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     47102850                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47102850                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      5111393                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5111413                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      5111393                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5111413                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000106                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000106                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000106                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000106                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 87066.266174                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 86745.580110                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 87066.266174                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 86745.580110                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           13                       # number of writebacks
system.cpu3.icache.writebacks::total               13                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           69                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           69                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          472                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          472                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     42550407                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     42550407                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     42550407                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     42550407                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 90149.167373                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 90149.167373                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 90149.167373                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 90149.167373                       # average overall mshr miss latency
system.cpu3.icache.replacements                    13                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      5110852                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5110870                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          541                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          543                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     47102850                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47102850                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      5111393                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5111413                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000106                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000106                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 87066.266174                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 86745.580110                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           69                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          472                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     42550407                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     42550407                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 90149.167373                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 90149.167373                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          258.827627                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5111344                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              474                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10783.426160                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   256.827627                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.501616                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.505523                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         40891778                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        40891778                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         816144                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       627138                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1487093                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          221                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          221                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        263732                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       263731                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       816144                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          961                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3238134                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3239095                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        31168                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    138130560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           138161728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1035329                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               66261056                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2115426                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001325                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036377                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2112623     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2803      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2115426                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1437493734                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           4.7                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         471528                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1078392195                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          3.5                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data        42786                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          42787                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data        42786                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         42787                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          471                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1036613                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1037089                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          471                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1036613                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1037089                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     42224733                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  70710109443                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  70752334176                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     42224733                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  70710109443                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  70752334176                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          472                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1079399                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1079876                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          472                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1079399                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1079876                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997881                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.960361                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.960378                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997881                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.960361                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.960378                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 89649.114650                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 68212.640053                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 68222.046686                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 89649.114650                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 68212.640053                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 68222.046686                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1035329                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1035329                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          471                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1036613                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1037084                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          471                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1036613                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1037084                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     42067890                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  70364917647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  70406985537                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     42067890                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  70364917647                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  70406985537                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997881                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.960361                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.960373                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997881                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.960361                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.960373                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 89316.114650                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 67879.640374                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 67889.375920                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 89316.114650                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 67879.640374                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 67889.375920                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1035329                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       292316                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       292316                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       292316                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       292316                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       786582                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       786582                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       786582                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       786582                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          216                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          216                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            5                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        92241                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        92241                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          221                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          221                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.022624                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.022624                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18448.200000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18448.200000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            5                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            5                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        90576                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        90576                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.022624                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.022624                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18115.200000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18115.200000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         3108                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         3108                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       260624                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       260624                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  16790854671                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  16790854671                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       263732                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       263732                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.988215                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.988215                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 64425.588860                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 64425.588860                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       260624                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       260624                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  16704067212                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  16704067212                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.988215                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.988215                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 64092.590138                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 64092.590138                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        39678                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        39679                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          471                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       775989                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       776465                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     42224733                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  53919254772                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  53961479505                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       815667                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       816144                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997881                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.951355                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.951382                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 89649.114650                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 69484.560699                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 69496.344980                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          471                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       775989                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       776460                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     42067890                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  53660850435                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  53702918325                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997881                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.951355                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.951376                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 89316.114650                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 69151.560699                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69163.792501                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4073.468228                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2158994                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1039425                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.077104                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    10.953079                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.018341                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.023870                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.498666                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4059.974271                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.002674                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000004                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000610                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.991205                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.994499                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1766                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2133                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        35583345                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       35583345                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  30717555686                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1727598                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        756580                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1517624                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            905240                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 5                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                5                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             381439                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            381438                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1727598                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       114420                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2736833                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       351758                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3106727                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 6309738                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      4788672                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    116681280                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     14918080                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    132456192                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                268844224                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1087789                       # Total snoops (count)
system.l3bus.snoopTraffic                    11683136                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3197449                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3197449    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3197449                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           2096085746                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            26495424                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           609055690                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            79416986                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           692323086                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          206                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         1339                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       545261                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        13016                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       381001                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              940828                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          206                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         1339                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       545261                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        13016                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       381001                       # number of overall hits
system.l3cache.overall_hits::total             940828                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          854                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        37191                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           78                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       368339                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          129                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       105510                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          467                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       655612                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1168209                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          854                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        37191                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           78                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       368339                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          129                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       105510                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          467                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       655612                       # number of overall misses
system.l3cache.overall_misses::total          1168209                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     83322261                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   4466486037                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8229096                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  37791017002                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     11167155                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  10803108714                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     40125834                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  60865184755                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 114068640854                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     83322261                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   4466486037                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8229096                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  37791017002                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     11167155                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  10803108714                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     40125834                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  60865184755                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 114068640854                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1060                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        38530                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           79                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       913600                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          129                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       118526                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          471                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1036613                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         2109037                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1060                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        38530                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           79                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       913600                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          129                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       118526                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          471                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1036613                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        2109037                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.805660                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.965248                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.987342                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.403173                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.890184                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.991507                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.632456                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.553906                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.805660                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.965248                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.987342                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.403173                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.890184                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.991507                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.632456                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.553906                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 97567.050351                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 120095.884408                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 105501.230769                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 102598.467721                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 86567.093023                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 102389.429571                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 85922.556745                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 92837.203643                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 97644.035317                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 97567.050351                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 120095.884408                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 105501.230769                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 102598.467721                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 86567.093023                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 102389.429571                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 85922.556745                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 92837.203643                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 97644.035317                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         182549                       # number of writebacks
system.l3cache.writebacks::total               182549                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          854                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        37191                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       368339                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       105510                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          467                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       655612                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1168180                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          854                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        37191                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       368339                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          129                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       105510                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          467                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       655612                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1168180                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     77634621                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   4218793977                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7709616                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  35337879262                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     10308015                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10100412114                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     37015614                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  56498815495                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 106288568714                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     77634621                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   4218793977                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7709616                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  35337879262                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     10308015                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10100412114                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     37015614                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  56498815495                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 106288568714                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.805660                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.965248                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987342                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.403173                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.890184                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.991507                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.632456                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.553893                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.805660                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.965248                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987342                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.403173                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.890184                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.991507                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.632456                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.553893                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90907.050351                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 113435.884408                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 98841.230769                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 95938.467721                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 79907.093023                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 95729.429571                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 79262.556745                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 86177.213802                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 90986.465026                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90907.050351                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 113435.884408                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 98841.230769                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 95938.467721                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 79907.093023                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 95729.429571                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 79262.556745                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 86177.213802                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 90986.465026                       # average overall mshr miss latency
system.l3cache.replacements                   1087789                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       574031                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       574031                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       574031                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       574031                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1517624                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1517624                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1517624                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1517624                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          528                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       118638                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          194                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data        98964                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           218324                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         1244                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          139                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           69                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       161660                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         163115                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    117731484                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     14674311                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      7269390                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  14271735633                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  14411410818                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         1772                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       118777                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          263                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       260624                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       381439                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.702032                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001170                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.262357                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.620281                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.427631                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 94639.456592                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 105570.582734                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 105353.478261                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 88282.417623                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88351.229611                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         1244                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          139                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           69                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       161660                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       163112                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    109446444                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     13748571                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      6809850                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  13195086693                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  13325091558                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.702032                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001170                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.262357                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.620281                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.427623                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 87979.456592                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 98910.582734                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 98693.478261                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 81622.458821                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81692.895422                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          206                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data          811                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       426623                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        12822                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       282037                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       722504                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          854                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        35947                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       368200                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       105441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       493952                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1005094                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     83322261                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4348754553                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8229096                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  37776342691                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     11167155                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  10795839324                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     40125834                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  46593449122                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  99657230036                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1060                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        36758                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           79                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       794823                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          129                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       118263                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          471                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       775989                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1727598                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.805660                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.977937                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987342                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.463248                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.891581                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.991507                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.636545                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.581787                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 97567.050351                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 120976.842379                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 105501.230769                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 102597.345712                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 86567.093023                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 102387.489914                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 85922.556745                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 94327.888382                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 99152.148989                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          854                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        35947                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       368200                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       105441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       493952                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1005068                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     77634621                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4109347533                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7709616                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  35324130691                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     10308015                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10093602264                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     37015614                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  43303728802                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  92963477156                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.805660                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.977937                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987342                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.463248                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.891581                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.991507                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.636545                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.581772                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 90907.050351                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 114316.842379                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 98841.230769                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 95937.345712                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 79907.093023                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 95727.489914                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 79262.556745                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 87667.888382                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 92494.713946                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            60703.247579                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3032488                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              2091651                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.449806                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945353657030                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 60703.247579                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.926258                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.926258                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63029                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          668                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5703                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        28156                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        28502                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.961746                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             69302803                       # Number of tag accesses
system.l3cache.tags.data_accesses            69302803                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    182549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     37188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    368339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    105470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    655600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001110372374                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11391                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11391                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2253297                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             173307                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1168180                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     182549                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1168180                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   182549                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     55                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1168180                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               182549                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  314426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  273602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  224407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  161203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   93938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   52415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   27341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   12486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  13172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  13245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  13114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  12152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.547713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.232522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    615.282009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        11388     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64512-65535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11391                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.242329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11275     98.98%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.34%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               48      0.42%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.16%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11391                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                74763520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11683136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2433.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    380.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   30717443475                       # Total gap between requests
system.mem_ctrls.avgGap                      22741.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        54656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2380032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         4992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     23573696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         8256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6750080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     41958400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11679872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1779307.662550561829                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 77481139.759871527553                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 162512.877844196511                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 767433729.644275546074                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 268771.297973094217                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 219746579.823428273201                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 972993.768631279119                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1365941573.264810562134                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 380234297.189874053001                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          854                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        37191                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           78                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       368339                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          129                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       105510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       655612                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       182549                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     45628011                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   2823311039                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4786559                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  21525604975                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5473563                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   6145288034                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     19509564                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  31926762972                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1655173623793                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     53428.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     75913.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     61366.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     58439.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     42430.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     58243.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     41776.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     48697.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9067010.08                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        54656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2380224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     23573696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         8256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6752640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     41959168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      74765376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        54656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        98432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11683136                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11683136                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          854                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        37191                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       368339                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       105510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       655612                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1168209                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       182549                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        182549                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         8334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        10417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        12501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1779308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     77487390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       162513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    767433730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       268771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    219829920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       972994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1365966575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2433961622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         8334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1779308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       162513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       268771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       972994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3204421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    380340556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       380340556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    380340556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         8334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        10417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        12501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1779308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     77487390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       162513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    767433730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       268771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    219829920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       972994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1365966575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2814302178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1168125                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              182498                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        35258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        37292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        36659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        34937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        34547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        39159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        36621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        33991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        35301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        36887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        39190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        33566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        34530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        40324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        36780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        35943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        37854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        37393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        36895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        38263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        35455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        38312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        35774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        36134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        37332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        34443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        39112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        37476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        33659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        37671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        37825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        33542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6012                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5525                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         5032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         6026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         6016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         5381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         6270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         6075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         5077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         6094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5937                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             42063522217                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3892192500                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        62496364717                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36009.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53501.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              813189                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              19980                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           10.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       517444                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   167.048925                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.453833                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   236.635498                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       364662     70.47%     70.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        67065     12.96%     83.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        21183      4.09%     87.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        14746      2.85%     90.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10243      1.98%     92.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8160      1.58%     93.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6050      1.17%     95.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4553      0.88%     95.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20782      4.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       517444                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              74760000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11679872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2433.786608                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              380.234297                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               12.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1613810697.408003                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2145499168.915220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4913503811.999989                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  685918003.007975                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10950024765.387899                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 25905594835.512642                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 147509132.735995                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  46361860414.968063                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1509.294743                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       698171                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2766400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27950457515                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1005094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       182549                       # Transaction distribution
system.membus.trans_dist::CleanEvict           905240                       # Transaction distribution
system.membus.trans_dist::ReadExReq            163115                       # Transaction distribution
system.membus.trans_dist::ReadExResp           163114                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1005094                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      3424206                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      3424206                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3424206                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     86448448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     86448448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                86448448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1168209                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1168209    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1168209                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           994393234                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2135527661                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       32817172                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     22658520                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1590101                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     17437083                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       16869559                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    96.745304                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        4051884                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1202                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        13200                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        12203                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          997                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          767                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     96907951                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      1459654                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     79018989                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.549541                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.829922                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24912791     31.53%     31.53% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15849918     20.06%     51.59% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8667969     10.97%     62.56% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8004189     10.13%     72.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4388648      5.55%     78.24% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2127610      2.69%     80.93% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1611327      2.04%     82.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1249207      1.58%     84.55% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     12207330     15.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     79018989                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    124418998                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     201462116                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           45868587                       # Number of memory references committed
system.switch_cpus0.commit.loads             31151375                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          18393080                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            249972                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          200766942                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2417244                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       448832      0.22%      0.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    153075087     75.98%     76.20% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1652872      0.82%     77.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       416738      0.21%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     31026389     15.40%     92.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     14592226      7.24%     99.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       124986      0.06%     99.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       124986      0.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    201462116                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     12207330                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8946019                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     36758579                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         34054718                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10826622                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1506380                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     15410307                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       133944                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     322220781                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       627016                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           39887602                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           17757509                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                27114                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  762                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2707594                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             218923503                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           32817172                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     20933646                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             87747868                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3273662                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         32824777                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        38721                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     92092329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.840837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.362345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        31094708     33.76%     33.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4405033      4.78%     38.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4297272      4.67%     43.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         3971465      4.31%     47.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4427501      4.81%     52.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         8934821      9.70%     62.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4890268      5.31%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3498129      3.80%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        26573132     28.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     92092329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355761                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.373285                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           32824783                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            6464824                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       14957514                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        22307                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        54476                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6677491                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         2666                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  30717565686                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1506380                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13369393                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       21138515                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         40236560                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     15841470                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     313503408                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       350078                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12493746                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents        756447                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        230144                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           81                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    404091653                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          800687598                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       509137867                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           168638                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    260067843                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       144023678                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         40974442                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               365181726                       # The number of ROB reads
system.switch_cpus0.rob.writes              609854861                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        124418998                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          201462116                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       35179239                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     23373563                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1394562                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     12222277                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       12205150                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.859871                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4884916                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      4587411                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      4540980                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        46431                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         9767                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     86918929                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1394527                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     79968341                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.324470                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.523071                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     54357913     67.97%     67.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7227441      9.04%     77.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3115590      3.90%     80.91% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      3312374      4.14%     85.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      2083387      2.61%     87.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       914250      1.14%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       523374      0.65%     89.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       997235      1.25%     90.70% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      7436777      9.30%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     79968341                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     61499147                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     105915646                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           26978290                       # Number of memory references committed
system.switch_cpus1.commit.loads             21092193                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15828751                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          105790069                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2045310                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        64528      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     78309429     73.94%     74.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       135975      0.13%     74.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       427424      0.40%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     21092193     19.91%     94.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5886097      5.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    105915646                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      7436777                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         4381677                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     53966115                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         28588061                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3898938                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1397945                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     11355046                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           37                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     213775886                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          181                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           33277852                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            8772879                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               377894                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                69319                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1157479                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             132701437                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           35179239                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     21631046                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             89677278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2795960                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         26212488                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           79                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     92232737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.491433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.170931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        49820917     54.02%     54.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3457614      3.75%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3006389      3.26%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5384746      5.84%     66.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5144306      5.58%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2937004      3.18%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2809425      3.05%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5330412      5.78%     84.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        14341924     15.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     92232737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.381368                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.438577                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           26212488                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5537772                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       17107058                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        99614                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         3990                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4005706                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          473                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  30717565686                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1397945                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         6139849                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43877651                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         30281341                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     10535950                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     206382924                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       747877                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       4549809                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       7199882                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         40896                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    215476423                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          551911700                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       308280786                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    111694268                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       103781972                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         11009951                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               265366139                       # The number of ROB reads
system.switch_cpus1.rob.writes              398006650                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         61499147                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          105915646                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3148598                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      2927144                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       149720                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      2775508                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2775222                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.989696                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         111772                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          312                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          192                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      5998404                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       149701                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     91380696                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     3.251792                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.416939                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     30952223     33.87%     33.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     15298656     16.74%     50.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5953200      6.51%     57.13% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5499544      6.02%     63.15% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      1419490      1.55%     64.70% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1034723      1.13%     65.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2771372      3.03%     68.86% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1644384      1.80%     70.66% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     26807104     29.34%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     91380696                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus2.commit.loads             74300017                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2648180                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     26807104                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5449998                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     47759077                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         27944594                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     10916754                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        153425                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      2689858                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           20                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     305772637                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           86                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           74734759                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           23617987                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 4885                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       118210                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             259236707                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3148598                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2887114                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             91952212                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         306888                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20651779                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           58                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     92223866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.350542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.569825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        43655449     47.34%     47.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2275112      2.47%     49.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2438091      2.64%     52.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1447078      1.57%     54.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7050834      7.65%     61.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1067894      1.16%     62.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3380791      3.67%     66.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3589057      3.89%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27319560     29.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     92223866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.034133                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.810309                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20651779                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   11                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            3705938                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1047138                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         4110                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        151647                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  30717565686                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        153425                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10475204                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       18387918                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33754228                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     29453073                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     304774489                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       654231                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8593929                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      17569004                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         80153                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    331545303                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          878990880                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       317202854                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        409401588                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         9388149                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         57401053                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               367723011                       # The number of ROB reads
system.switch_cpus2.rob.writes              607147876                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3388754                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      3385424                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         6999                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      1627250                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        1626833                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.974374                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed            166                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          327                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          101                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          226                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       158890                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         6896                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     92162818                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.891865                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.351285                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     77547756     84.14%     84.14% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      2017577      2.19%     86.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      1607277      1.74%     88.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      1181458      1.28%     89.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       608069      0.66%     90.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       662081      0.72%     90.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       235462      0.26%     90.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       160265      0.17%     91.16% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      8142873      8.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     92162818                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     58415686                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted      82196797                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           21619205                       # Number of memory references committed
system.switch_cpus3.commit.loads             17291048                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           3364875                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          52980606                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer           49544970                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls          131                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         2065      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     31582173     38.42%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult         3480      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            7      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd           80      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       363030      0.44%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          455      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     11485258     13.97%     52.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      1751397      2.13%     54.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       361982      0.44%     55.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14545109     17.70%     73.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       482556      0.59%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      1256325      1.53%     75.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite        31296      0.04%     75.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     16034723     19.51%     94.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      4296861      5.23%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total     82196797                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      8142873                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         1063230                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     80087328                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles          8695128                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      2332872                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7364                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      1618721                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          104                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts      82468207                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          501                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           17321542                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            4329070                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                38675                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 8746                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        42990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts              58754770                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3388754                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1627100                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             92135496                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          14934                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines          5111393                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     92185953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.896617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.371662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        78748272     85.42%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1234576      1.34%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2          600792      0.65%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1041483      1.13%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4          881371      0.96%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5          510210      0.55%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6          484963      0.53%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1365672      1.48%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8         7318614      7.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     92185953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.036736                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.636943                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses            5111393                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   22                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975876050084                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            1270924                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads          43145                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          539                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores          6977                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  30717565686                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7364                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         2090674                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       37795550                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles          9927113                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     42365221                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts      82417179                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       208689                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4183431                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2389486                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      35886884                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands     97621011                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          222524057                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups        70874298                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         96195285                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps     97327611                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          293400                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         13385469                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               166375632                       # The number of ROB reads
system.switch_cpus3.rob.writes              164734540                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         58415686                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps           82196797                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
