User-defined configuration file (./cfg_files/SRAM_cache.cfg) is loaded


numLevelsMemCell 2

cap input 2097152 
cap after log 2097152 
cap after rounding 2097152


cap input beginning: 2097152 bytes
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device

[HW3] memristor flash model

[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 2MB
Data Width : 512Bits (64Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

valid inputs

inputParameter->numLevelsMemCell == [2, 4]: 2
inputParameter->isMLC == [true, false]: true
inputParameter->fileMemCell == "[SRAM, RRAM]": ./cell_defs/RRAM.cell
cell->memCellType == [memristor (5)]: 5

continuing


=============
CONFIGURATION
=============
Bank Organization: 8 x 8
 - Row Activation   : 1 / 8
 - Column Activation: 8 / 8
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 256 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 819.828um x 625.504um = 512805.683um^2
 |--- Mat Area      = 102.478um x 78.188um = 8012.589um^2   (6.334%)
 |--- Subarray Area = 47.747um x 39.094um = 1866.619um^2   (6.797%)
 - Area Efficiency = 6.334%
Timing:
 -  Read Latency = 2.288ns
 |--- H-Tree Latency = 251.505ps
 |--- Mat Latency    = 2.036ns
    |--- Predecoder Latency = 182.485ps
    |--- Subarray Latency   = 1.854ns
       |--- Row Decoder Latency = 158.982ps
       |--- Bitline Latency     = 8.951ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 30.239ps
       |--- Precharge Latency   = 700.630ps
 - Write Latency = 20.807ns
 |--- H-Tree Latency = 125.752ps
 |--- Mat Latency    = 20.682ns
    |--- Predecoder Latency = 182.485ps
    |--- Subarray Latency   = 20.499ns
       |--- Row Decoder Latency = 158.982ps
       |--- Charge Latency      = 69.314ps
 - Read Bandwidth  = 26.717GB/s
 - Write Bandwidth = 3.122GB/s
Power:
 -  Read Dynamic Energy = 188.033pJ
 |--- H-Tree Dynamic Energy = 91.400pJ
 |--- Mat Dynamic Energy    = 12.079pJ per mat
    |--- Predecoder Dynamic Energy = 0.047pJ
    |--- Subarray Dynamic Energy   = 3.008pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.026pJ
       |--- Mux Decoder Dynamic Energy = 0.454pJ
       |--- Bitline & Cell Read Energy = 0.007pJ
       |--- Senseamp Dynamic Energy    = 2.406pJ
       |--- Mux Dynamic Energy         = 0.020pJ
       |--- Precharge Dynamic Energy   = 0.095pJ
 - Write Dynamic Energy = 475.170pJ
 |--- H-Tree Dynamic Energy = 91.400pJ
 |--- Mat Dynamic Energy    = 47.971pJ per mat
    |--- Predecoder Dynamic Energy = 0.047pJ
    |--- Subarray Dynamic Energy   = 11.981pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.026pJ
       |--- Mux Decoder Dynamic Energy = 0.454pJ
       |--- Mux Dynamic Energy         = 0.020pJ
 - Leakage Power = 649.962uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 10.156uW per mat

Finished!
