# Digital-electronics-1

## Labs


**Source code**

```vhdl
f_o     <= (not b_i and a_i) or (not c_i and not b_i);
f_nand_o <= not (not (not b_i and a_i) and not(not b_i and not c_i)); 
f_nor_o    <= not (b_i or not a_i) or not (c_i or b_i);
```


[GitHub Pages](https://pages.github.com/).
