/home/IC/Labs/System/RTL/ALU/ALU_16B.v
/home/IC/Labs/System/RTL/Clock_Divider/ClkDiv.v
/home/IC/Labs/System/RTL/Clock_Gating/CLK_GATE.v
/home/IC/Labs/System/RTL/DATA_SYNC/DATA_SYNC.v
/home/IC/Labs/System/RTL/RegFile/Register_file8_16.v
/home/IC/Labs/System/RTL/RST_SYNC/RST_SYNC.v
/home/IC/Labs/System/RTL/SYS_CTRL/SYS_CTRL.sv
/home/IC/Labs/System/RTL/UART/UART_RX/data_sampling.v
/home/IC/Labs/System/RTL/UART/UART_RX/deserializer.v
/home/IC/Labs/System/RTL/UART/UART_RX/edge_bit_counter.v
/home/IC/Labs/System/RTL/UART/UART_RX/parity_check.v
/home/IC/Labs/System/RTL/UART/UART_RX/stop_check.v
/home/IC/Labs/System/RTL/UART/UART_RX/strt_check.v
/home/IC/Labs/System/RTL/UART/UART_RX/Uart_Rx_Top.v
/home/IC/Labs/System/RTL/UART/UART_RX/FSM.sv
/home/IC/Labs/System/RTL/UART/UART_TX/Mux_TX.v
/home/IC/Labs/System/RTL/UART/UART_TX/parity_calc.v
/home/IC/Labs/System/RTL/UART/UART_TX/Serializer.v
/home/IC/Labs/System/RTL/UART/UART_TX/UART_TX_TOP.v
/home/IC/Labs/System/RTL/UART/UART_TX/FSM_TX.sv
/home/IC/Labs/System/RTL/SYS_TOP/System_Top.v
/home/IC/Labs/System/RTL/ASYNC_FIFO/ASYNC_FIFO.v
/home/IC/Labs/System/RTL/ASYNC_FIFO/DF_SYNC.v
/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_MEM_CNTRL.v
/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_RD.v
/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_WR.v
/home/IC/Labs/System/RTL/CLKDIV_MUX/Prescale_MUX.v
/home/IC/Labs/System/RTL/PULSE_GEN/Pulse_Gen.v

