// Seed: 814216459
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wire id_10
);
  assign id_3 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_0 (
    inout wire id_0,
    input wire id_1,
    output wand id_2,
    output tri0 id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6,
    output wire id_7,
    input supply1 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wire id_11,
    input wor id_12,
    output tri1 id_13
);
  assign id_3 = id_12 == module_1[1 :-1];
  module_0 modCall_1 (
      id_8,
      id_4,
      id_5,
      id_9,
      id_8,
      id_9,
      id_13,
      id_8,
      id_11,
      id_6,
      id_5
  );
  assign id_3 = 1;
endmodule
